Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jul  1 11:03:09 2023
| Host         : yutong-virtual-machine running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_wrapper_timing_summary_routed.rpt -pb soc_wrapper_timing_summary_routed.pb -rpx soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.020        0.000                      0                81706        0.054        0.000                      0                81526        9.500        0.000                       0                 28302  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_fpga_0         {0.000 11.000}       22.000          45.455          
  sclk             {0.000 22.000}       44.000          22.727          
clk_fpga_1         {0.000 500.000}      1000.000        1.000           
riscv_jtag_tck     {0.000 50.000}       100.000         10.000          
riscv_rmii_refclk  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0               0.172        0.000                      0                59628        0.054        0.000                      0                59563        9.750        0.000                       0                 27375  
  sclk                  11.668        0.000                      0                    1        9.668        0.000                      0                    1                                                                          
clk_fpga_1             971.562        0.000                      0                   65        0.309        0.000                      0                   65      499.500        0.000                       0                    67  
riscv_jtag_tck          20.939        0.000                      0                 1434        0.105        0.000                      0                 1319       48.750        0.000                       0                   614  
riscv_rmii_refclk        6.575        0.000                      0                  352        0.122        0.000                      0                  352        9.500        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sclk          clk_fpga_0          0.020        0.000                      0                    3       14.628        0.000                      0                    3  
clk_fpga_0    sclk                7.238        0.000                      0                    3        9.270        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.519        0.000                      0                19548        0.291        0.000                      0                19548  
**async_default**  clk_fpga_1         clk_fpga_1             980.024        0.000                      0                   64        0.983        0.000                      0                   64  
**async_default**  riscv_jtag_tck     riscv_jtag_tck          91.885        0.000                      0                  371        0.525        0.000                      0                  371  
**async_default**  riscv_rmii_refclk  riscv_rmii_refclk       15.307        0.000                      0                  241        0.729        0.000                      0                  241  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            riscv_uart_txd
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.469ns  (logic 4.024ns (47.513%)  route 4.445ns (52.487%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 22.000 - 22.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.733     3.027    soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/clk
    SLICE_X70Y4          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y4          FDPE (Prop_fdpe_C_Q)         0.456     3.483 r  soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/uart_tx_reg/Q
                         net (fo=1, routed)           4.445     7.928    riscv_uart_txd_OBUF
    Y7                   OBUF (Prop_obuf_I_O)         3.568    11.496 r  riscv_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000    11.496    riscv_uart_txd
    Y7                                                                r  riscv_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
                         clock pessimism              0.000    22.000    
                         clock uncertainty           -0.332    21.668    
                         output delay               -10.000    11.668    
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.807ns  (logic 3.997ns (21.253%)  route 14.810ns (78.747%))
  Logic Levels:           19  (CARRY4=2 LUT2=2 LUT4=2 LUT5=4 LUT6=9)
  Clock Path Skew:        -2.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns = ( 24.953 - 22.000 ) 
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        1.899     5.651    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_1
    SLICE_X14Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDCE (Prop_fdce_C_Q)         0.518     6.169 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_rep/Q
                         net (fo=87, routed)          0.845     7.013    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[3]_i_23_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.137 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state[1]_i_32/O
                         net (fo=1, routed)           0.641     7.778    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state[1]_i_32_n_0
    SLICE_X15Y34         LUT5 (Prop_lut5_I0_O)        0.124     7.902 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state[1]_i_18/O
                         net (fo=1, routed)           0.000     7.902    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state[1]_i_18_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.452 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.452    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[1]_i_7_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.680 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[1]_i_5/CO[2]
                         net (fo=37, routed)          0.802     9.482    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_30
    SLICE_X21Y35         LUT2 (Prop_lut2_I1_O)        0.306     9.788 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].order[3][1][1]_i_7/O
                         net (fo=30, routed)          1.230    11.018    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_3
    SLICE_X28Y41         LUT6 (Prop_lut6_I0_O)        0.332    11.350 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4/O
                         net (fo=8, routed)           0.498    11.848    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[17]_i_4_n_0
    SLICE_X29Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_3/O
                         net (fo=1, routed)           0.436    12.408    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_3_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.124    12.532 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[11]_i_2/O
                         net (fo=2, routed)           1.683    14.215    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[21]
    SLICE_X46Y73         LUT6 (Prop_lut6_I3_O)        0.124    14.339 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pa[23]_i_1/O
                         net (fo=157, routed)         2.805    17.145    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/va_latch_reg[23]
    SLICE_X99Y128        LUT2 (Prop_lut2_I0_O)        0.119    17.264 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pmp_r_i_1127/O
                         net (fo=1, routed)           0.884    18.147    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[12].napot_match1_16[10]
    SLICE_X86Y128        LUT6 (Prop_lut6_I5_O)        0.332    18.479 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_658/O
                         net (fo=1, routed)           0.427    18.906    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_658_n_0
    SLICE_X86Y127        LUT4 (Prop_lut4_I2_O)        0.124    19.030 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_290/O
                         net (fo=1, routed)           0.427    19.458    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_290_n_0
    SLICE_X86Y125        LUT5 (Prop_lut5_I4_O)        0.124    19.582 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_68/O
                         net (fo=1, routed)           0.647    20.229    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_68_n_0
    SLICE_X83Y125        LUT6 (Prop_lut6_I0_O)        0.124    20.353 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_22/O
                         net (fo=1, routed)           0.722    21.075    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/g_pmp[12].napot_match
    SLICE_X83Y122        LUT5 (Prop_lut5_I2_O)        0.124    21.199 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_r_i_8/O
                         net (fo=4, routed)           1.113    22.311    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pmp_match_12
    SLICE_X83Y116        LUT6 (Prop_lut6_I2_O)        0.124    22.435 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0/O
                         net (fo=1, routed)           0.446    22.882    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182__0_n_0
    SLICE_X84Y116        LUT4 (Prop_lut4_I3_O)        0.124    23.006 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0/O
                         net (fo=1, routed)           0.707    23.713    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34__0_n_0
    SLICE_X92Y115        LUT5 (Prop_lut5_I4_O)        0.124    23.837 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0/O
                         net (fo=1, routed)           0.496    24.333    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7__0_n_0
    SLICE_X92Y115        LUT6 (Prop_lut6_I5_O)        0.124    24.457 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1__0/O
                         net (fo=1, routed)           0.000    24.457    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_tmp
    SLICE_X92Y115        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.774    24.953    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X92Y115        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg/C
                         clock pessimism              0.115    25.068    
                         clock uncertainty           -0.332    24.736    
    SLICE_X92Y115        FDCE (Setup_fdce_C_D)        0.077    24.813    soc_i/cpu_wrap_0/inst/u_dmpu/pmp_v_reg
  -------------------------------------------------------------------
                         required time                         24.813    
                         arrival time                         -24.457    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.299ns  (logic 3.640ns (17.090%)  route 17.659ns (82.910%))
  Logic Levels:           22  (LUT2=4 LUT3=1 LUT4=2 LUT5=7 LUT6=8)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 24.892 - 22.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.657     2.951    soc_i/cpu_wrap_0/inst/u_l1ic/clk
    SLICE_X53Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDCE (Prop_fdce_C_Q)         0.456     3.407 f  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=71, routed)          0.927     4.334    soc_i/cpu_wrap_0/inst/u_l1ic/cur_state[1]
    SLICE_X54Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.458 r  soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_LUT2/O
                         net (fo=2, routed)           0.795     5.253    soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_net
    SLICE_X54Y38         LUT2 (Prop_lut2_I1_O)        0.119     5.372 r  soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_LUT2_1/O
                         net (fo=70, routed)          1.044     6.415    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo_reg[64]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.355     6.770 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[64]_i_1/O
                         net (fo=5, routed)           0.783     7.553    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/core_rdata_tmp_reg[63][0]
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/if2id_insn[0]_i_3/O
                         net (fo=1, routed)           0.687     8.363    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_reg[0]_1
    SLICE_X55Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.487 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[0]_i_2/O
                         net (fo=2, routed)           1.254     9.742    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pfu_insn[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.152     9.894 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/rptr[2]_i_3/O
                         net (fo=9, routed)           1.447    11.340    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_len[1]
    SLICE_X53Y77         LUT6 (Prop_lut6_I1_O)        0.326    11.666 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata[0]_i_10/O
                         net (fo=4, routed)           0.963    12.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.754 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT6_84/O
                         net (fo=62, routed)          0.965    13.719    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_net_5
    SLICE_X51Y99         LUT3 (Prop_lut3_I1_O)        0.124    13.843 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT3_49/O
                         net (fo=7, routed)           0.760    14.603    soc_i/cpu_wrap_0/inst/u_immu/D[45]
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.727 f  soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_LUT5_30/O
                         net (fo=1, routed)           0.455    15.182    soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_net_39
    SLICE_X54Y109        LUT4 (Prop_lut4_I3_O)        0.124    15.306 r  soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_LUT4_128/O
                         net (fo=2, routed)           0.580    15.886    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_524_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.010 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT5_54/O
                         net (fo=1, routed)           0.573    16.583    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_net_94
    SLICE_X55Y111        LUT6 (Prop_lut6_I5_O)        0.124    16.707 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT6_73/O
                         net (fo=148, routed)         1.956    18.662    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_net_178
    SLICE_X59Y141        LUT2 (Prop_lut2_I1_O)        0.124    18.786 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT2_469/O
                         net (fo=1, routed)           0.547    19.334    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pmp[15].napot_match1[22]
    SLICE_X59Y144        LUT6 (Prop_lut6_I5_O)        0.124    19.458 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_449/O
                         net (fo=1, routed)           0.575    20.032    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_449_n_0
    SLICE_X63Y144        LUT5 (Prop_lut5_I1_O)        0.124    20.156 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_160/O
                         net (fo=1, routed)           0.852    21.008    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_160_n_0
    SLICE_X65Y138        LUT6 (Prop_lut6_I4_O)        0.124    21.132 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_34/O
                         net (fo=1, routed)           0.433    21.565    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/g_pmp[15].napot_match
    SLICE_X65Y138        LUT5 (Prop_lut5_I2_O)        0.124    21.689 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_12/O
                         net (fo=3, routed)           0.689    22.378    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_15
    SLICE_X65Y138        LUT6 (Prop_lut6_I4_O)        0.124    22.502 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182/O
                         net (fo=1, routed)           0.544    23.047    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_182_n_0
    SLICE_X65Y141        LUT4 (Prop_lut4_I3_O)        0.124    23.171 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34/O
                         net (fo=1, routed)           0.287    23.458    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_34_n_0
    SLICE_X67Y141        LUT5 (Prop_lut5_I4_O)        0.124    23.582 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7/O
                         net (fo=1, routed)           0.544    24.126    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_7_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I5_O)        0.124    24.250 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_1/O
                         net (fo=1, routed)           0.000    24.250    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_tmp
    SLICE_X67Y140        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.713    24.892    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X67Y140        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg/C
                         clock pessimism              0.115    25.007    
                         clock uncertainty           -0.332    24.675    
    SLICE_X67Y140        FDCE (Setup_fdce_C_D)        0.029    24.704    soc_i/cpu_wrap_0/inst/u_impu/pmp_v_reg
  -------------------------------------------------------------------
                         required time                         24.704    
                         arrival time                         -24.250    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.140ns  (logic 3.392ns (16.045%)  route 17.748ns (83.955%))
  Logic Levels:           20  (LUT2=4 LUT3=1 LUT4=1 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 24.816 - 22.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.657     2.951    soc_i/cpu_wrap_0/inst/u_l1ic/clk
    SLICE_X53Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDCE (Prop_fdce_C_Q)         0.456     3.407 f  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=71, routed)          0.927     4.334    soc_i/cpu_wrap_0/inst/u_l1ic/cur_state[1]
    SLICE_X54Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.458 r  soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_LUT2/O
                         net (fo=2, routed)           0.795     5.253    soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_net
    SLICE_X54Y38         LUT2 (Prop_lut2_I1_O)        0.119     5.372 r  soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_LUT2_1/O
                         net (fo=70, routed)          1.044     6.415    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo_reg[64]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.355     6.770 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[64]_i_1/O
                         net (fo=5, routed)           0.783     7.553    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/core_rdata_tmp_reg[63][0]
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/if2id_insn[0]_i_3/O
                         net (fo=1, routed)           0.687     8.363    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_reg[0]_1
    SLICE_X55Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.487 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[0]_i_2/O
                         net (fo=2, routed)           1.254     9.742    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pfu_insn[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.152     9.894 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/rptr[2]_i_3/O
                         net (fo=9, routed)           1.447    11.340    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_len[1]
    SLICE_X53Y77         LUT6 (Prop_lut6_I1_O)        0.326    11.666 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata[0]_i_10/O
                         net (fo=4, routed)           0.963    12.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.754 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT6_84/O
                         net (fo=62, routed)          0.965    13.719    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_net_5
    SLICE_X51Y99         LUT3 (Prop_lut3_I1_O)        0.124    13.843 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT3_49/O
                         net (fo=7, routed)           0.760    14.603    soc_i/cpu_wrap_0/inst/u_immu/D[45]
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.727 f  soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_LUT5_30/O
                         net (fo=1, routed)           0.455    15.182    soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_net_39
    SLICE_X54Y109        LUT4 (Prop_lut4_I3_O)        0.124    15.306 r  soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_LUT4_128/O
                         net (fo=2, routed)           0.580    15.886    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_524_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.010 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT5_54/O
                         net (fo=1, routed)           0.573    16.583    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_net_94
    SLICE_X55Y111        LUT6 (Prop_lut6_I5_O)        0.124    16.707 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT6_73/O
                         net (fo=148, routed)         1.955    18.662    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_net_178
    SLICE_X55Y144        LUT2 (Prop_lut2_I1_O)        0.124    18.786 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT2_337/O
                         net (fo=1, routed)           0.431    19.216    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pma[9].napot_match1[22]
    SLICE_X56Y145        LUT6 (Prop_lut6_I5_O)        0.124    19.340 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_869/O
                         net (fo=1, routed)           0.801    20.141    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_869_n_0
    SLICE_X56Y146        LUT5 (Prop_lut5_I1_O)        0.124    20.265 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_319/O
                         net (fo=1, routed)           0.841    21.106    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_319_n_0
    SLICE_X52Y142        LUT6 (Prop_lut6_I4_O)        0.124    21.230 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_68/O
                         net (fo=2, routed)           0.500    21.730    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/g_pma[9].napot_match
    SLICE_X47Y141        LUT6 (Prop_lut6_I2_O)        0.124    21.854 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_19/O
                         net (fo=1, routed)           1.041    22.895    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pma_c23
    SLICE_X45Y129        LUT6 (Prop_lut6_I4_O)        0.124    23.019 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_4/O
                         net (fo=1, routed)           0.948    23.967    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_4_n_0
    SLICE_X47Y126        LUT6 (Prop_lut6_I2_O)        0.124    24.091 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1/O
                         net (fo=1, routed)           0.000    24.091    soc_i/cpu_wrap_0/inst/u_impu/pma_c_tmp
    SLICE_X47Y126        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.637    24.816    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X47Y126        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg/C
                         clock pessimism              0.115    24.931    
                         clock uncertainty           -0.332    24.599    
    SLICE_X47Y126        FDCE (Setup_fdce_C_D)        0.029    24.628    soc_i/cpu_wrap_0/inst/u_impu/pma_c_reg
  -------------------------------------------------------------------
                         required time                         24.628    
                         arrival time                         -24.091    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.015ns  (logic 3.717ns (17.687%)  route 17.298ns (82.313%))
  Logic Levels:           21  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 24.892 - 22.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.657     2.951    soc_i/cpu_wrap_0/inst/u_l1ic/clk
    SLICE_X53Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDCE (Prop_fdce_C_Q)         0.456     3.407 f  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=71, routed)          0.927     4.334    soc_i/cpu_wrap_0/inst/u_l1ic/cur_state[1]
    SLICE_X54Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.458 r  soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_LUT2/O
                         net (fo=2, routed)           0.795     5.253    soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_net
    SLICE_X54Y38         LUT2 (Prop_lut2_I1_O)        0.119     5.372 r  soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_LUT2_1/O
                         net (fo=70, routed)          1.044     6.415    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo_reg[64]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.355     6.770 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[64]_i_1/O
                         net (fo=5, routed)           0.783     7.553    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/core_rdata_tmp_reg[63][0]
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/if2id_insn[0]_i_3/O
                         net (fo=1, routed)           0.687     8.363    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_reg[0]_1
    SLICE_X55Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.487 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[0]_i_2/O
                         net (fo=2, routed)           1.254     9.742    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pfu_insn[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.152     9.894 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/rptr[2]_i_3/O
                         net (fo=9, routed)           1.447    11.340    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_len[1]
    SLICE_X53Y77         LUT6 (Prop_lut6_I1_O)        0.326    11.666 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata[0]_i_10/O
                         net (fo=4, routed)           0.963    12.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.754 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT6_84/O
                         net (fo=62, routed)          0.965    13.719    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_net_5
    SLICE_X51Y99         LUT3 (Prop_lut3_I1_O)        0.124    13.843 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT3_49/O
                         net (fo=7, routed)           0.760    14.603    soc_i/cpu_wrap_0/inst/u_immu/D[45]
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.727 f  soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_LUT5_30/O
                         net (fo=1, routed)           0.455    15.182    soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_net_39
    SLICE_X54Y109        LUT4 (Prop_lut4_I3_O)        0.124    15.306 r  soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_LUT4_128/O
                         net (fo=2, routed)           0.580    15.886    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_524_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.010 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT5_54/O
                         net (fo=1, routed)           0.573    16.583    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_net_94
    SLICE_X55Y111        LUT6 (Prop_lut6_I5_O)        0.124    16.707 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT6_73/O
                         net (fo=148, routed)         1.957    18.664    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_net_178
    SLICE_X65Y139        LUT2 (Prop_lut2_I1_O)        0.117    18.781 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT2_719/O
                         net (fo=1, routed)           0.583    19.364    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_137_1
    SLICE_X65Y142        LUT6 (Prop_lut6_I5_O)        0.332    19.696 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_419/O
                         net (fo=1, routed)           0.581    20.277    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_419_n_0
    SLICE_X66Y146        LUT6 (Prop_lut6_I5_O)        0.124    20.401 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_137/O
                         net (fo=1, routed)           0.496    20.897    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_137_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I2_O)        0.124    21.021 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_24/O
                         net (fo=1, routed)           0.574    21.595    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_24_n_0
    SLICE_X67Y140        LUT6 (Prop_lut6_I4_O)        0.124    21.719 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_5/O
                         net (fo=3, routed)           0.646    22.366    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_6
    SLICE_X65Y141        LUT4 (Prop_lut4_I1_O)        0.124    22.490 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_19/O
                         net (fo=1, routed)           0.413    22.903    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_19_n_0
    SLICE_X63Y141        LUT5 (Prop_lut5_I4_O)        0.124    23.027 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_7/O
                         net (fo=1, routed)           0.815    23.842    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_7_n_0
    SLICE_X61Y141        LUT6 (Prop_lut6_I5_O)        0.124    23.966 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_1/O
                         net (fo=1, routed)           0.000    23.966    soc_i/cpu_wrap_0/inst/u_impu/pmp_x_tmp
    SLICE_X61Y141        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.713    24.892    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X61Y141        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg/C
                         clock pessimism              0.115    25.007    
                         clock uncertainty           -0.332    24.675    
    SLICE_X61Y141        FDCE (Setup_fdce_C_D)        0.029    24.704    soc_i/cpu_wrap_0/inst/u_impu/pmp_x_reg
  -------------------------------------------------------------------
                         required time                         24.704    
                         arrival time                         -23.966    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.927ns  (logic 3.748ns (17.910%)  route 17.179ns (82.090%))
  Logic Levels:           21  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=9)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 24.886 - 22.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.657     2.951    soc_i/cpu_wrap_0/inst/u_l1ic/clk
    SLICE_X53Y47         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y47         FDCE (Prop_fdce_C_Q)         0.456     3.407 f  soc_i/cpu_wrap_0/inst/u_l1ic/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=71, routed)          0.927     4.334    soc_i/cpu_wrap_0/inst/u_l1ic/cur_state[1]
    SLICE_X54Y43         LUT2 (Prop_lut2_I1_O)        0.124     4.458 r  soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_LUT2/O
                         net (fo=2, routed)           0.795     5.253    soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_net
    SLICE_X54Y38         LUT2 (Prop_lut2_I1_O)        0.119     5.372 r  soc_i/cpu_wrap_0/inst/u_l1ic/soc_cpu_wrap_0_72_LUT2_1/O
                         net (fo=70, routed)          1.044     6.415    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo_reg[64]
    SLICE_X54Y32         LUT5 (Prop_lut5_I1_O)        0.355     6.770 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/data_fifo[64]_i_1/O
                         net (fo=5, routed)           0.783     7.553    soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/core_rdata_tmp_reg[63][0]
    SLICE_X55Y39         LUT6 (Prop_lut6_I0_O)        0.124     7.677 f  soc_i/cpu_wrap_0/inst/u_l1ic/u_dataram/if2id_insn[0]_i_3/O
                         net (fo=1, routed)           0.687     8.363    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_reg[0]_1
    SLICE_X55Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.487 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[0]_i_2/O
                         net (fo=2, routed)           1.254     9.742    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pfu_insn[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.152     9.894 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/rptr[2]_i_3/O
                         net (fo=9, routed)           1.447    11.340    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_len[1]
    SLICE_X53Y77         LUT6 (Prop_lut6_I1_O)        0.326    11.666 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata[0]_i_10/O
                         net (fo=4, routed)           0.963    12.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/pa_reg[2]_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.754 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT6_84/O
                         net (fo=62, routed)          0.965    13.719    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_net_5
    SLICE_X51Y99         LUT3 (Prop_lut3_I1_O)        0.124    13.843 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT3_49/O
                         net (fo=7, routed)           0.760    14.603    soc_i/cpu_wrap_0/inst/u_immu/D[45]
    SLICE_X54Y106        LUT5 (Prop_lut5_I0_O)        0.124    14.727 f  soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_LUT5_30/O
                         net (fo=1, routed)           0.455    15.182    soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_net_39
    SLICE_X54Y109        LUT4 (Prop_lut4_I3_O)        0.124    15.306 r  soc_i/cpu_wrap_0/inst/u_immu/soc_cpu_wrap_0_32_LUT4_128/O
                         net (fo=2, routed)           0.580    15.886    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/pma_c_i_524_1
    SLICE_X54Y111        LUT5 (Prop_lut5_I2_O)        0.124    16.010 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT5_54/O
                         net (fo=1, routed)           0.573    16.583    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_net_94
    SLICE_X55Y111        LUT6 (Prop_lut6_I5_O)        0.124    16.707 r  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT6_73/O
                         net (fo=148, routed)         2.010    18.716    soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_net_178
    SLICE_X61Y142        LUT2 (Prop_lut2_I1_O)        0.153    18.869 f  soc_i/cpu_wrap_0/inst/u_immu/u_tlb/soc_cpu_wrap_0_33_LUT2_664/O
                         net (fo=1, routed)           0.555    19.424    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_99_1
    SLICE_X63Y144        LUT6 (Prop_lut6_I5_O)        0.327    19.751 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_314/O
                         net (fo=1, routed)           0.456    20.207    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_314_n_0
    SLICE_X59Y143        LUT6 (Prop_lut6_I5_O)        0.124    20.331 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_99/O
                         net (fo=1, routed)           0.576    20.906    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_99_n_0
    SLICE_X65Y142        LUT6 (Prop_lut6_I2_O)        0.124    21.030 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_17/O
                         net (fo=2, routed)           0.599    21.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_v_i_17_n_0
    SLICE_X65Y143        LUT6 (Prop_lut6_I4_O)        0.124    21.754 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_x_i_41/O
                         net (fo=2, routed)           0.567    22.321    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_impu/pmp_match_4
    SLICE_X65Y140        LUT4 (Prop_lut4_I1_O)        0.124    22.445 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_8/O
                         net (fo=1, routed)           0.619    23.064    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_8_n_0
    SLICE_X66Y134        LUT5 (Prop_lut5_I0_O)        0.124    23.188 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_6/O
                         net (fo=1, routed)           0.566    23.754    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_6_n_0
    SLICE_X66Y132        LUT6 (Prop_lut6_I4_O)        0.124    23.878 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmp_l_i_1/O
                         net (fo=1, routed)           0.000    23.878    soc_i/cpu_wrap_0/inst/u_impu/pmp_l_tmp
    SLICE_X66Y132        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.707    24.886    soc_i/cpu_wrap_0/inst/u_impu/clk
    SLICE_X66Y132        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg/C
                         clock pessimism              0.115    25.001    
                         clock uncertainty           -0.332    24.669    
    SLICE_X66Y132        FDCE (Setup_fdce_C_D)        0.077    24.746    soc_i/cpu_wrap_0/inst/u_impu/pmp_l_reg
  -------------------------------------------------------------------
                         required time                         24.746    
                         arrival time                         -23.878    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.919ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.463ns  (logic 3.191ns (17.283%)  route 15.272ns (82.717%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -2.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 24.720 - 22.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        1.451     5.202    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X49Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.456     5.658 f  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/Q
                         net (fo=3, routed)           0.946     6.605    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_6_0[19]
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_20/O
                         net (fo=1, routed)           0.000     6.729    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_20_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I0_O)      0.238     6.967 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_7/O
                         net (fo=1, routed)           1.136     8.103    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_7_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.298     8.401 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         2.981    11.382    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I2_O)        0.124    11.506 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[54]_i_3/O
                         net (fo=1, routed)           0.401    11.908    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[54]_i_3_n_0
    SLICE_X107Y66        LUT5 (Prop_lut5_I0_O)        0.124    12.032 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[54]_i_2/O
                         net (fo=17, routed)          2.557    14.589    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/exe_rs2_data[54]
    SLICE_X70Y48         LUT4 (Prop_lut4_I0_O)        0.124    14.713 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc[63]_i_54/O
                         net (fo=1, routed)           0.000    14.713    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc[63]_i_54_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.114 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.114    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_26_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.228 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           1.084    16.312    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_13_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.436 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc[63]_i_10/O
                         net (fo=66, routed)          0.853    17.289    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/id2exe_insn_valid_reg_2
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.116    17.405 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/misaligned_epc[63]_i_5/O
                         net (fo=3, routed)           0.622    18.027    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_bpu_en
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.328    18.355 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_LUT3_4/O
                         net (fo=5, routed)           0.441    18.797    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_net_51
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.124    18.921 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_LUT3_67/O
                         net (fo=131, routed)         1.091    20.012    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/if2id_jump_token_reg
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    20.136 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_LUT3_220/O
                         net (fo=1, routed)           0.466    20.602    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre_reg[63]_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.124    20.726 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT2_43/O
                         net (fo=61, routed)          1.536    22.262    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_net_184
    SLICE_X57Y85         LUT4 (Prop_lut4_I2_O)        0.124    22.386 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT4_77/O
                         net (fo=1, routed)           1.155    23.541    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_net_233
    SLICE_X62Y98         LUT6 (Prop_lut6_I5_O)        0.124    23.665 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT6_153/O
                         net (fo=1, routed)           0.000    23.665    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_159
    SLICE_X62Y98         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.541    24.720    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X62Y98         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[56]/C
                         clock pessimism              0.115    24.835    
                         clock uncertainty           -0.332    24.503    
    SLICE_X62Y98         FDRE (Setup_fdre_C_D)        0.081    24.584    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[56]
  -------------------------------------------------------------------
                         required time                         24.584    
                         arrival time                         -23.665    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.191ns  (logic 3.191ns (17.542%)  route 15.000ns (82.458%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 24.640 - 22.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        1.451     5.202    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X49Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.456     5.658 f  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/Q
                         net (fo=3, routed)           0.946     6.605    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_6_0[19]
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_20/O
                         net (fo=1, routed)           0.000     6.729    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_20_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I0_O)      0.238     6.967 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_7/O
                         net (fo=1, routed)           1.136     8.103    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_7_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.298     8.401 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         2.981    11.382    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I2_O)        0.124    11.506 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[54]_i_3/O
                         net (fo=1, routed)           0.401    11.908    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[54]_i_3_n_0
    SLICE_X107Y66        LUT5 (Prop_lut5_I0_O)        0.124    12.032 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[54]_i_2/O
                         net (fo=17, routed)          2.557    14.589    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/exe_rs2_data[54]
    SLICE_X70Y48         LUT4 (Prop_lut4_I0_O)        0.124    14.713 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc[63]_i_54/O
                         net (fo=1, routed)           0.000    14.713    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc[63]_i_54_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.114 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.114    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_26_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.228 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           1.084    16.312    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_13_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.436 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc[63]_i_10/O
                         net (fo=66, routed)          0.853    17.289    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/id2exe_insn_valid_reg_2
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.116    17.405 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/misaligned_epc[63]_i_5/O
                         net (fo=3, routed)           0.622    18.027    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_bpu_en
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.328    18.355 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_LUT3_4/O
                         net (fo=5, routed)           0.441    18.797    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_net_51
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.124    18.921 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_LUT3_67/O
                         net (fo=131, routed)         1.091    20.012    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/if2id_jump_token_reg
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    20.136 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_LUT3_220/O
                         net (fo=1, routed)           0.466    20.602    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre_reg[63]_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.124    20.726 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT2_43/O
                         net (fo=61, routed)          1.664    22.389    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_net_184
    SLICE_X55Y86         LUT4 (Prop_lut4_I2_O)        0.124    22.513 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT4_69/O
                         net (fo=1, routed)           0.755    23.269    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_net_224
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.124    23.393 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT6_145/O
                         net (fo=1, routed)           0.000    23.393    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_167
    SLICE_X51Y86         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.461    24.640    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X51Y86         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[48]/C
                         clock pessimism              0.115    24.755    
                         clock uncertainty           -0.332    24.423    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.031    24.454    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[48]
  -------------------------------------------------------------------
                         required time                         24.454    
                         arrival time                         -23.393    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.135ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.917ns  (logic 3.031ns (16.917%)  route 14.886ns (83.083%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 24.890 - 22.000 ) 
    Source Clock Delay      (SCD):    5.651ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        1.899     5.651    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_1
    SLICE_X14Y31         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDCE (Prop_fdce_C_Q)         0.518     6.169 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mmu_csr/satp_mode_reg[3]_rep/Q
                         net (fo=87, routed)          1.042     7.210    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[3]_i_23_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.334 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[3]_i_31/O
                         net (fo=1, routed)           0.526     7.860    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[3]_i_31_n_0
    SLICE_X18Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.984 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[3]_i_23/O
                         net (fo=1, routed)           0.000     7.984    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage[3]_i_23_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.360 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.360    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[3]_i_14_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.477 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.477    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[3]_i_9_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.594 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.594    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[3]_i_5_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.823 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_spage_reg[3]_i_4/CO[2]
                         net (fo=39, routed)          1.003     9.826    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/hit_00
    SLICE_X24Y40         LUT6 (Prop_lut6_I2_O)        0.310    10.136 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[35]_i_3/O
                         net (fo=9, routed)           1.102    11.238    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[35]_i_3_n_0
    SLICE_X19Y38         LUT5 (Prop_lut5_I0_O)        0.124    11.362 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn[35]_i_2/O
                         net (fo=2, routed)           1.976    13.338    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/tlb_pte_out[45]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/bus_err_i_49/O
                         net (fo=154, routed)         2.803    16.266    soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/FSM_sequential_cur_state_reg[0]_15
    SLICE_X90Y123        LUT2 (Prop_lut2_I0_O)        0.124    16.390 f  soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/pma_c_i_1057__0/O
                         net (fo=1, routed)           2.062    18.452    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/g_pma[5].napot_match1_24[22]
    SLICE_X45Y104        LUT6 (Prop_lut6_I5_O)        0.124    18.576 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_454__0/O
                         net (fo=1, routed)           0.706    19.282    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_454__0_n_0
    SLICE_X47Y102        LUT5 (Prop_lut5_I1_O)        0.124    19.406 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_108__0/O
                         net (fo=1, routed)           1.054    20.459    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_108__0_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I4_O)        0.124    20.583 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_33__0/O
                         net (fo=2, routed)           0.728    21.311    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/g_pma[5].napot_match
    SLICE_X63Y100        LUT6 (Prop_lut6_I2_O)        0.124    21.435 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_9__0/O
                         net (fo=1, routed)           0.946    22.381    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/u_dmpu/pma_c27
    SLICE_X64Y109        LUT6 (Prop_lut6_I1_O)        0.124    22.505 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_2__0/O
                         net (fo=1, routed)           0.938    23.444    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_2__0_n_0
    SLICE_X64Y112        LUT6 (Prop_lut6_I0_O)        0.124    23.568 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pma_c_i_1__0/O
                         net (fo=1, routed)           0.000    23.568    soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_tmp
    SLICE_X64Y112        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.711    24.890    soc_i/cpu_wrap_0/inst/u_dmpu/clk
    SLICE_X64Y112        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg/C
                         clock pessimism              0.115    25.005    
                         clock uncertainty           -0.332    24.673    
    SLICE_X64Y112        FDCE (Setup_fdce_C_D)        0.029    24.702    soc_i/cpu_wrap_0/inst/u_dmpu/pma_c_reg
  -------------------------------------------------------------------
                         required time                         24.702    
                         arrival time                         -23.568    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.104ns  (logic 3.191ns (17.626%)  route 14.913ns (82.374%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -2.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 24.645 - 22.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       2.333     3.627    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.751 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        1.451     5.202    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X49Y28         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.456     5.658 f  soc_i/cpu_wrap_0/inst/u_cpu_top/ma2mr_fwd_table_reg[19]/Q
                         net (fo=3, routed)           0.946     6.605    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_6_0[19]
    SLICE_X49Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_20/O
                         net (fo=1, routed)           0.000     6.729    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_20_n_0
    SLICE_X49Y32         MUXF7 (Prop_muxf7_I0_O)      0.238     6.967 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_7/O
                         net (fo=1, routed)           1.136     8.103    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch_reg[0]_i_7_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I1_O)        0.298     8.401 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3/O
                         net (fo=128, routed)         2.981    11.382    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[0]_i_3_n_0
    SLICE_X107Y67        LUT5 (Prop_lut5_I2_O)        0.124    11.506 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[54]_i_3/O
                         net (fo=1, routed)           0.401    11.908    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[54]_i_3_n_0
    SLICE_X107Y66        LUT5 (Prop_lut5_I0_O)        0.124    12.032 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/src2_pos_latch[54]_i_2/O
                         net (fo=17, routed)          2.557    14.589    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/exe_rs2_data[54]
    SLICE_X70Y48         LUT4 (Prop_lut4_I0_O)        0.124    14.713 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc[63]_i_54/O
                         net (fo=1, routed)           0.000    14.713    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc[63]_i_54_n_0
    SLICE_X70Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.114 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.114    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_26_n_0
    SLICE_X70Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.228 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           1.084    16.312    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc_reg[63]_i_13_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124    16.436 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/misaligned_epc[63]_i_10/O
                         net (fo=66, routed)          0.853    17.289    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/id2exe_insn_valid_reg_2
    SLICE_X50Y51         LUT3 (Prop_lut3_I1_O)        0.116    17.405 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/misaligned_epc[63]_i_5/O
                         net (fo=3, routed)           0.622    18.027    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/exe_bpu_en
    SLICE_X51Y51         LUT3 (Prop_lut3_I0_O)        0.328    18.355 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_LUT3_4/O
                         net (fo=5, routed)           0.441    18.797    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_net_51
    SLICE_X51Y53         LUT3 (Prop_lut3_I1_O)        0.124    18.921 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_LUT3_67/O
                         net (fo=131, routed)         1.091    20.012    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/if2id_jump_token_reg
    SLICE_X54Y65         LUT3 (Prop_lut3_I2_O)        0.124    20.136 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/soc_cpu_wrap_0_13_LUT3_220/O
                         net (fo=1, routed)           0.466    20.602    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/imem_addr_pre_reg[63]_2
    SLICE_X54Y65         LUT2 (Prop_lut2_I0_O)        0.124    20.726 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT2_43/O
                         net (fo=61, routed)          1.452    22.178    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_net_184
    SLICE_X53Y86         LUT4 (Prop_lut4_I2_O)        0.124    22.302 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT4_71/O
                         net (fo=1, routed)           0.881    23.182    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_net_226
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.124    23.306 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/soc_cpu_wrap_0_7_LUT6_147/O
                         net (fo=1, routed)           0.000    23.306    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb_n_165
    SLICE_X53Y96         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.466    24.645    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X53Y96         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]/C
                         clock pessimism              0.115    24.760    
                         clock uncertainty           -0.332    24.428    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    24.457    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/imem_addr_pre_reg[50]
  -------------------------------------------------------------------
                         required time                         24.457    
                         arrival time                         -23.306    
  -------------------------------------------------------------------
                         slack                                  1.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.226ns (12.770%)  route 1.544ns (87.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.580     0.916    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X63Y33         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.128     1.044 r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[8]/Q
                         net (fo=1, routed)           1.544     2.587    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_out[8]
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.098     2.685 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[8]_i_1/O
                         net (fo=1, routed)           0.000     2.685    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[8]
    SLICE_X61Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        1.040     2.569    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X61Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[8]/C
                         clock pessimism             -0.030     2.539    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.092     2.631    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.685    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.164ns (7.358%)  route 2.065ns (92.642%))
  Logic Levels:           0  
  Clock Path Skew:        2.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.596     0.932    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X90Y77         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y77         FDCE (Prop_fdce_C_Q)         0.164     1.096 r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[46]/Q
                         net (fo=2, routed)           2.065     3.160    soc_i/cpu_wrap_0/inst/u_cpu_top/wdata_out[46]
    SLICE_X93Y76         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        1.541     3.071    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X93Y76         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[46]/C
                         clock pessimism             -0.030     3.040    
    SLICE_X93Y76         FDCE (Hold_fdce_C_D)         0.066     3.106    soc_i/cpu_wrap_0/inst/u_cpu_top/id2exe_ext_csr_wdata_reg[46]
  -------------------------------------------------------------------
                         required time                         -3.106    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.209ns (14.764%)  route 1.207ns (85.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.555     0.891    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X46Y58         FDRE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/pc_reg[25]/Q
                         net (fo=8, routed)           1.207     2.261    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/Q[25]
    SLICE_X45Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.306 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_badaddr[25]_i_1/O
                         net (fo=1, routed)           0.000     2.306    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_badaddr[25]
    SLICE_X45Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        0.660     2.189    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X45Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[25]/C
                         clock pessimism             -0.030     2.159    
    SLICE_X45Y50         FDCE (Hold_fdce_C_D)         0.092     2.251    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/flag_fifo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_xes_fault_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.209ns (13.446%)  route 1.345ns (86.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.555     0.891    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/clk
    SLICE_X50Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/flag_fifo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y37         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/flag_fifo_reg[1]/Q
                         net (fo=3, routed)           1.345     2.400    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/flag_fifo[1]
    SLICE_X50Y36         LUT6 (Prop_lut6_I3_O)        0.045     2.445 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_xes_fault_i_1/O
                         net (fo=1, routed)           0.000     2.445    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_xes_fault
    SLICE_X50Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_xes_fault_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        0.767     2.296    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X50Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_xes_fault_reg/C
                         clock pessimism             -0.030     2.266    
    SLICE_X50Y36         FDCE (Hold_fdce_C_D)         0.121     2.387    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_xes_fault_reg
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.169%)  route 1.342ns (87.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.556     0.892    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/clk
    SLICE_X49Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/misaligned_reg/Q
                         net (fo=65, routed)          1.342     2.375    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_badaddr_reg[1]
    SLICE_X46Y50         LUT4 (Prop_lut4_I3_O)        0.045     2.420 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn_badaddr[21]_i_1/O
                         net (fo=1, routed)           0.000     2.420    soc_i/cpu_wrap_0/inst/u_cpu_top/if_insn_badaddr[21]
    SLICE_X46Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        0.741     2.271    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X46Y50         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[21]/C
                         clock pessimism             -0.030     2.241    
    SLICE_X46Y50         FDCE (Hold_fdce_C_D)         0.121     2.362    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_badaddr_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.186ns (36.900%)  route 0.318ns (63.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.572     0.908    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X27Y92         FDRE                                         r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/Q
                         net (fo=2, routed)           0.318     1.367    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/sel0[4]
    SLICE_X27Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.412 r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.412    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_1_n_0
    SLICE_X27Y101        FDRE                                         r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.930     1.296    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X27Y101        FDRE                                         r  soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_D)         0.092     1.353    soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.186ns (12.993%)  route 1.246ns (87.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.581     0.917    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X59Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDCE (Prop_fdce_C_Q)         0.141     1.058 r  soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out_reg[17]/Q
                         net (fo=1, routed)           1.246     2.303    soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/insn_out[17]
    SLICE_X53Y36         LUT4 (Prop_lut4_I2_O)        0.045     2.348 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/if2id_insn[17]_i_1/O
                         net (fo=1, routed)           0.000     2.348    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn0[17]
    SLICE_X53Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        0.698     2.228    soc_i/cpu_wrap_0/inst/u_cpu_top/CLK
    SLICE_X53Y36         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[17]/C
                         clock pessimism             -0.030     2.198    
    SLICE_X53Y36         FDCE (Hold_fdce_C_D)         0.091     2.289    soc_i/cpu_wrap_0/inst/u_cpu_top/if2id_insn_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.223%)  route 0.210ns (59.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.624     0.960    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y8           FDCE                                         r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.101 r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.210     1.310    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD2
    SLICE_X6Y8           RAMD32                                       r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.893     1.259    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X6Y8           RAMD32                                       r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.223%)  route 0.210ns (59.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.624     0.960    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y8           FDCE                                         r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.101 r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.210     1.310    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD2
    SLICE_X6Y8           RAMD32                                       r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.893     1.259    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X6Y8           RAMD32                                       r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.223%)  route 0.210ns (59.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.624     0.960    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y8           FDCE                                         r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDCE (Prop_fdce_C_Q)         0.141     1.101 r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.210     1.310    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD2
    SLICE_X6Y8           RAMD32                                       r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.893     1.259    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X6Y8           RAMD32                                       r  soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.263     0.996    
    SLICE_X6Y8           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.250    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y7   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y6   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y6   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y3   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y4   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y8   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X0Y7   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y7   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_0_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X2Y5   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_1_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         22.000      19.056     RAMB36_X1Y8   soc_i/cpu_wrap_0/inst/u_sram/memory_reg_1_0_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y42  soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y41  soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X22Y41  soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y6    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X2Y6    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         11.000      9.750      SLICE_X6Y5    soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack       11.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.668ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.668ns  (required time - arrival time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Fast Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - sclk fall@22.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 47.233 - 44.000 ) 
    Source Clock Delay      (SCD):    4.115ns = ( 26.115 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.883ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk fall edge)      22.000    22.000 f  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    22.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    22.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.851    23.217    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.175    23.392 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.302    24.694    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421    26.115 f  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000    26.115    sclk_0
    V6                                                                f  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    44.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    44.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.582    44.917    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141    45.058 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.953    46.012    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221    47.233 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    47.233    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.883    48.115    
                         clock uncertainty           -0.332    47.784    
                         output delay               -10.000    37.784    
  -------------------------------------------------------------------
                         required time                         37.784    
                         arrival time                         -26.115    
  -------------------------------------------------------------------
                         slack                                 11.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.668ns  (arrival time - required time)
  Source:                 sclk_0
                            (clock source 'sclk'  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           10.000ns
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.095ns
    Source Clock Delay      (SCD):    9.076ns
    Clock Pessimism Removal (CPR):    1.020ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.553     2.732    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.367     3.099 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.658     5.758    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     9.076 r  sclk_0_OBUF_inst/O
  -------------------------------------------------------------------    -------------------
                         net (fo=0)                   0.000     9.076    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.728     3.022    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     3.478 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.097     6.575    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.095 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.095    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -1.020     9.076    
                         clock uncertainty            0.332     9.408    
                         output delay               -10.000    -0.592    
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                           9.076    
  -------------------------------------------------------------------
                         slack                                  9.668    






---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      971.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             971.562ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.440ns  (logic 4.137ns (30.781%)  route 9.303ns (69.219%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.720     3.014    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/Q
                         net (fo=6, routed)           1.432     4.902    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[44]
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_3/O
                         net (fo=3, routed)           1.002     6.028    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_6
    SLICE_X89Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.152 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.909     7.060    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X90Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.184 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=16, routed)          1.698     8.883    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X90Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.007 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT4_35/O
                         net (fo=2, routed)           0.821     9.827    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.951 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.998    10.950    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y48         LUT2 (Prop_lut2_I1_O)        0.124    11.074 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.045    12.119    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X91Y48         LUT3 (Prop_lut3_I2_O)        0.124    12.243 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.574    12.817    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.397 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.397    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.512    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.626 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.626    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.740 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.740    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.854 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.854    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.968    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.082    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.196    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.310    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.424    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.652    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.766    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.880 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.994 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.994    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.328 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                         net (fo=2, routed)           0.824    16.151    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    SLICE_X89Y62         LUT2 (Prop_lut2_I0_O)        0.303    16.454 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[62]_i_1/O
                         net (fo=1, routed)           0.000    16.454    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[62]
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism              0.266  1002.987    
                         clock uncertainty          -15.000   987.987    
    SLICE_X89Y62         FDCE (Setup_fdce_C_D)        0.029   988.016    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                        988.016    
                         arrival time                         -16.454    
  -------------------------------------------------------------------
                         slack                                971.562    

Slack (MET) :             971.651ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.397ns  (logic 4.051ns (30.237%)  route 9.346ns (69.763%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.720     3.014    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/Q
                         net (fo=6, routed)           1.432     4.902    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[44]
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_3/O
                         net (fo=3, routed)           1.002     6.028    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_6
    SLICE_X89Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.152 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.909     7.060    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X90Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.184 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=16, routed)          1.698     8.883    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X90Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.007 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT4_35/O
                         net (fo=2, routed)           0.821     9.827    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.951 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.998    10.950    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y48         LUT2 (Prop_lut2_I1_O)        0.124    11.074 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.045    12.119    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X91Y48         LUT3 (Prop_lut3_I2_O)        0.124    12.243 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.574    12.817    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.397 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.397    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.512    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.626 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.626    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.740 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.740    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.854 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.854    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.968    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.082    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.196    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.310    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.424    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.652    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.766    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.880 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.214 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                         net (fo=2, routed)           0.867    16.080    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    SLICE_X89Y62         LUT2 (Prop_lut2_I1_O)        0.331    16.411 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[57]_i_1/O
                         net (fo=1, routed)           0.000    16.411    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[57]
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                         clock pessimism              0.266  1002.987    
                         clock uncertainty          -15.000   987.987    
    SLICE_X89Y62         FDCE (Setup_fdce_C_D)        0.075   988.062    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  -------------------------------------------------------------------
                         required time                        988.062    
                         arrival time                         -16.411    
  -------------------------------------------------------------------
                         slack                                971.651    

Slack (MET) :             971.749ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.255ns  (logic 3.927ns (29.627%)  route 9.328ns (70.373%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.720     3.014    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/Q
                         net (fo=6, routed)           1.432     4.902    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[44]
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_3/O
                         net (fo=3, routed)           1.002     6.028    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_6
    SLICE_X89Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.152 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.909     7.060    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X90Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.184 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=16, routed)          1.698     8.883    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X90Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.007 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT4_35/O
                         net (fo=2, routed)           0.821     9.827    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.951 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.998    10.950    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y48         LUT2 (Prop_lut2_I1_O)        0.124    11.074 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.045    12.119    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X91Y48         LUT3 (Prop_lut3_I2_O)        0.124    12.243 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.574    12.817    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.397 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.397    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.512    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.626 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.626    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.740 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.740    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.854 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.854    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.968    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.082    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.196    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.310    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.424    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.652    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.766    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.880 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.119 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[2]
                         net (fo=2, routed)           0.848    15.967    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[59]
    SLICE_X89Y62         LUT2 (Prop_lut2_I1_O)        0.302    16.269 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                         net (fo=1, routed)           0.000    16.269    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism              0.266  1002.987    
                         clock uncertainty          -15.000   987.987    
    SLICE_X89Y62         FDCE (Setup_fdce_C_D)        0.031   988.018    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                        988.018    
                         arrival time                         -16.269    
  -------------------------------------------------------------------
                         slack                                971.749    

Slack (MET) :             971.758ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.246ns  (logic 3.907ns (29.495%)  route 9.339ns (70.505%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.720     3.014    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/Q
                         net (fo=6, routed)           1.432     4.902    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[44]
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_3/O
                         net (fo=3, routed)           1.002     6.028    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_6
    SLICE_X89Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.152 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.909     7.060    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X90Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.184 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=16, routed)          1.698     8.883    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X90Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.007 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT4_35/O
                         net (fo=2, routed)           0.821     9.827    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.951 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.998    10.950    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y48         LUT2 (Prop_lut2_I1_O)        0.124    11.074 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.045    12.119    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X91Y48         LUT3 (Prop_lut3_I2_O)        0.124    12.243 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.574    12.817    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.397 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.397    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.512    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.626 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.626    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.740 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.740    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.854 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.854    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.968    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.082    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.196    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.310    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.424    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.652    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.766    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.880 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.102 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[0]
                         net (fo=2, routed)           0.860    15.961    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[57]
    SLICE_X89Y62         LUT2 (Prop_lut2_I1_O)        0.299    16.260 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[56]_i_1/O
                         net (fo=1, routed)           0.000    16.260    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[56]
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.266  1002.987    
                         clock uncertainty          -15.000   987.987    
    SLICE_X89Y62         FDCE (Setup_fdce_C_D)        0.031   988.018    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        988.018    
                         arrival time                         -16.260    
  -------------------------------------------------------------------
                         slack                                971.758    

Slack (MET) :             971.763ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.285ns  (logic 3.957ns (29.785%)  route 9.328ns (70.214%))
  Logic Levels:           23  (CARRY4=15 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.720     3.014    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/Q
                         net (fo=6, routed)           1.432     4.902    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[44]
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_3/O
                         net (fo=3, routed)           1.002     6.028    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_6
    SLICE_X89Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.152 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.909     7.060    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X90Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.184 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=16, routed)          1.698     8.883    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X90Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.007 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT4_35/O
                         net (fo=2, routed)           0.821     9.827    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.951 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.998    10.950    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y48         LUT2 (Prop_lut2_I1_O)        0.124    11.074 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.045    12.119    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X91Y48         LUT3 (Prop_lut3_I2_O)        0.124    12.243 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.574    12.817    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.397 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.397    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.512    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.626 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.626    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.740 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.740    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.854 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.854    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.968    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.082    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.196    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.310    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.424    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.652    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.766    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.880 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.119 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[2]
                         net (fo=2, routed)           0.848    15.967    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[59]
    SLICE_X89Y62         LUT2 (Prop_lut2_I0_O)        0.332    16.299 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/O
                         net (fo=1, routed)           0.000    16.299    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[59]
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism              0.266  1002.987    
                         clock uncertainty          -15.000   987.987    
    SLICE_X89Y62         FDCE (Setup_fdce_C_D)        0.075   988.062    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                        988.062    
                         arrival time                         -16.299    
  -------------------------------------------------------------------
                         slack                                971.763    

Slack (MET) :             971.856ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.149ns  (logic 4.021ns (30.579%)  route 9.128ns (69.421%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.720     3.014    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/Q
                         net (fo=6, routed)           1.432     4.902    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[44]
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_3/O
                         net (fo=3, routed)           1.002     6.028    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_6
    SLICE_X89Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.152 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.909     7.060    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X90Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.184 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=16, routed)          1.698     8.883    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X90Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.007 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT4_35/O
                         net (fo=2, routed)           0.821     9.827    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.951 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.998    10.950    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y48         LUT2 (Prop_lut2_I1_O)        0.124    11.074 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.045    12.119    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X91Y48         LUT3 (Prop_lut3_I2_O)        0.124    12.243 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.574    12.817    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.397 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.397    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.512    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.626 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.626    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.740 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.740    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.854 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.854    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.968    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.082    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.196    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.310    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.424    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.652    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.766    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.880 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.994 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.994    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.216 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[0]
                         net (fo=2, routed)           0.649    15.864    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[61]
    SLICE_X89Y62         LUT2 (Prop_lut2_I1_O)        0.299    16.163 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[60]_i_1/O
                         net (fo=1, routed)           0.000    16.163    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[60]
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.266  1002.987    
                         clock uncertainty          -15.000   987.987    
    SLICE_X89Y62         FDCE (Setup_fdce_C_D)        0.032   988.019    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        988.019    
                         arrival time                         -16.163    
  -------------------------------------------------------------------
                         slack                                971.856    

Slack (MET) :             971.874ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.174ns  (logic 4.046ns (30.711%)  route 9.128ns (69.289%))
  Logic Levels:           24  (CARRY4=16 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.720     3.014    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/Q
                         net (fo=6, routed)           1.432     4.902    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[44]
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_3/O
                         net (fo=3, routed)           1.002     6.028    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_6
    SLICE_X89Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.152 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.909     7.060    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X90Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.184 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=16, routed)          1.698     8.883    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X90Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.007 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT4_35/O
                         net (fo=2, routed)           0.821     9.827    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.951 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.998    10.950    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y48         LUT2 (Prop_lut2_I1_O)        0.124    11.074 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.045    12.119    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X91Y48         LUT3 (Prop_lut3_I2_O)        0.124    12.243 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.574    12.817    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.397 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.397    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.512    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.626 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.626    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.740 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.740    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.854 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.854    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.968    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.082    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.196    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.310    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.424    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.652    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.766    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.880 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.880    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.994 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.994    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.216 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[0]
                         net (fo=2, routed)           0.649    15.864    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[61]
    SLICE_X89Y62         LUT2 (Prop_lut2_I0_O)        0.324    16.188 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/O
                         net (fo=1, routed)           0.000    16.188    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[61]
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism              0.266  1002.987    
                         clock uncertainty          -15.000   987.987    
    SLICE_X89Y62         FDCE (Setup_fdce_C_D)        0.075   988.062    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                        988.062    
                         arrival time                         -16.188    
  -------------------------------------------------------------------
                         slack                                971.874    

Slack (MET) :             971.899ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.108ns  (logic 3.813ns (29.089%)  route 9.295ns (70.911%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 1002.723 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.720     3.014    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/Q
                         net (fo=6, routed)           1.432     4.902    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[44]
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_3/O
                         net (fo=3, routed)           1.002     6.028    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_6
    SLICE_X89Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.152 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.909     7.060    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X90Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.184 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=16, routed)          1.698     8.883    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X90Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.007 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT4_35/O
                         net (fo=2, routed)           0.821     9.827    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.951 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.998    10.950    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y48         LUT2 (Prop_lut2_I1_O)        0.124    11.074 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.045    12.119    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X91Y48         LUT3 (Prop_lut3_I2_O)        0.124    12.243 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.574    12.817    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.397 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.397    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.512    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.626 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.626    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.740 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.740    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.854 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.854    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.968    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.082    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.196    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.310    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.424    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.652    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.766    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.005 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[2]
                         net (fo=2, routed)           0.816    15.820    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[55]
    SLICE_X89Y60         LUT2 (Prop_lut2_I1_O)        0.302    16.122 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[54]_i_1/O
                         net (fo=1, routed)           0.000    16.122    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[54]
    SLICE_X89Y60         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.544  1002.723    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y60         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]/C
                         clock pessimism              0.266  1002.989    
                         clock uncertainty          -15.000   987.989    
    SLICE_X89Y60         FDCE (Setup_fdce_C_D)        0.032   988.021    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[54]
  -------------------------------------------------------------------
                         required time                        988.021    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                971.899    

Slack (MET) :             971.917ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.133ns  (logic 3.838ns (29.224%)  route 9.295ns (70.776%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 1002.723 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.720     3.014    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/Q
                         net (fo=6, routed)           1.432     4.902    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[44]
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_3/O
                         net (fo=3, routed)           1.002     6.028    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_6
    SLICE_X89Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.152 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.909     7.060    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X90Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.184 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=16, routed)          1.698     8.883    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X90Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.007 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT4_35/O
                         net (fo=2, routed)           0.821     9.827    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.951 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.998    10.950    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y48         LUT2 (Prop_lut2_I1_O)        0.124    11.074 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.045    12.119    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X91Y48         LUT3 (Prop_lut3_I2_O)        0.124    12.243 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.574    12.817    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.397 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.397    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.512    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.626 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.626    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.740 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.740    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.854 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.854    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.968    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.082    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.196    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.310    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.424    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.652    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.766 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.766    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2_n_0
    SLICE_X88Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.005 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]_i_2/O[2]
                         net (fo=2, routed)           0.816    15.820    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[55]
    SLICE_X89Y60         LUT2 (Prop_lut2_I0_O)        0.327    16.147 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[55]_i_1/O
                         net (fo=1, routed)           0.000    16.147    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[55]
    SLICE_X89Y60         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.544  1002.723    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y60         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]/C
                         clock pessimism              0.266  1002.989    
                         clock uncertainty          -15.000   987.989    
    SLICE_X89Y60         FDCE (Setup_fdce_C_D)        0.075   988.064    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[55]
  -------------------------------------------------------------------
                         required time                        988.064    
                         arrival time                         -16.147    
  -------------------------------------------------------------------
                         slack                                971.917    

Slack (MET) :             971.988ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        13.016ns  (logic 3.679ns (28.265%)  route 9.337ns (71.735%))
  Logic Levels:           21  (CARRY4=13 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 1002.723 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.720     3.014    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y59         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDCE (Prop_fdce_C_Q)         0.456     3.470 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/Q
                         net (fo=6, routed)           1.432     4.902    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[44]
    SLICE_X87Y58         LUT6 (Prop_lut6_I4_O)        0.124     5.026 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_3/O
                         net (fo=3, routed)           1.002     6.028    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_6
    SLICE_X89Y57         LUT4 (Prop_lut4_I2_O)        0.124     6.152 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT4_1/O
                         net (fo=2, routed)           0.909     7.060    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_8
    SLICE_X90Y56         LUT5 (Prop_lut5_I2_O)        0.124     7.184 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT5/O
                         net (fo=16, routed)          1.698     8.883    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k_n_65
    SLICE_X90Y49         LUT4 (Prop_lut4_I1_O)        0.124     9.007 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT4_35/O
                         net (fo=2, routed)           0.821     9.827    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/timer_gray_reg[4]_i_2
    SLICE_X88Y48         LUT3 (Prop_lut3_I1_O)        0.124     9.951 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3/O
                         net (fo=2, routed)           0.998    10.950    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/I52[3]
    SLICE_X88Y48         LUT2 (Prop_lut2_I1_O)        0.124    11.074 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           1.045    12.119    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_net_2
    SLICE_X91Y48         LUT3 (Prop_lut3_I2_O)        0.124    12.243 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_1/O
                         net (fo=1, routed)           0.574    12.817    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[0]
    SLICE_X88Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.397 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.397    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001    13.512    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.626 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.626    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.740 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.740    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.854 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.854    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2_n_0
    SLICE_X88Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.968 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.968    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2_n_0
    SLICE_X88Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.082 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.082    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[28]_i_2_n_0
    SLICE_X88Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.196 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.196    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[32]_i_2_n_0
    SLICE_X88Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.310 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.310    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]_i_2_n_0
    SLICE_X88Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.424 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.424    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]_i_2_n_0
    SLICE_X88Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.538 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.538    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]_i_2_n_0
    SLICE_X88Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.652 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.652    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]_i_2_n_0
    SLICE_X88Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.874 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[52]_i_2/O[0]
                         net (fo=2, routed)           0.858    15.731    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[49]
    SLICE_X89Y60         LUT2 (Prop_lut2_I1_O)        0.299    16.030 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[48]_i_1/O
                         net (fo=1, routed)           0.000    16.030    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[48]
    SLICE_X89Y60         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.544  1002.723    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y60         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
                         clock pessimism              0.266  1002.989    
                         clock uncertainty          -15.000   987.989    
    SLICE_X89Y60         FDCE (Setup_fdce_C_D)        0.029   988.018    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]
  -------------------------------------------------------------------
                         required time                        988.018    
                         arrival time                         -16.030    
  -------------------------------------------------------------------
                         slack                                971.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.252ns (61.248%)  route 0.159ns (38.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.579     0.915    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X88Y63         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDCE (Prop_fdce_C_Q)         0.141     1.056 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/Q
                         net (fo=4, routed)           0.159     1.215    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]
    SLICE_X88Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.326 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.326    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_bin[63]
    SLICE_X88Y63         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.848     1.214    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X88Y63         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism             -0.299     0.915    
    SLICE_X88Y63         FDCE (Hold_fdce_C_D)         0.102     1.017    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.424%)  route 0.393ns (73.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.588     0.924    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1_reg/Q
                         net (fo=1, routed)           0.393     1.457    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d1
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.856     1.222    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                         clock pessimism             -0.299     0.924    
    SLICE_X88Y38         FDCE (Hold_fdce_C_D)         0.066     0.990    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.271ns (44.936%)  route 0.332ns (55.064%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y48         FDCE (Prop_fdce_C_Q)         0.128     1.055 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/Q
                         net (fo=3, routed)           0.119     1.173    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[3]
    SLICE_X89Y48         LUT6 (Prop_lut6_I1_O)        0.098     1.271 r  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT6/O
                         net (fo=1, routed)           0.213     1.485    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[0]
    SLICE_X89Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.530 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[0]_i_1/O
                         net (fo=1, routed)           0.000     1.530    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[0]
    SLICE_X89Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.859     1.225    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
                         clock pessimism             -0.298     0.927    
    SLICE_X89Y48         FDCE (Hold_fdce_C_D)         0.091     1.018    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.358ns (58.572%)  route 0.253ns (41.428%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.580     0.916    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.141     1.057 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/Q
                         net (fo=2, routed)           0.072     1.128    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[58]
    SLICE_X88Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.173 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT6_5/O
                         net (fo=6, routed)           0.000     1.173    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[58]
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.238 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[1]
                         net (fo=2, routed)           0.181     1.420    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[58]
    SLICE_X89Y62         LUT2 (Prop_lut2_I0_O)        0.107     1.527 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[58]_i_1/O
                         net (fo=1, routed)           0.000     1.527    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[58]
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.849     1.215    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism             -0.299     0.916    
    SLICE_X89Y62         FDCE (Hold_fdce_C_D)         0.092     1.008    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.622ns (67.266%)  route 0.303ns (32.734%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y48         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/Q
                         net (fo=3, routed)           0.162     1.230    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[2]
    SLICE_X88Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.275 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.000     1.275    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[2]
    SLICE_X88Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.430 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.430    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.469 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.469    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.508 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.508    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.547 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.547    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.601 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.140     1.741    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[17]
    SLICE_X89Y53         LUT2 (Prop_lut2_I0_O)        0.110     1.851 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[17]_i_1/O
                         net (fo=1, routed)           0.000     1.851    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[17]
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Hold_fdce_C_D)         0.107     1.296    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.619ns (67.159%)  route 0.303ns (32.841%))
  Logic Levels:           7  (CARRY4=5 LUT2=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y48         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/Q
                         net (fo=3, routed)           0.162     1.230    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[2]
    SLICE_X88Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.275 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.000     1.275    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[2]
    SLICE_X88Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.430 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.430    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2_n_0
    SLICE_X88Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.469 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.469    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[8]_i_2_n_0
    SLICE_X88Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.508 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.508    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]_i_2_n_0
    SLICE_X88Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.547 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.547    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]_i_2_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.601 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]_i_2/O[0]
                         net (fo=2, routed)           0.140     1.741    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[17]
    SLICE_X89Y53         LUT2 (Prop_lut2_I1_O)        0.107     1.848 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[16]_i_1/O
                         net (fo=1, routed)           0.000     1.848    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[16]
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Hold_fdce_C_D)         0.091     1.280    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.361ns (53.188%)  route 0.318ns (46.812%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.591     0.927    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y48         FDCE (Prop_fdce_C_Q)         0.141     1.068 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/Q
                         net (fo=3, routed)           0.162     1.230    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[2]
    SLICE_X88Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.275 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2/O
                         net (fo=3, routed)           0.000     1.275    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[2]
    SLICE_X88Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.340 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[4]_i_2/O[1]
                         net (fo=2, routed)           0.156     1.495    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[2]
    SLICE_X89Y48         LUT2 (Prop_lut2_I1_O)        0.110     1.605 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[1]_i_1/O
                         net (fo=1, routed)           0.000     1.605    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[1]
    SLICE_X89Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.859     1.225    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y48         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
                         clock pessimism             -0.298     0.927    
    SLICE_X89Y48         FDCE (Hold_fdce_C_D)         0.107     1.034    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.359ns (51.968%)  route 0.332ns (48.032%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.580     0.916    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.141     1.057 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/Q
                         net (fo=3, routed)           0.118     1.175    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[60]
    SLICE_X88Y62         LUT2 (Prop_lut2_I0_O)        0.045     1.220 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2_24/O
                         net (fo=2, routed)           0.000     1.220    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[60]
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.283 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_3/O[3]
                         net (fo=2, routed)           0.213     1.496    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[60]
    SLICE_X89Y62         LUT2 (Prop_lut2_I1_O)        0.110     1.606 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[59]_i_1/O
                         net (fo=1, routed)           0.000     1.606    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[59]
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.849     1.215    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism             -0.299     0.916    
    SLICE_X89Y62         FDCE (Hold_fdce_C_D)         0.107     1.023    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.359ns (51.968%)  route 0.332ns (48.032%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.583     0.919    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/Q
                         net (fo=4, routed)           0.118     1.178    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[24]
    SLICE_X88Y53         LUT3 (Prop_lut3_I0_O)        0.045     1.223 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT3_7/O
                         net (fo=1, routed)           0.000     1.223    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[24]
    SLICE_X88Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.286 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]_i_2/O[3]
                         net (fo=2, routed)           0.213     1.499    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[24]
    SLICE_X89Y53         LUT2 (Prop_lut2_I1_O)        0.110     1.609 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[23]_i_1/O
                         net (fo=1, routed)           0.000     1.609    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[23]
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/C
                         clock pessimism             -0.300     0.919    
    SLICE_X89Y53         FDCE (Hold_fdce_C_D)         0.107     1.026    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.362ns (52.255%)  route 0.331ns (47.745%))
  Logic Levels:           3  (CARRY4=1 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.580     0.916    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDCE (Prop_fdce_C_Q)         0.141     1.057 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/Q
                         net (fo=3, routed)           0.177     1.234    soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/Q[62]
    SLICE_X88Y63         LUT2 (Prop_lut2_I0_O)        0.045     1.279 r  soc_i/cpu_wrap_0/inst/u_systimer/u_gray2bin_32k/soc_cpu_wrap_0_111_LUT2_22/O
                         net (fo=2, routed)           0.000     1.279    soc_i/cpu_wrap_0/inst/u_systimer/timer_bin[62]
    SLICE_X88Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.344 r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]_i_1/O[1]
                         net (fo=2, routed)           0.154     1.497    soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/nxt_timer_bin[62]
    SLICE_X89Y62         LUT2 (Prop_lut2_I1_O)        0.111     1.608 r  soc_i/cpu_wrap_0/inst/u_systimer/u_bin2gray_32k/timer_gray[61]_i_1/O
                         net (fo=1, routed)           0.000     1.608    soc_i/cpu_wrap_0/inst/u_systimer/nxt_timer_gray[61]
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.849     1.215    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism             -0.299     0.916    
    SLICE_X89Y62         FDCE (Hold_fdce_C_D)         0.107     1.023    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.586    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y18  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y48    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X87Y51    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X87Y51    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y53    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000.000    999.000    SLICE_X89Y53    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y58    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[36]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y58    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[37]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y58    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[38]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y58    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[39]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y58    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[40]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y58    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[41]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y58    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[42]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y58    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[43]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y59    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[44]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y59    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[45]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y48    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y49    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X87Y51    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X87Y51    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y48    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y48    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500.000     499.500    SLICE_X89Y48    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       20.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.939ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[15]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.456ns (25.487%)  route 1.333ns (74.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.742     5.859    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X11Y19         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     6.315 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[15]/Q
                         net (fo=1, routed)           1.333     7.648    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[15]
    SLICE_X28Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.649     5.282    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.418     5.700 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.288     5.988    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X4Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.587    
    SLICE_X28Y18         FDCE (Setup_data_check)     22.000    28.587    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         28.587    
                         arrival time                          -7.648    
  -------------------------------------------------------------------
                         slack                                 20.939    

Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_prot_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[2]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.518ns (31.746%)  route 1.114ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.821     5.938    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X2Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_prot_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.518     6.456 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_prot_reg[2]/Q
                         net (fo=1, routed)           1.114     7.569    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[2]_0[2]
    SLICE_X18Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.649     5.282    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.418     5.700 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.288     5.988    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X4Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.587    
    SLICE_X18Y22         FDCE (Setup_data_check)     22.000    28.587    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[2]
  -------------------------------------------------------------------
                         required time                         28.587    
                         arrival time                          -7.569    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.164ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[5]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.456ns (29.232%)  route 1.104ns (70.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.746     5.863    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X17Y15         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDCE (Prop_fdce_C_Q)         0.456     6.319 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[5]/Q
                         net (fo=1, routed)           1.104     7.423    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[5]
    SLICE_X21Y15         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.649     5.282    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.418     5.700 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.288     5.988    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X4Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.587    
    SLICE_X21Y15         FDCE (Setup_data_check)     22.000    28.587    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         28.587    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 21.164    

Slack (MET) :             21.172ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[20]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.456ns (29.209%)  route 1.105ns (70.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    5.854ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.737     5.854    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X13Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.456     6.310 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[20]/Q
                         net (fo=1, routed)           1.105     7.415    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[20]
    SLICE_X28Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.649     5.282    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.418     5.700 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.288     5.988    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X4Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.587    
    SLICE_X28Y18         FDCE (Setup_data_check)     22.000    28.587    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         28.587    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                 21.172    

Slack (MET) :             21.224ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_prot_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[0]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.518ns (36.338%)  route 0.908ns (63.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.821     5.938    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X2Y21          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_prot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.518     6.456 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_prot_reg[0]/Q
                         net (fo=1, routed)           0.908     7.363    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[2]_0[0]
    SLICE_X12Y23         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.649     5.282    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.418     5.700 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.288     5.988    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X4Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.587    
    SLICE_X12Y23         FDCE (Setup_data_check)     22.000    28.587    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_prot_reg[0]
  -------------------------------------------------------------------
                         required time                         28.587    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                 21.224    

Slack (MET) :             21.227ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[6]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.456ns (30.465%)  route 1.041ns (69.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    5.863ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.746     5.863    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X17Y15         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y15         FDCE (Prop_fdce_C_Q)         0.456     6.319 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[6]/Q
                         net (fo=1, routed)           1.041     7.359    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[6]
    SLICE_X28Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.649     5.282    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.418     5.700 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.288     5.988    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X4Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.587    
    SLICE_X28Y16         FDCE (Setup_data_check)     22.000    28.587    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         28.587    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                 21.227    

Slack (MET) :             21.248ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[24]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.456ns (30.677%)  route 1.030ns (69.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    5.853ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.736     5.853    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X17Y22         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y22         FDCE (Prop_fdce_C_Q)         0.456     6.309 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[24]/Q
                         net (fo=1, routed)           1.030     7.339    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[24]
    SLICE_X25Y21         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.649     5.282    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.418     5.700 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.288     5.988    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X4Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.587    
    SLICE_X25Y21         FDCE (Setup_data_check)     22.000    28.587    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         28.587    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 21.248    

Slack (MET) :             21.261ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[28]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.518ns (35.288%)  route 0.950ns (64.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.741     5.858    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X14Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.518     6.376 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[28]/Q
                         net (fo=1, routed)           0.950     7.326    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[28]
    SLICE_X28Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.649     5.282    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.418     5.700 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.288     5.988    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X4Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.587    
    SLICE_X28Y18         FDCE (Setup_data_check)     22.000    28.587    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         28.587    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                 21.261    

Slack (MET) :             21.273ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[16]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.456ns (31.346%)  route 0.999ns (68.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.742     5.859    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X11Y19         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.456     6.315 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[16]/Q
                         net (fo=1, routed)           0.999     7.313    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[16]
    SLICE_X18Y20         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.649     5.282    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.418     5.700 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.288     5.988    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X4Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.587    
    SLICE_X18Y20         FDCE (Setup_data_check)     22.000    28.587    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         28.587    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                 21.273    

Slack (MET) :             21.281ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[14]/D
                            (rising edge-triggered data to data check clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Max at Slow Process Corner
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.456ns (31.517%)  route 0.991ns (68.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    5.859ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.742     5.859    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X9Y18          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.456     6.315 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_addr_reg[14]/Q
                         net (fo=1, routed)           0.991     7.305    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[31]_0[14]
    SLICE_X28Y18         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965     0.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576     3.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.649     5.282    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.418     5.700 r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_tog_reg/Q
                         net (fo=2, routed)           0.288     5.988    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog
    SLICE_X4Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_tog_s1_reg/D
                         clock pessimism              0.598     6.587    
    SLICE_X28Y18         FDCE (Setup_data_check)     22.000    28.587    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         28.587    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                 21.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.583%)  route 0.166ns (56.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.582     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    SLICE_X9Y26          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.128     2.438 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[5]/Q
                         net (fo=2, routed)           0.166     2.604    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr[5]
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.893     2.850    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
                         clock pessimism             -0.481     2.368    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     2.498    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.362%)  route 0.217ns (60.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.582     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    SLICE_X9Y26          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     2.451 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[4]/Q
                         net (fo=3, routed)           0.217     2.668    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr[4]
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.893     2.850    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
                         clock pessimism             -0.481     2.368    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.551    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.252%)  route 0.228ns (61.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.582     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    SLICE_X9Y26          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.141     2.451 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[3]/Q
                         net (fo=3, routed)           0.228     2.678    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr[3]
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.893     2.850    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
                         clock pessimism             -0.481     2.368    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.551    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.999%)  route 0.185ns (53.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X10Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     2.481 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.185     2.666    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/ADDRD4
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.855     2.811    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/WCLK
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMA/CLK
                         clock pessimism             -0.481     2.330    
    SLICE_X10Y17         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.530    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.999%)  route 0.185ns (53.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X10Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     2.481 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.185     2.666    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/ADDRD4
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.855     2.811    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/WCLK
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMB/CLK
                         clock pessimism             -0.481     2.330    
    SLICE_X10Y17         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.530    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.999%)  route 0.185ns (53.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X10Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     2.481 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.185     2.666    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/ADDRD4
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.855     2.811    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/WCLK
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMC/CLK
                         clock pessimism             -0.481     2.330    
    SLICE_X10Y17         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.530    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMC
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.999%)  route 0.185ns (53.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X10Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     2.481 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[4]/Q
                         net (fo=61, routed)          0.185     2.666    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/ADDRD4
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.855     2.811    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/WCLK
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMD/CLK
                         clock pessimism             -0.481     2.330    
    SLICE_X10Y17         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.530    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMD
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.562%)  route 0.196ns (60.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.582     2.310    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    SLICE_X9Y26          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDCE (Prop_fdce_C_Q)         0.128     2.438 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr_reg[2]/Q
                         net (fo=4, routed)           0.196     2.633    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/rptr[2]
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.893     2.850    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/tck
    RAMB18_X0Y10         RAMB18E1                                     r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
                         clock pessimism             -0.481     2.368    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129     2.497    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.750%)  route 0.166ns (50.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X10Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     2.481 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/Q
                         net (fo=58, routed)          0.166     2.646    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/ADDRD5
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.855     2.811    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/WCLK
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMA/CLK
                         clock pessimism             -0.481     2.330    
    SLICE_X10Y17         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.500    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             riscv_jtag_tck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.750%)  route 0.166ns (50.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.589     2.317    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/tck
    SLICE_X10Y16         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     2.481 r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/wptr_reg[5]/Q
                         net (fo=58, routed)          0.166     2.646    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/ADDRD5
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.855     2.811    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/WCLK
    SLICE_X10Y17         RAMD64E                                      r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMB/CLK
                         clock pessimism             -0.481     2.330    
    SLICE_X10Y17         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170     2.500    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_27_29/RAMB
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_jtag_tck
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { riscv_jtag_tck }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y10   soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/fifo_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  riscv_jtag_tck_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y23    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y26    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y26    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y23    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y23    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X3Y26    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y23    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X2Y23    soc_i/cpu_wrap_0/inst/u_dap/ap_sel_latch_reg[7]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_18_20/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X14Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_21_23/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X10Y19   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y17   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y17   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y17   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y17   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X16Y18   soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/fifo_reg_0_63_30_31/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_tx_en
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        16.447ns  (logic 2.751ns (16.730%)  route 13.695ns (83.270%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.732     4.943    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X76Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y11         FDCE (Prop_fdce_C_Q)         0.419     5.362 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen_reg/Q
                         net (fo=2, routed)          13.695    19.058    riscv_rmii_tx_en_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         2.332    21.390 r  riscv_rmii_tx_en_OBUF_inst/O
                         net (fo=0)                   0.000    21.390    riscv_rmii_tx_en
    Y18                                                               r  riscv_rmii_tx_en (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -21.390    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[1]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.462ns (16.991%)  route 2.257ns (83.009%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 21.659 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    U19                                               0.000    12.000 r  riscv_rmii_rxd[1] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[1]
    U19                  IBUF (Prop_ibuf_I_O)         0.406    12.406 r  riscv_rmii_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           2.024    14.430    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[1]
    SLICE_X86Y8          LUT3 (Prop_lut3_I0_O)        0.056    14.486 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[1]_i_1/O
                         net (fo=1, routed)           0.233    14.719    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]_0
    SLICE_X86Y8          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589    21.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X86Y8          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]/C
                         clock pessimism              0.000    21.659    
                         clock uncertainty           -0.035    21.623    
    SLICE_X86Y8          FDRE (Setup_fdre_C_D)       -0.043    21.580    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         21.580    
                         arrival time                         -14.719    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[1]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        16.155ns  (logic 2.656ns (16.438%)  route 13.500ns (83.562%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.731     4.942    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X79Y12         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y12         FDCE (Prop_fdce_C_Q)         0.456     5.398 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[1]/Q
                         net (fo=1, routed)          13.500    18.898    riscv_rmii_txd_OBUF[1]
    Y17                  OBUF (Prop_obuf_I_O)         2.200    21.098 r  riscv_rmii_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.098    riscv_rmii_txd[1]
    Y17                                                               r  riscv_rmii_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -21.098    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             7.144ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_rmii_txd[0]
                            (output port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (riscv_rmii_refclk rise@40.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        15.877ns  (logic 2.658ns (16.741%)  route 13.219ns (83.259%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    4.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.732     4.943    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X76Y11         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y11         FDCE (Prop_fdce_C_Q)         0.456     5.399 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txd_reg[0]/Q
                         net (fo=1, routed)          13.219    18.619    riscv_rmii_txd_OBUF[0]
    Y16                  OBUF (Prop_obuf_I_O)         2.202    20.821 r  riscv_rmii_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.821    riscv_rmii_txd[0]
    Y16                                                               r  riscv_rmii_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -20.821    
  -------------------------------------------------------------------
                         slack                                  7.144    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 riscv_rmii_rxd[0]
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.477ns (19.199%)  route 2.008ns (80.801%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 21.659 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    Y19                                               0.000    12.000 r  riscv_rmii_rxd[0] (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_rxd[0]
    Y19                  IBUF (Prop_ibuf_I_O)         0.421    12.421 r  riscv_rmii_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           2.008    14.430    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rxd[0]
    SLICE_X86Y8          LUT3 (Prop_lut3_I0_O)        0.056    14.486 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rxd_d1[0]_i_1/O
                         net (fo=1, routed)           0.000    14.486    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]_0
    SLICE_X86Y8          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589    21.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X86Y8          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]/C
                         clock pessimism              0.000    21.659    
                         clock uncertainty           -0.035    21.623    
    SLICE_X86Y8          FDRE (Setup_fdre_C_D)        0.035    21.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rxd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         21.658    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.764ns  (required time - arrival time)
  Source:                 riscv_rmii_crs_dv
                            (input port clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.393ns (20.936%)  route 1.484ns (79.064%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            12.000ns
  Clock Path Skew:        1.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
                         input delay                 12.000    12.000    
    W18                                               0.000    12.000 r  riscv_rmii_crs_dv (IN)
                         net (fo=0)                   0.000    12.000    riscv_rmii_crs_dv
    W18                  IBUF (Prop_ibuf_I_O)         0.393    12.393 r  riscv_rmii_crs_dv_IBUF_inst/O
                         net (fo=1, routed)           1.484    13.877    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_crsdv
    SLICE_X91Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370    20.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674    21.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    21.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.612    21.682    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X91Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg/C
                         clock pessimism              0.000    21.682    
                         clock uncertainty           -0.035    21.646    
    SLICE_X91Y6          FDCE (Setup_fdce_C_D)       -0.005    21.641    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crsdv_d1_reg
  -------------------------------------------------------------------
                         required time                         21.641    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                  7.764    

Slack (MET) :             13.357ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 1.736ns (26.391%)  route 4.842ns (73.609%))
  Logic Levels:           6  (LUT3=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 24.519 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X76Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=24, routed)          2.079     7.480    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X71Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/soc_cpu_wrap_0_88_LUT6_18/O
                         net (fo=1, routed)           0.000     7.604    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14_n_0
    SLICE_X71Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     7.821 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7/O
                         net (fo=1, routed)           0.995     8.816    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7_n_0
    SLICE_X73Y11         LUT6 (Prop_lut6_I4_O)        0.299     9.115 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/soc_cpu_wrap_0_88_LUT6_21/O
                         net (fo=1, routed)           0.000     9.115    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X73Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     9.332 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           0.629     9.961    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X75Y12         LUT3 (Prop_lut3_I1_O)        0.299    10.260 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.138    11.398    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X75Y9          LUT3 (Prop_lut3_I2_O)        0.124    11.522 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    11.522    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[0]_i_1__0_n_0
    SLICE_X75Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.557    24.519    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X75Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]/C
                         clock pessimism              0.364    24.883    
                         clock uncertainty           -0.035    24.848    
    SLICE_X75Y9          FDPE (Setup_fdpe_C_D)        0.031    24.879    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[0]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                 13.357    

Slack (MET) :             13.373ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 1.764ns (26.703%)  route 4.842ns (73.297%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 24.519 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X76Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=24, routed)          2.079     7.480    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X71Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/soc_cpu_wrap_0_88_LUT6_18/O
                         net (fo=1, routed)           0.000     7.604    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14_n_0
    SLICE_X71Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     7.821 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7/O
                         net (fo=1, routed)           0.995     8.816    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7_n_0
    SLICE_X73Y11         LUT6 (Prop_lut6_I4_O)        0.299     9.115 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/soc_cpu_wrap_0_88_LUT6_21/O
                         net (fo=1, routed)           0.000     9.115    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X73Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     9.332 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           0.629     9.961    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X75Y12         LUT3 (Prop_lut3_I1_O)        0.299    10.260 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.138    11.398    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X75Y9          LUT5 (Prop_lut5_I4_O)        0.152    11.550 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.550    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[1]_i_1__0_n_0
    SLICE_X75Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.557    24.519    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X75Y9          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]/C
                         clock pessimism              0.364    24.883    
                         clock uncertainty           -0.035    24.848    
    SLICE_X75Y9          FDPE (Setup_fdpe_C_D)        0.075    24.923    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[1]
  -------------------------------------------------------------------
                         required time                         24.923    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                 13.373    

Slack (MET) :             13.490ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 1.736ns (26.938%)  route 4.708ns (73.062%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 24.519 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X76Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=24, routed)          2.079     7.480    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X71Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/soc_cpu_wrap_0_88_LUT6_18/O
                         net (fo=1, routed)           0.000     7.604    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14_n_0
    SLICE_X71Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     7.821 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7/O
                         net (fo=1, routed)           0.995     8.816    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7_n_0
    SLICE_X73Y11         LUT6 (Prop_lut6_I4_O)        0.299     9.115 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/soc_cpu_wrap_0_88_LUT6_21/O
                         net (fo=1, routed)           0.000     9.115    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X73Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     9.332 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           0.629     9.961    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X75Y12         LUT3 (Prop_lut3_I1_O)        0.299    10.260 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.005    11.265    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X73Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.389 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[11]_i_1__0/O
                         net (fo=1, routed)           0.000    11.389    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[11]_i_1__0_n_0
    SLICE_X73Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.557    24.519    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X73Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]/C
                         clock pessimism              0.364    24.883    
                         clock uncertainty           -0.035    24.848    
    SLICE_X73Y10         FDPE (Setup_fdpe_C_D)        0.031    24.879    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[11]
  -------------------------------------------------------------------
                         required time                         24.879    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 13.490    

Slack (MET) :             13.496ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.736ns (26.956%)  route 4.704ns (73.044%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.519ns = ( 24.519 - 20.000 ) 
    Source Clock Delay      (SCD):    4.944ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.733     4.944    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_refclk
    SLICE_X76Y10         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y10         FDCE (Prop_fdce_C_Q)         0.456     5.400 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr_reg/Q
                         net (fo=24, routed)          2.079     7.480    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rptr
    SLICE_X71Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/soc_cpu_wrap_0_88_LUT6_18/O
                         net (fo=1, routed)           0.000     7.604    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd[1]_i_14_n_0
    SLICE_X71Y7          MUXF7 (Prop_muxf7_I1_O)      0.217     7.821 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7/O
                         net (fo=1, routed)           0.995     8.816    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/rmii_txd_reg[1]_i_7_n_0
    SLICE_X73Y11         LUT6 (Prop_lut6_I4_O)        0.299     9.115 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/soc_cpu_wrap_0_88_LUT6_21/O
                         net (fo=1, routed)           0.000     9.115    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]
    SLICE_X73Y11         MUXF7 (Prop_muxf7_I1_O)      0.217     9.332 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2/O
                         net (fo=2, routed)           0.629     9.961    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_txd_reg[1]_i_2_n_0
    SLICE_X75Y12         LUT3 (Prop_lut3_I1_O)        0.299    10.260 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[26]_i_2/O
                         net (fo=14, routed)          1.001    11.260    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/d_int__1[1]
    SLICE_X75Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.384 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[5]_i_1__0/O
                         net (fo=1, routed)           0.000    11.384    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[5]_i_1__0_n_0
    SLICE_X75Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.557    24.519    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X75Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[5]/C
                         clock pessimism              0.364    24.883    
                         clock uncertainty           -0.035    24.848    
    SLICE_X75Y10         FDPE (Setup_fdpe_C_D)        0.032    24.880    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[5]
  -------------------------------------------------------------------
                         required time                         24.880    
                         arrival time                         -11.384    
  -------------------------------------------------------------------
                         slack                                 13.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X75Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.797 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[17]/Q
                         net (fo=1, routed)           0.056     1.853    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[17]
    SLICE_X75Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.853     2.014    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X75Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]/C
                         clock pessimism             -0.358     1.656    
    SLICE_X75Y10         FDPE (Hold_fdpe_C_D)         0.075     1.731    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X83Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y6          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[11]/Q
                         net (fo=2, routed)           0.099     1.899    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[11]
    SLICE_X82Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     2.019    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X82Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]/C
                         clock pessimism             -0.347     1.672    
    SLICE_X82Y6          FDCE (Hold_fdce_C_D)         0.085     1.757    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.737%)  route 0.126ns (47.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.660    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X87Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y6          FDCE (Prop_fdce_C_Q)         0.141     1.801 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[15]/Q
                         net (fo=2, routed)           0.126     1.927    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[15]
    SLICE_X85Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     2.019    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X85Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[13]/C
                         clock pessimism             -0.324     1.695    
    SLICE_X85Y6          FDCE (Hold_fdce_C_D)         0.075     1.770    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.682ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.612     1.682    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X91Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y4          FDCE (Prop_fdce_C_Q)         0.141     1.823 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.113     1.936    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[0]
    SLICE_X92Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.882     2.043    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X92Y4          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[0]/C
                         clock pessimism             -0.324     1.719    
    SLICE_X92Y4          FDCE (Hold_fdce_C_D)         0.059     1.778    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.943%)  route 0.111ns (44.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X83Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[27]/Q
                         net (fo=2, routed)           0.111     1.910    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[27]
    SLICE_X84Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.857     2.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X84Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]/C
                         clock pessimism             -0.344     1.674    
    SLICE_X84Y7          FDPE (Hold_fdpe_C_D)         0.070     1.744    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X84Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[5]/Q
                         net (fo=2, routed)           0.098     1.897    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[5]
    SLICE_X85Y7          LUT4 (Prop_lut4_I3_O)        0.048     1.945 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc[7]_i_1/O
                         net (fo=1, routed)           0.000     1.945    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/p_0_in__0[7]
    SLICE_X85Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.857     2.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X85Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[7]/C
                         clock pessimism             -0.347     1.671    
    SLICE_X85Y7          FDPE (Hold_fdpe_C_D)         0.107     1.778    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.586     1.656    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X72Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y10         FDPE (Prop_fdpe_C_Q)         0.141     1.797 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[25]/Q
                         net (fo=1, routed)           0.087     1.883    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg_n_0_[25]
    SLICE_X73Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.928 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.928    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc[27]_i_1__0_n_0
    SLICE_X73Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.853     2.014    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/rmii_refclk
    SLICE_X73Y10         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]/C
                         clock pessimism             -0.345     1.669    
    SLICE_X73Y10         FDPE (Hold_fdpe_C_D)         0.092     1.761    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_tx_mac_crc32/crc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[28]/C
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[30]/D
                            (rising edge-triggered cell FDPE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.844%)  route 0.121ns (46.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.658    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X84Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y7          FDPE (Prop_fdpe_C_Q)         0.141     1.799 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[28]/Q
                         net (fo=2, routed)           0.121     1.920    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg_n_0_[28]
    SLICE_X85Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.857     2.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X85Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[30]/C
                         clock pessimism             -0.347     1.671    
    SLICE_X85Y7          FDPE (Hold_fdpe_C_D)         0.072     1.743    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][23]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.660    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X89Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y6          FDCE (Prop_fdce_C_Q)         0.141     1.801 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[23]/Q
                         net (fo=2, routed)           0.122     1.923    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][34]_0[23]
    SLICE_X88Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     2.019    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X88Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][23]/C
                         clock pessimism             -0.343     1.676    
    SLICE_X88Y5          FDCE (Hold_fdce_C_D)         0.070     1.746    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             riscv_rmii_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.707%)  route 0.127ns (47.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.590     1.660    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X87Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y6          FDCE (Prop_fdce_C_Q)         0.141     1.801 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[17]/Q
                         net (fo=2, routed)           0.127     1.927    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg_n_0_[17]
    SLICE_X86Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     2.019    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X86Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]/C
                         clock pessimism             -0.346     1.673    
    SLICE_X86Y6          FDCE (Hold_fdce_C_D)         0.076     1.749    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         riscv_rmii_refclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { riscv_rmii_refclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  riscv_rmii_refclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X93Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X90Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X82Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X80Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X82Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X80Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X85Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X87Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X87Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X93Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X90Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X80Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X80Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X88Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X90Y4     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X88Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X93Y6     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X82Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X80Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X82Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X80Y7     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X85Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X87Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X88Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X88Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X82Y5     soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][22]/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.628ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 1.697ns (65.967%)  route 0.876ns (34.033%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    10.095ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.728     3.022    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     3.478 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.097     6.575    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.095 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.095    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    22.095    
    U7                                                0.000    22.095 r  miso_0 (IN)
                         net (fo=0)                   0.000    22.095    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.669 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.876    24.545    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.124    24.669 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_97_LUT6_14/O
                         net (fo=1, routed)           0.000    24.669    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.079    24.689    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         24.689    
                         arrival time                         -24.669    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.697ns (66.014%)  route 0.874ns (33.986%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    10.095ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.728     3.022    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     3.478 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.097     6.575    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.095 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.095    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    22.095    
    U7                                                0.000    22.095 r  miso_0 (IN)
                         net (fo=0)                   0.000    22.095    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.669 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.874    24.543    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.124    24.667 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_97_LUT5_19/O
                         net (fo=1, routed)           0.000    24.667    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.081    24.691    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         24.691    
                         arrival time                         -24.667    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - sclk rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 1.697ns (66.298%)  route 0.863ns (33.702%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -7.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 24.826 - 22.000 ) 
    Source Clock Delay      (SCD):    10.095ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.728     3.022    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     3.478 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.097     6.575    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.095 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.095    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    22.095    
    U7                                                0.000    22.095 r  miso_0 (IN)
                         net (fo=0)                   0.000    22.095    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         1.573    23.669 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.863    24.532    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124    24.656 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_97_LUT4_4/O
                         net (fo=1, routed)           0.000    24.656    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.647    24.826    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism              0.115    24.941    
                         clock uncertainty           -0.332    24.610    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.077    24.687    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         24.687    
                         arrival time                         -24.656    
  -------------------------------------------------------------------
                         slack                                  0.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.628ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.385ns (52.484%)  route 0.349ns (47.515%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.582     0.918    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.953     2.012    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.233 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.233    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.233    
    U7                                                0.000    15.233 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.233    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.573 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.349    15.922    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.045    15.967 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_97_LUT4_4/O
                         net (fo=1, routed)           0.000    15.967    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[0]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.120     1.339    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                          15.967    
  -------------------------------------------------------------------
                         slack                                 14.628    

Slack (MET) :             14.631ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.385ns (52.200%)  route 0.353ns (47.800%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.582     0.918    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.953     2.012    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.233 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.233    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.233    
    U7                                                0.000    15.233 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.233    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.573 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.353    15.926    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT5 (Prop_lut5_I0_O)        0.045    15.971 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_97_LUT5_19/O
                         net (fo=1, routed)           0.000    15.971    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[15]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          15.971    
  -------------------------------------------------------------------
                         slack                                 14.631    

Slack (MET) :             14.632ns  (arrival time - required time)
  Source:                 miso_0
                            (input port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - sclk rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.385ns (52.141%)  route 0.354ns (47.859%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            12.000ns
  Clock Path Skew:        -2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    3.233ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.582     0.918    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           0.953     2.012    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.221     3.233 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.233    sclk_0
  -------------------------------------------------------------------    -------------------
                         input delay                 12.000    15.233    
    U7                                                0.000    15.233 r  miso_0 (IN)
                         net (fo=0)                   0.000    15.233    miso_0
    U7                   IBUF (Prop_ibuf_I_O)         0.340    15.573 r  miso_0_IBUF_inst/O
                         net (fo=3, routed)           0.354    15.927    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/miso
    SLICE_X0Y28          LUT6 (Prop_lut6_I0_O)        0.045    15.972 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/soc_cpu_wrap_0_97_LUT6_14/O
                         net (fo=1, routed)           0.000    15.972    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/p_1_in[7]
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.883     1.249    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X0Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.121     1.340    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                          15.972    
  -------------------------------------------------------------------
                         slack                                 14.632    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sclk

Setup :            0  Failing Endpoints,  Worst Slack        7.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        10.675ns  (logic 3.983ns (37.311%)  route 6.692ns (62.689%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.076ns = ( 53.076 - 44.000 ) 
    Source Clock Delay      (SCD):    2.960ns = ( 24.960 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.666    24.960    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X45Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456    25.416 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           6.692    32.108    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         3.527    35.635 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000    35.635    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.553    46.732    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.367    47.099 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.658    49.758    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    53.076 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    53.076    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.129    53.205    
                         clock uncertainty           -0.332    52.873    
                         output delay               -10.000    42.873    
  -------------------------------------------------------------------
                         required time                         42.873    
                         arrival time                         -35.635    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        9.432ns  (logic 4.366ns (46.292%)  route 5.066ns (53.708%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.076ns = ( 53.076 - 44.000 ) 
    Source Clock Delay      (SCD):    3.022ns = ( 25.022 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.728    25.022    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X56Y7          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDPE (Prop_fdpe_C_Q)         0.456    25.478 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o_reg/Q
                         net (fo=1, routed)           1.067    26.545    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_o
    SLICE_X53Y8          LUT2 (Prop_lut2_I0_O)        0.154    26.699 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           3.999    30.698    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         3.756    34.454 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000    34.454    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.553    46.732    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.367    47.099 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.658    49.758    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    53.076 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    53.076    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.265    53.340    
                         clock uncertainty           -0.332    53.008    
                         output delay               -10.000    43.008    
  -------------------------------------------------------------------
                         required time                         43.008    
                         arrival time                         -34.454    
  -------------------------------------------------------------------
                         slack                                  8.554    

Slack (MET) :             10.938ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Max at Slow Process Corner
  Requirement:            22.000ns  (sclk rise@44.000ns - clk_fpga_0 rise@22.000ns)
  Data Path Delay:        7.073ns  (logic 3.976ns (56.215%)  route 3.097ns (43.785%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.076ns = ( 53.076 - 44.000 ) 
    Source Clock Delay      (SCD):    3.022ns = ( 25.022 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    23.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.728    25.022    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456    25.478 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.097    28.575    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    32.095 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    32.095    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)      44.000    44.000 r  
    PS7_X0Y0             PS7                          0.000    44.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    45.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.553    46.732    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.367    47.099 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.658    49.758    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318    53.076 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    53.076    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism              0.290    53.365    
                         clock uncertainty           -0.332    53.033    
                         output delay               -10.000    43.033    
  -------------------------------------------------------------------
                         required time                         43.033    
                         arrival time                         -32.095    
  -------------------------------------------------------------------
                         slack                                 10.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.270ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            sclk_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 3.685ns (58.096%)  route 2.658ns (41.904%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        7.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.095ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.553     2.732    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.367     3.099 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           2.658     5.758    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.318     9.076 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     9.076    sclk_0
    V6                                                                r  sclk_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.728     3.022    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.456     3.478 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           3.097     6.575    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.095 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.095    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.290     9.806    
                         output delay               -10.000    -0.194    
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                           9.076    
  -------------------------------------------------------------------
                         slack                                  9.270    

Slack (MET) :             10.338ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            nss_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 1.534ns (47.163%)  route 1.719ns (52.837%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        2.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.115ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.582     0.918    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X58Y8          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y8          FDPE (Prop_fdpe_C_Q)         0.164     1.082 f  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_ssoe_reg/Q
                         net (fo=2, routed)           0.301     1.382    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/spi_cr2_rxneie_reg_0[0]
    SLICE_X53Y8          LUT2 (Prop_lut2_I1_O)        0.051     1.433 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/nss_INST_0/O
                         net (fo=1, routed)           1.418     2.851    nss_0_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         1.319     4.170 r  nss_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.170    nss_0
    Y6                                                                r  nss_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.851     1.217    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.175     1.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.302     2.694    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.115 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.115    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.284     3.832    
                         output delay               -10.000    -6.168    
  -------------------------------------------------------------------
                         required time                          6.168    
                         arrival time                           4.170    
  -------------------------------------------------------------------
                         slack                                 10.338    

Slack (MET) :             10.608ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            mosi_0
                            (output port clocked by sclk  {rise@0.000ns fall@22.000ns period=44.000ns})
  Path Group:             sclk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (sclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 1.369ns (36.099%)  route 2.423ns (63.901%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        3.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.115ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.561     0.897    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X45Y9          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.141     1.038 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/mosi_o_reg/Q
                         net (fo=1, routed)           2.423     3.461    mosi_0_OBUF
    C20                  OBUF (Prop_obuf_I_O)         1.228     4.688 r  mosi_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.688    mosi_0
    C20                                                               r  mosi_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sclk rise edge)       0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.851     1.217    soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/clk
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.175     1.392 r  soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sclk_o_reg/Q
                         net (fo=1, routed)           1.302     2.694    sclk_0_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.421     4.115 r  sclk_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.115    sclk_0
    V6                                                                r  sclk_0 (OUT)
                         clock pessimism             -0.035     4.080    
                         output delay               -10.000    -5.920    
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                           4.688    
  -------------------------------------------------------------------
                         slack                                 10.608    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.233ns  (logic 0.478ns (3.138%)  route 14.755ns (96.862%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 24.719 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X112Y39        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478     3.652 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5943, routed)       14.755    18.407    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X64Y58         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.540    24.719    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X64Y58         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[9]/C
                         clock pessimism              0.115    24.834    
                         clock uncertainty           -0.332    24.502    
    SLICE_X64Y58         FDCE (Recov_fdce_C_CLR)     -0.576    23.926    soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -18.407    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.064ns  (logic 0.478ns (3.173%)  route 14.586ns (96.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 24.714 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X112Y39        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478     3.652 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5943, routed)       14.586    18.238    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X63Y63         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.535    24.714    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X63Y63         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[12]/C
                         clock pessimism              0.115    24.829    
                         clock uncertainty           -0.332    24.497    
    SLICE_X63Y63         FDCE (Recov_fdce_C_CLR)     -0.576    23.921    soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         23.921    
                         arrival time                         -18.238    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[41]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.064ns  (logic 0.478ns (3.173%)  route 14.586ns (96.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 24.714 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X112Y39        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478     3.652 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5943, routed)       14.586    18.238    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X63Y63         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.535    24.714    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X63Y63         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[41]/C
                         clock pessimism              0.115    24.829    
                         clock uncertainty           -0.332    24.497    
    SLICE_X63Y63         FDCE (Recov_fdce_C_CLR)     -0.576    23.921    soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         23.921    
                         arrival time                         -18.238    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.064ns  (logic 0.478ns (3.173%)  route 14.586ns (96.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 24.714 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X112Y39        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478     3.652 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5943, routed)       14.586    18.238    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X63Y63         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.535    24.714    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X63Y63         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[8]/C
                         clock pessimism              0.115    24.829    
                         clock uncertainty           -0.332    24.497    
    SLICE_X63Y63         FDCE (Recov_fdce_C_CLR)     -0.576    23.921    soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         23.921    
                         arrival time                         -18.238    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.982ns  (logic 0.478ns (3.191%)  route 14.504ns (96.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 24.718 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X112Y39        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478     3.652 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5943, routed)       14.504    18.156    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X60Y57         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.539    24.718    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X60Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[16]/C
                         clock pessimism              0.115    24.833    
                         clock uncertainty           -0.332    24.501    
    SLICE_X60Y57         FDCE (Recov_fdce_C_CLR)     -0.576    23.925    soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         23.925    
                         arrival time                         -18.156    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.769ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[44]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.982ns  (logic 0.478ns (3.191%)  route 14.504ns (96.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 24.718 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X112Y39        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478     3.652 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5943, routed)       14.504    18.156    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X60Y57         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.539    24.718    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X60Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[44]/C
                         clock pessimism              0.115    24.833    
                         clock uncertainty           -0.332    24.501    
    SLICE_X60Y57         FDCE (Recov_fdce_C_CLR)     -0.576    23.925    soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         23.925    
                         arrival time                         -18.156    
  -------------------------------------------------------------------
                         slack                                  5.769    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/dbg_wdata_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.977ns  (logic 0.478ns (3.191%)  route 14.499ns (96.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 24.718 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X112Y39        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478     3.652 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5943, routed)       14.499    18.151    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X61Y57         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/dbg_wdata_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.539    24.718    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X61Y57         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/dbg_wdata_reg[16]/C
                         clock pessimism              0.115    24.833    
                         clock uncertainty           -0.332    24.501    
    SLICE_X61Y57         FDCE (Recov_fdce_C_CLR)     -0.576    23.925    soc_i/cpu_wrap_0/inst/u_dbgapb/dbg_wdata_reg[16]
  -------------------------------------------------------------------
                         required time                         23.925    
                         arrival time                         -18.151    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.933ns  (logic 0.478ns (3.201%)  route 14.455ns (96.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 24.713 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X112Y39        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478     3.652 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5943, routed)       14.455    18.107    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X67Y66         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.534    24.713    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X67Y66         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[6]/C
                         clock pessimism              0.115    24.828    
                         clock uncertainty           -0.332    24.496    
    SLICE_X67Y66         FDCE (Recov_fdce_C_CLR)     -0.576    23.920    soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         23.920    
                         arrival time                         -18.107    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.933ns  (logic 0.478ns (3.201%)  route 14.455ns (96.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 24.713 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X112Y39        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478     3.652 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5943, routed)       14.455    18.107    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X67Y66         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.534    24.713    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X67Y66         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[7]/C
                         clock pessimism              0.115    24.828    
                         clock uncertainty           -0.332    24.496    
    SLICE_X67Y66         FDCE (Recov_fdce_C_CLR)     -0.576    23.920    soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         23.920    
                         arrival time                         -18.107    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk_fpga_0 rise@22.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.911ns  (logic 0.478ns (3.206%)  route 14.433ns (96.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 24.715 - 22.000 ) 
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.332ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.660ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.880     3.174    soc_i/cpu_wrap_0/inst/u_rgu/clk
    SLICE_X112Y39        FDPE                                         r  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y39        FDPE (Prop_fdpe_C_Q)         0.478     3.652 f  soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv/Q
                         net (fo=5943, routed)       14.433    18.085    soc_i/cpu_wrap_0/inst/u_dbgapb/exec_reg_0
    SLICE_X67Y63         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     22.000    22.000 r  
    PS7_X0Y0             PS7                          0.000    22.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    23.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.536    24.715    soc_i/cpu_wrap_0/inst/u_dbgapb/clk
    SLICE_X67Y63         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[13]/C
                         clock pessimism              0.115    24.830    
                         clock uncertainty           -0.332    24.498    
    SLICE_X67Y63         FDCE (Recov_fdce_C_CLR)     -0.576    23.922    soc_i/cpu_wrap_0/inst/u_dbgapb/wdata_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         23.922    
                         arrival time                         -18.085    
  -------------------------------------------------------------------
                         slack                                  5.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_c_ext_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.209ns (13.212%)  route 1.373ns (86.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.609     0.945    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/clk
    SLICE_X92Y37         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y37         FDCE (Prop_fdce_C_Q)         0.164     1.109 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.912     2.020    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/xrstn_sync
    SLICE_X64Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.065 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/misa_mxl[1]_i_2/O
                         net (fo=4, routed)           0.461     2.526    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_c_ext_reg_2
    SLICE_X50Y50         FDPE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_c_ext_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        0.807     2.337    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_int_reg_0
    SLICE_X50Y50         FDPE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_c_ext_reg/C
                         clock pessimism             -0.030     2.306    
    SLICE_X50Y50         FDPE (Remov_fdpe_C_PRE)     -0.071     2.235    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_c_ext_reg
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.186ns (5.823%)  route 3.008ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.835ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X80Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=43, routed)          1.143     2.205    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X75Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.250 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8745, routed)        1.865     4.115    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X108Y115       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        2.305     3.835    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X108Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][14]/C
                         clock pessimism             -0.030     3.805    
    SLICE_X108Y115       FDCE (Remov_fdce_C_CLR)     -0.067     3.738    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -3.738    
                         arrival time                           4.115    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.186ns (5.823%)  route 3.008ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.835ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X80Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=43, routed)          1.143     2.205    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X75Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.250 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8745, routed)        1.865     4.115    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X108Y115       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        2.305     3.835    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X108Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][32]/C
                         clock pessimism             -0.030     3.805    
    SLICE_X108Y115       FDCE (Remov_fdce_C_CLR)     -0.067     3.738    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][32]
  -------------------------------------------------------------------
                         required time                         -3.738    
                         arrival time                           4.115    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][38]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.186ns (5.823%)  route 3.008ns (94.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.835ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X80Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=43, routed)          1.143     2.205    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X75Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.250 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8745, routed)        1.865     4.115    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X108Y115       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        2.305     3.835    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X108Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][38]/C
                         clock pessimism             -0.030     3.805    
    SLICE_X108Y115       FDCE (Remov_fdce_C_CLR)     -0.067     3.738    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[1][38]
  -------------------------------------------------------------------
                         required time                         -3.738    
                         arrival time                           4.115    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[5][49]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.186ns (5.856%)  route 2.990ns (94.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.795ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X80Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=43, routed)          1.143     2.205    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X75Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.250 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8745, routed)        1.847     4.097    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X96Y127        FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[5][49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        2.266     3.795    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X96Y127        FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[5][49]/C
                         clock pessimism             -0.030     3.765    
    SLICE_X96Y127        FDCE (Remov_fdce_C_CLR)     -0.067     3.698    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[5][49]
  -------------------------------------------------------------------
                         required time                         -3.698    
                         arrival time                           4.097    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.186ns (5.969%)  route 2.930ns (94.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X80Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=43, routed)          1.143     2.205    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X75Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.250 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8745, routed)        1.787     4.037    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X112Y115       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        2.197     3.727    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X112Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][32]/C
                         clock pessimism             -0.030     3.697    
    SLICE_X112Y115       FDCE (Remov_fdce_C_CLR)     -0.067     3.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][32]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][35]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.186ns (5.969%)  route 2.930ns (94.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X80Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=43, routed)          1.143     2.205    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X75Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.250 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8745, routed)        1.787     4.037    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X112Y115       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        2.197     3.727    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X112Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][35]/C
                         clock pessimism             -0.030     3.697    
    SLICE_X112Y115       FDCE (Remov_fdce_C_CLR)     -0.067     3.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][35]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][36]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.186ns (5.969%)  route 2.930ns (94.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X80Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=43, routed)          1.143     2.205    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X75Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.250 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8745, routed)        1.787     4.037    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X112Y115       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        2.197     3.727    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X112Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][36]/C
                         clock pessimism             -0.030     3.697    
    SLICE_X112Y115       FDCE (Remov_fdce_C_CLR)     -0.067     3.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][36]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][44]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.116ns  (logic 0.186ns (5.969%)  route 2.930ns (94.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.727ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X80Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=43, routed)          1.143     2.205    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X75Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.250 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8745, routed)        1.787     4.037    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X112Y115       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        2.197     3.727    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X112Y115       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][44]/C
                         clock pessimism             -0.030     3.697    
    SLICE_X112Y115       FDCE (Remov_fdce_C_CLR)     -0.067     3.630    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[4][44]
  -------------------------------------------------------------------
                         required time                         -3.630    
                         arrival time                           4.037    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[3][19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.186ns (6.083%)  route 2.872ns (93.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.688ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       0.585     0.921    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/clk
    SLICE_X80Y13         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y13         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg/Q
                         net (fo=43, routed)          1.143     2.205    soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0
    SLICE_X75Y13         LUT1 (Prop_lut1_I0_O)        0.045     2.250 f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/wptr[1]_i_2/O
                         net (fo=8745, routed)        1.729     3.978    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpcfg_l_reg[0]_0
    SLICE_X105Y116       FDCE                                         f  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19535, routed)       1.107     1.473    soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk
    SLICE_X44Y41         LUT2 (Prop_lut2_I0_O)        0.056     1.529 r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/medeleg_imisalign_i_3/O
                         net (fo=7842, routed)        2.159     3.688    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr_reg[14][53]_1
    SLICE_X105Y116       FDCE                                         r  soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[3][19]/C
                         clock pessimism             -0.030     3.658    
    SLICE_X105Y116       FDCE (Remov_fdce_C_CLR)     -0.092     3.566    soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmpaddr_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                           3.978    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      980.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.983ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             980.024ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.580ns (13.255%)  route 3.796ns (86.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 1002.720 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.736     3.030    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.456     3.486 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.658     4.144    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          3.138     7.406    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X88Y63         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.541  1002.720    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X88Y63         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]/C
                         clock pessimism              0.115  1002.835    
                         clock uncertainty          -15.000   987.835    
    SLICE_X88Y63         FDCE (Recov_fdce_C_CLR)     -0.405   987.430    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[63]
  -------------------------------------------------------------------
                         required time                        987.430    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                980.024    

Slack (MET) :             980.171ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.580ns (13.713%)  route 3.649ns (86.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.736     3.030    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.456     3.486 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.658     4.144    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          2.992     7.259    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y62         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]/C
                         clock pessimism              0.115  1002.836    
                         clock uncertainty          -15.000   987.836    
    SLICE_X89Y62         FDCE (Recov_fdce_C_CLR)     -0.405   987.431    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[56]
  -------------------------------------------------------------------
                         required time                        987.431    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                980.171    

Slack (MET) :             980.171ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.580ns (13.713%)  route 3.649ns (86.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.736     3.030    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.456     3.486 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.658     4.144    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          2.992     7.259    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y62         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]/C
                         clock pessimism              0.115  1002.836    
                         clock uncertainty          -15.000   987.836    
    SLICE_X89Y62         FDCE (Recov_fdce_C_CLR)     -0.405   987.431    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[57]
  -------------------------------------------------------------------
                         required time                        987.431    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                980.171    

Slack (MET) :             980.171ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.580ns (13.713%)  route 3.649ns (86.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.736     3.030    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.456     3.486 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.658     4.144    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          2.992     7.259    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y62         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]/C
                         clock pessimism              0.115  1002.836    
                         clock uncertainty          -15.000   987.836    
    SLICE_X89Y62         FDCE (Recov_fdce_C_CLR)     -0.405   987.431    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[58]
  -------------------------------------------------------------------
                         required time                        987.431    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                980.171    

Slack (MET) :             980.171ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.580ns (13.713%)  route 3.649ns (86.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.736     3.030    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.456     3.486 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.658     4.144    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          2.992     7.259    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y62         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]/C
                         clock pessimism              0.115  1002.836    
                         clock uncertainty          -15.000   987.836    
    SLICE_X89Y62         FDCE (Recov_fdce_C_CLR)     -0.405   987.431    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[59]
  -------------------------------------------------------------------
                         required time                        987.431    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                980.171    

Slack (MET) :             980.171ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.580ns (13.713%)  route 3.649ns (86.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.736     3.030    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.456     3.486 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.658     4.144    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          2.992     7.259    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y62         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]/C
                         clock pessimism              0.115  1002.836    
                         clock uncertainty          -15.000   987.836    
    SLICE_X89Y62         FDCE (Recov_fdce_C_CLR)     -0.405   987.431    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[60]
  -------------------------------------------------------------------
                         required time                        987.431    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                980.171    

Slack (MET) :             980.171ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.580ns (13.713%)  route 3.649ns (86.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.736     3.030    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.456     3.486 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.658     4.144    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          2.992     7.259    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y62         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]/C
                         clock pessimism              0.115  1002.836    
                         clock uncertainty          -15.000   987.836    
    SLICE_X89Y62         FDCE (Recov_fdce_C_CLR)     -0.405   987.431    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[61]
  -------------------------------------------------------------------
                         required time                        987.431    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                980.171    

Slack (MET) :             980.171ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 0.580ns (13.713%)  route 3.649ns (86.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 1002.721 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.736     3.030    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.456     3.486 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.658     4.144    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          2.992     7.259    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y62         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.542  1002.721    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y62         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]/C
                         clock pessimism              0.115  1002.836    
                         clock uncertainty          -15.000   987.836    
    SLICE_X89Y62         FDCE (Recov_fdce_C_CLR)     -0.405   987.431    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[62]
  -------------------------------------------------------------------
                         required time                        987.431    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                980.171    

Slack (MET) :             980.325ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.580ns (14.225%)  route 3.497ns (85.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 1002.723 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.736     3.030    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.456     3.486 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.658     4.144    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          2.839     7.107    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y60         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.544  1002.723    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y60         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]/C
                         clock pessimism              0.115  1002.838    
                         clock uncertainty          -15.000   987.838    
    SLICE_X89Y60         FDCE (Recov_fdce_C_CLR)     -0.405   987.433    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[48]
  -------------------------------------------------------------------
                         required time                        987.433    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                980.325    

Slack (MET) :             980.325ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.580ns (14.225%)  route 3.497ns (85.775%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 1002.723 - 1000.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.736     3.030    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.456     3.486 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.658     4.144    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.268 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          2.839     7.107    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y60         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          1.544  1002.723    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y60         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]/C
                         clock pessimism              0.115  1002.838    
                         clock uncertainty          -15.000   987.838    
    SLICE_X89Y60         FDCE (Recov_fdce_C_CLR)     -0.405   987.433    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[49]
  -------------------------------------------------------------------
                         required time                        987.433    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                980.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.067%)  route 0.972ns (83.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.588     0.924    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.221     1.285    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          0.751     2.081    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X87Y51         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X87Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X87Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.098    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.186ns (16.067%)  route 0.972ns (83.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.588     0.924    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.221     1.285    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          0.751     2.081    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X87Y51         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.854     1.220    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X87Y51         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X87Y51         FDCE (Remov_fdce_C_CLR)     -0.092     1.098    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.700%)  route 0.999ns (84.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.588     0.924    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.221     1.285    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          0.778     2.108    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y53         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.700%)  route 0.999ns (84.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.588     0.924    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.221     1.285    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          0.778     2.108    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y53         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.700%)  route 0.999ns (84.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.588     0.924    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.221     1.285    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          0.778     2.108    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y53         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.700%)  route 0.999ns (84.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.588     0.924    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.221     1.285    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          0.778     2.108    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y53         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[21]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.700%)  route 0.999ns (84.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.588     0.924    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.221     1.285    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          0.778     2.108    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y53         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.700%)  route 0.999ns (84.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.588     0.924    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.221     1.285    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          0.778     2.108    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y53         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.700%)  route 0.999ns (84.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.588     0.924    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.221     1.285    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          0.778     2.108    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y53         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.186ns (15.700%)  route 0.999ns (84.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.588     0.924    soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/clk_32k
    SLICE_X88Y38         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y38         FDCE (Prop_fdce_C_Q)         0.141     1.065 r  soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_32k/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.221     1.285    soc_i/cpu_wrap_0/inst/u_systimer/rstn_async_d2
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.330 f  soc_i/cpu_wrap_0/inst/u_systimer/soc_cpu_wrap_0_108_LUT1_10/O
                         net (fo=64, routed)          0.778     2.108    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0
    SLICE_X89Y53         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  soc_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=66, routed)          0.853     1.219    soc_i/cpu_wrap_0/inst/u_systimer/clk_32k
    SLICE_X89Y53         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X89Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.097    soc_i/cpu_wrap_0/inst/u_systimer/timer_gray_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  1.011    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_jtag_tck
  To Clock:  riscv_jtag_tck

Setup :            0  Failing Endpoints,  Worst Slack       91.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.885ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d1_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 0.766ns (10.062%)  route 6.847ns (89.938%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 105.283 - 100.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y16          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.462 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          2.408     8.870    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.994 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         3.762    12.756    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_1
    SLICE_X4Y15          LUT4 (Prop_lut4_I3_O)        0.124    12.880 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT4/O
                         net (fo=4, routed)           0.676    13.557    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg_1
    SLICE_X7Y14          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.650   105.283    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/tck
    SLICE_X7Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d1_reg/C
                         clock pessimism              0.598   105.882    
                         clock uncertainty           -0.035   105.846    
    SLICE_X7Y14          FDCE (Recov_fdce_C_CLR)     -0.405   105.441    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d1_reg
  -------------------------------------------------------------------
                         required time                        105.441    
                         arrival time                         -13.557    
  -------------------------------------------------------------------
                         slack                                 91.885    

Slack (MET) :             91.885ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        7.613ns  (logic 0.766ns (10.062%)  route 6.847ns (89.938%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.283ns = ( 105.283 - 100.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y16          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.462 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          2.408     8.870    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.994 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         3.762    12.756    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_1
    SLICE_X4Y15          LUT4 (Prop_lut4_I3_O)        0.124    12.880 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT4/O
                         net (fo=4, routed)           0.676    13.557    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg_1
    SLICE_X7Y14          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.650   105.283    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/tck
    SLICE_X7Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/C
                         clock pessimism              0.598   105.882    
                         clock uncertainty           -0.035   105.846    
    SLICE_X7Y14          FDCE (Recov_fdce_C_CLR)     -0.405   105.441    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg
  -------------------------------------------------------------------
                         required time                        105.441    
                         arrival time                         -13.557    
  -------------------------------------------------------------------
                         slack                                 91.885    

Slack (MET) :             91.944ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 0.766ns (10.139%)  route 6.789ns (89.861%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns = ( 105.285 - 100.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y16          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.462 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          2.408     8.870    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.994 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         3.737    12.731    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_1
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124    12.855 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT6_6/O
                         net (fo=4, routed)           0.643    13.499    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg_1
    SLICE_X5Y11          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.652   105.285    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X5Y11          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg/C
                         clock pessimism              0.598   105.884    
                         clock uncertainty           -0.035   105.848    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405   105.443    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d1_reg
  -------------------------------------------------------------------
                         required time                        105.443    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                 91.944    

Slack (MET) :             91.944ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 0.766ns (10.139%)  route 6.789ns (89.861%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns = ( 105.285 - 100.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y16          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.462 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          2.408     8.870    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.994 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         3.737    12.731    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_1
    SLICE_X5Y15          LUT6 (Prop_lut6_I5_O)        0.124    12.855 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT6_6/O
                         net (fo=4, routed)           0.643    13.499    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg_1
    SLICE_X5Y11          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.652   105.285    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/tck
    SLICE_X5Y11          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg/C
                         clock pessimism              0.598   105.884    
                         clock uncertainty           -0.035   105.848    
    SLICE_X5Y11          FDCE (Recov_fdce_C_CLR)     -0.405   105.443    soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg
  -------------------------------------------------------------------
                         required time                        105.443    
                         arrival time                         -13.499    
  -------------------------------------------------------------------
                         slack                                 91.944    

Slack (MET) :             92.815ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s1_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.642ns (9.484%)  route 6.127ns (90.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 105.284 - 100.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y16          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.462 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          2.408     8.870    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.994 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         3.719    12.713    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X4Y12          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.651   105.284    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y12          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s1_reg/C
                         clock pessimism              0.598   105.883    
                         clock uncertainty           -0.035   105.847    
    SLICE_X4Y12          FDCE (Recov_fdce_C_CLR)     -0.319   105.528    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s1_reg
  -------------------------------------------------------------------
                         required time                        105.528    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                 92.815    

Slack (MET) :             92.815ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s2_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.642ns (9.484%)  route 6.127ns (90.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 105.284 - 100.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y16          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.462 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          2.408     8.870    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.994 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         3.719    12.713    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X4Y12          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.651   105.284    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y12          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s2_reg/C
                         clock pessimism              0.598   105.883    
                         clock uncertainty           -0.035   105.847    
    SLICE_X4Y12          FDCE (Recov_fdce_C_CLR)     -0.319   105.528    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s2_reg
  -------------------------------------------------------------------
                         required time                        105.528    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                 92.815    

Slack (MET) :             92.815ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s3_reg/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.769ns  (logic 0.642ns (9.484%)  route 6.127ns (90.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 105.284 - 100.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y16          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.462 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          2.408     8.870    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.994 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         3.719    12.713    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X4Y12          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.651   105.284    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X4Y12          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s3_reg/C
                         clock pessimism              0.598   105.883    
                         clock uncertainty           -0.035   105.847    
    SLICE_X4Y12          FDCE (Recov_fdce_C_CLR)     -0.319   105.528    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_tog_s3_reg
  -------------------------------------------------------------------
                         required time                        105.528    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                 92.815    

Slack (MET) :             92.960ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[12]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.642ns (9.938%)  route 5.818ns (90.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 105.205 - 100.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y16          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.462 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          2.408     8.870    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.994 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         3.410    12.404    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X17Y14         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.572   105.205    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X17Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[12]/C
                         clock pessimism              0.598   105.804    
                         clock uncertainty           -0.035   105.768    
    SLICE_X17Y14         FDCE (Recov_fdce_C_CLR)     -0.405   105.363    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[12]
  -------------------------------------------------------------------
                         required time                        105.363    
                         arrival time                         -12.404    
  -------------------------------------------------------------------
                         slack                                 92.960    

Slack (MET) :             92.960ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[4]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.642ns (9.938%)  route 5.818ns (90.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.205ns = ( 105.205 - 100.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y16          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.462 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          2.408     8.870    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.994 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         3.410    12.404    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X17Y14         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.572   105.205    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X17Y14         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[4]/C
                         clock pessimism              0.598   105.804    
                         clock uncertainty           -0.035   105.768    
    SLICE_X17Y14         FDCE (Recov_fdce_C_CLR)     -0.405   105.363    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                        105.363    
                         arrival time                         -12.404    
  -------------------------------------------------------------------
                         slack                                 92.960    

Slack (MET) :             92.969ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[27]/CLR
                            (recovery check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (riscv_jtag_tck rise@100.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        6.488ns  (logic 0.642ns (9.894%)  route 5.846ns (90.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 105.199 - 100.000 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           3.008     4.016    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.117 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.827     5.944    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X2Y16          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     6.462 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[3]/Q
                         net (fo=94, routed)          2.408     8.870    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg_n_0_[3]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.124     8.994 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         3.438    12.432    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_rdata_reg[5]_0
    SLICE_X18Y19         FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                    100.000   100.000 r  
    W14                                               0.000   100.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000   100.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.965   100.965 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.576   103.542    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.633 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         1.566   105.199    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tck
    SLICE_X18Y19         FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[27]/C
                         clock pessimism              0.598   105.798    
                         clock uncertainty           -0.035   105.762    
    SLICE_X18Y19         FDCE (Recov_fdce_C_CLR)     -0.361   105.401    soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/tx_mem_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                        105.401    
                         arrival time                         -12.432    
  -------------------------------------------------------------------
                         slack                                 92.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[18]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.810%)  route 0.281ns (60.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.613     2.341    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y28          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.113     2.595    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         0.168     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X5Y28          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.880     2.836    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[18]/C
                         clock pessimism             -0.461     2.375    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092     2.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[19]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.810%)  route 0.281ns (60.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.613     2.341    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y28          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.113     2.595    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         0.168     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X5Y28          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.880     2.836    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[19]/C
                         clock pessimism             -0.461     2.375    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092     2.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[20]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.810%)  route 0.281ns (60.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.613     2.341    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y28          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.113     2.595    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         0.168     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X5Y28          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.880     2.836    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[20]/C
                         clock pessimism             -0.461     2.375    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092     2.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[21]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.810%)  route 0.281ns (60.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.613     2.341    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y28          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.113     2.595    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         0.168     2.808    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X5Y28          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.880     2.836    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X5Y28          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[21]/C
                         clock pessimism             -0.461     2.375    
    SLICE_X5Y28          FDCE (Remov_fdce_C_CLR)     -0.092     2.283    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/mem_ap_tar_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[0]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.338%)  route 0.287ns (60.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/tck
    SLICE_X7Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     2.488 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.108     2.596    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rrstn_sync
    SLICE_X7Y15          LUT1 (Prop_lut1_I0_O)        0.045     2.641 f  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rptr[1]_i_2__0/O
                         net (fo=8, routed)           0.179     2.820    soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[0]_0
    SLICE_X5Y16          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.885     2.841    soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/tck
    SLICE_X5Y16          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[0]/C
                         clock pessimism             -0.481     2.360    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092     2.268    soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[1]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.338%)  route 0.287ns (60.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.841ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.619     2.347    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/tck
    SLICE_X7Y14          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     2.488 r  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg/Q
                         net (fo=1, routed)           0.108     2.596    soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rrstn_sync
    SLICE_X7Y15          LUT1 (Prop_lut1_I0_O)        0.045     2.641 f  soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rptr[1]_i_2__0/O
                         net (fo=8, routed)           0.179     2.820    soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[0]_0
    SLICE_X5Y16          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.885     2.841    soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/tck
    SLICE_X5Y16          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[1]/C
                         clock pessimism             -0.481     2.360    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092     2.268    soc_i/cpu_wrap_0/inst/u_dap/u_resp_fifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.820    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[11]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.578%)  route 0.352ns (65.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.613     2.341    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y28          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.113     2.595    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         0.239     2.879    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X4Y29          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.881     2.837    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X4Y29          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[11]/C
                         clock pessimism             -0.461     2.376    
    SLICE_X4Y29          FDCE (Remov_fdce_C_CLR)     -0.067     2.309    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[13]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.578%)  route 0.352ns (65.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.613     2.341    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y28          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.113     2.595    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         0.239     2.879    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X4Y29          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.881     2.837    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X4Y29          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[13]/C
                         clock pessimism             -0.461     2.376    
    SLICE_X4Y29          FDCE (Remov_fdce_C_CLR)     -0.067     2.309    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[14]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.578%)  route 0.352ns (65.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.613     2.341    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y28          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.113     2.595    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         0.239     2.879    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X4Y29          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.881     2.837    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X4Y29          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[14]/C
                         clock pessimism             -0.461     2.376    
    SLICE_X4Y29          FDCE (Remov_fdce_C_CLR)     -0.067     2.309    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
                            (rising edge-triggered cell FDRE clocked by riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[7]/CLR
                            (removal check against rising-edge clock riscv_jtag_tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_jtag_tck rise@0.000ns - riscv_jtag_tck rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.186ns (34.578%)  route 0.352ns (65.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.702    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.728 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.613     2.341    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/tck
    SLICE_X3Y28          FDRE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     2.482 r  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg/Q
                         net (fo=3, routed)           0.113     2.595    soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstack_reg_n_0
    SLICE_X2Y28          LUT3 (Prop_lut3_I1_O)        0.045     2.640 f  soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/soc_cpu_wrap_0_19_LUT3_4/O
                         net (fo=356, routed)         0.239     2.879    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[30]_1
    SLICE_X4Y29          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_jtag_tck rise edge)
                                                      0.000     0.000 r  
    W14                                               0.000     0.000 r  riscv_jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    riscv_jtag_tck
    W14                  IBUF (Prop_ibuf_I_O)         0.503     0.503 r  riscv_jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.424     1.927    riscv_jtag_tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.956 r  riscv_jtag_tck_IBUF_BUFG_inst/O
                         net (fo=613, routed)         0.881     2.837    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tck
    SLICE_X4Y29          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[7]/C
                         clock pessimism             -0.461     2.376    
    SLICE_X4Y29          FDCE (Remov_fdce_C_CLR)     -0.067     2.309    soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.570    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  riscv_rmii_refclk
  To Clock:  riscv_rmii_refclk

Setup :            0  Failing Endpoints,  Worst Slack       15.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.729ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.307ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.609ns (15.059%)  route 3.435ns (84.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 24.583 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.738     4.949    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.456     5.405 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.601     6.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.153     6.160 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.834     8.993    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X93Y8          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.621    24.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X93Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]/C
                         clock pessimism              0.364    24.947    
                         clock uncertainty           -0.035    24.912    
    SLICE_X93Y8          FDCE (Recov_fdce_C_CLR)     -0.612    24.300    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[20]
  -------------------------------------------------------------------
                         required time                         24.300    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                 15.307    

Slack (MET) :             15.307ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.609ns (15.059%)  route 3.435ns (84.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 24.583 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.738     4.949    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.456     5.405 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.601     6.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.153     6.160 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.834     8.993    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X93Y8          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.621    24.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X93Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]/C
                         clock pessimism              0.364    24.947    
                         clock uncertainty           -0.035    24.912    
    SLICE_X93Y8          FDCE (Recov_fdce_C_CLR)     -0.612    24.300    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[21]
  -------------------------------------------------------------------
                         required time                         24.300    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                 15.307    

Slack (MET) :             15.445ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.609ns (15.593%)  route 3.297ns (84.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 24.583 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.738     4.949    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.456     5.405 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.601     6.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.153     6.160 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.695     8.855    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X93Y7          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.621    24.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X93Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]/C
                         clock pessimism              0.364    24.947    
                         clock uncertainty           -0.035    24.912    
    SLICE_X93Y7          FDCE (Recov_fdce_C_CLR)     -0.612    24.300    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]
  -------------------------------------------------------------------
                         required time                         24.300    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 15.445    

Slack (MET) :             15.445ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.609ns (15.593%)  route 3.297ns (84.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 24.583 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.738     4.949    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.456     5.405 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.601     6.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.153     6.160 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.695     8.855    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X93Y7          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.621    24.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X93Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]/C
                         clock pessimism              0.364    24.947    
                         clock uncertainty           -0.035    24.912    
    SLICE_X93Y7          FDCE (Recov_fdce_C_CLR)     -0.612    24.300    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][20]
  -------------------------------------------------------------------
                         required time                         24.300    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 15.445    

Slack (MET) :             15.445ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][21]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.609ns (15.593%)  route 3.297ns (84.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.583ns = ( 24.583 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.738     4.949    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.456     5.405 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.601     6.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.153     6.160 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.695     8.855    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X93Y7          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.621    24.583    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X93Y7          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][21]/C
                         clock pessimism              0.364    24.947    
                         clock uncertainty           -0.035    24.912    
    SLICE_X93Y7          FDCE (Recov_fdce_C_CLR)     -0.612    24.300    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][21]
  -------------------------------------------------------------------
                         required time                         24.300    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                 15.445    

Slack (MET) :             15.594ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.609ns (16.209%)  route 3.148ns (83.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.738     4.949    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.456     5.405 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.601     6.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.153     6.160 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.547     8.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X93Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.622    24.584    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X93Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]/C
                         clock pessimism              0.364    24.948    
                         clock uncertainty           -0.035    24.913    
    SLICE_X93Y6          FDCE (Recov_fdce_C_CLR)     -0.612    24.301    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.301    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 15.594    

Slack (MET) :             15.594ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][20]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.609ns (16.209%)  route 3.148ns (83.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.738     4.949    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.456     5.405 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.601     6.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.153     6.160 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.547     8.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X93Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.622    24.584    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X93Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][20]/C
                         clock pessimism              0.364    24.948    
                         clock uncertainty           -0.035    24.913    
    SLICE_X93Y6          FDCE (Recov_fdce_C_CLR)     -0.612    24.301    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][20]
  -------------------------------------------------------------------
                         required time                         24.301    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 15.594    

Slack (MET) :             15.594ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.609ns (16.209%)  route 3.148ns (83.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.584ns = ( 24.584 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.738     4.949    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.456     5.405 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.601     6.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.153     6.160 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.547     8.707    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X93Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.622    24.584    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X93Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]/C
                         clock pessimism              0.364    24.948    
                         clock uncertainty           -0.035    24.913    
    SLICE_X93Y6          FDCE (Recov_fdce_C_CLR)     -0.612    24.301    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][21]
  -------------------------------------------------------------------
                         required time                         24.301    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 15.594    

Slack (MET) :             15.687ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.609ns (16.897%)  route 2.995ns (83.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 24.524 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.738     4.949    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.456     5.405 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.601     6.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.153     6.160 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.394     8.554    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X85Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.562    24.524    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X85Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]/C
                         clock pessimism              0.364    24.888    
                         clock uncertainty           -0.035    24.853    
    SLICE_X85Y5          FDCE (Recov_fdce_C_CLR)     -0.612    24.241    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][15]
  -------------------------------------------------------------------
                         required time                         24.241    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                 15.687    

Slack (MET) :             15.687ns  (required time - arrival time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][2]/CLR
                            (recovery check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (riscv_rmii_refclk rise@20.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.609ns (16.897%)  route 2.995ns (83.103%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.524ns = ( 24.524 - 20.000 ) 
    Source Clock Delay      (SCD):    4.949ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.905     0.905 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.110    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     3.211 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.738     4.949    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.456     5.405 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.601     6.007    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.153     6.160 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         2.394     8.554    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[1][0]_0
    SLICE_X85Y5          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000    20.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.865    20.865 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.871    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    22.962 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.562    24.524    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/rmii_refclk
    SLICE_X85Y5          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][2]/C
                         clock pessimism              0.364    24.888    
                         clock uncertainty           -0.035    24.853    
    SLICE_X85Y5          FDCE (Recov_fdce_C_CLR)     -0.612    24.241    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.241    
                         arrival time                          -8.554    
  -------------------------------------------------------------------
                         slack                                 15.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[15]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.190ns (31.107%)  route 0.421ns (68.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.202     2.002    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.049     2.051 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.219     2.270    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X86Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     2.019    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X86Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[15]/C
                         clock pessimism             -0.343     1.676    
    SLICE_X86Y6          FDCE (Remov_fdce_C_CLR)     -0.135     1.541    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[16]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.190ns (31.107%)  route 0.421ns (68.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.202     2.002    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.049     2.051 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.219     2.270    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X86Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     2.019    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X86Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[16]/C
                         clock pessimism             -0.343     1.676    
    SLICE_X86Y6          FDCE (Remov_fdce_C_CLR)     -0.135     1.541    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.190ns (31.107%)  route 0.421ns (68.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.202     2.002    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.049     2.051 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.219     2.270    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X86Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     2.019    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X86Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]/C
                         clock pessimism             -0.343     1.676    
    SLICE_X86Y6          FDCE (Remov_fdce_C_CLR)     -0.135     1.541    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[30]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.190ns (31.107%)  route 0.421ns (68.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.202     2.002    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.049     2.051 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.219     2.270    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X86Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     2.019    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X86Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[30]/C
                         clock pessimism             -0.343     1.676    
    SLICE_X86Y6          FDCE (Remov_fdce_C_CLR)     -0.135     1.541    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[31]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.190ns (31.107%)  route 0.421ns (68.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.202     2.002    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.049     2.051 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.219     2.270    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X86Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     2.019    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X86Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[31]/C
                         clock pessimism             -0.343     1.676    
    SLICE_X86Y6          FDCE (Remov_fdce_C_CLR)     -0.135     1.541    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[4]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.190ns (31.107%)  route 0.421ns (68.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.202     2.002    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.049     2.051 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.219     2.270    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X86Y6          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.858     2.019    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X86Y6          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[4]/C
                         clock pessimism             -0.343     1.676    
    SLICE_X86Y6          FDCE (Remov_fdce_C_CLR)     -0.135     1.541    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.190ns (31.340%)  route 0.416ns (68.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.202     2.002    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.049     2.051 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.214     2.265    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X84Y8          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.857     2.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X84Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]/C
                         clock pessimism             -0.324     1.694    
    SLICE_X84Y8          FDCE (Remov_fdce_C_CLR)     -0.160     1.534    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/CLR
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.190ns (31.340%)  route 0.416ns (68.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.202     2.002    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.049     2.051 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.214     2.265    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/crc_reg[31]_0
    SLICE_X84Y8          FDCE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.857     2.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_refclk
    SLICE_X84Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]/C
                         clock pessimism             -0.324     1.694    
    SLICE_X84Y8          FDCE (Remov_fdce_C_CLR)     -0.160     1.534    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.190ns (31.340%)  route 0.416ns (68.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.202     2.002    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.049     2.051 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.214     2.265    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X84Y8          FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.857     2.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X84Y8          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]/C
                         clock pessimism             -0.324     1.694    
    SLICE_X84Y8          FDPE (Remov_fdpe_C_PRE)     -0.163     1.531    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
                            (rising edge-triggered cell FDCE clocked by riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[24]/PRE
                            (removal check against rising-edge clock riscv_rmii_refclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (riscv_rmii_refclk rise@0.000ns - riscv_rmii_refclk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.190ns (31.340%)  route 0.416ns (68.660%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.370     0.370 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.674     1.044    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.070 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.589     1.659    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_refclk
    SLICE_X89Y8          FDCE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y8          FDCE (Prop_fdce_C_Q)         0.141     1.800 r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg/Q
                         net (fo=4, routed)           0.202     2.002    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rmii_rstn
    SLICE_X86Y8          LUT1 (Prop_lut1_I0_O)        0.049     2.051 f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/crc[31]_i_1/O
                         net (fo=187, routed)         0.214     2.265    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[31]_0
    SLICE_X84Y8          FDPE                                         f  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock riscv_rmii_refclk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  riscv_rmii_refclk (IN)
                         net (fo=0)                   0.000     0.000    riscv_rmii_refclk
    U18                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  riscv_rmii_refclk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    riscv_rmii_refclk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.161 r  riscv_rmii_refclk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.857     2.018    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/rmii_refclk
    SLICE_X84Y8          FDPE                                         r  soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[24]/C
                         clock pessimism             -0.324     1.694    
    SLICE_X84Y8          FDPE (Remov_fdpe_C_PRE)     -0.163     1.531    soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/u_rx_mac_crc32/crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.734    





