<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>up_1553</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic29"></a><div class="CTopic TModule LSystemVerilog first">
 <div class="CTitle">up_1553</div>
 <div id="NDPrototype29" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/8/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/8/2"><span class="SHKeyword">module</span> up_1553 #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">ADDRESS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">32</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BUS_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">4</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">CLOCK_SPEED</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">100000000</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">SAMPLE_RATE</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHNumber">2000000</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">BIT_SLICE_OFFSET</div><div class="PDefaultValueSeparator" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">INVERT_DATA</div><div class="PDefaultValueSeparator" data-WideGridArea="6/4/7/5" data-NarrowGridArea="7/3/8/4" style="grid-area:6/4/7/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="6/5/7/6" data-NarrowGridArea="7/4/8/5" style="grid-area:6/5/7/6"><span class="SHNumber">0</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">SAMPLE_SELECT</div><div class="PDefaultValueSeparator" data-WideGridArea="7/4/8/5" data-NarrowGridArea="8/3/9/4" style="grid-area:7/4/8/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="7/5/8/6" data-NarrowGridArea="8/4/9/5" style="grid-area:7/5/8/6"><span class="SHNumber">0</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="7/6/8/7" data-NarrowGridArea="9/1/10/6" style="grid-area:7/6/8/7">) ( <span class="SHKeyword">input</span> clk, <span class="SHKeyword">input</span> rstn, <span class="SHKeyword">input</span> up_rreq, <span class="SHKeyword">output</span> up_rack, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] up_raddr, <span class="SHKeyword">output</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_rdata, <span class="SHKeyword">input</span> up_wreq, <span class="SHKeyword">output</span> up_wack, <span class="SHKeyword">input</span> [ADDRESS_WIDTH-<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] up_waddr, <span class="SHKeyword">input</span> [(BUS_WIDTH*<span class="SHNumber">8</span>)<span class="SHNumber">-1</span>:<span class="SHNumber">0</span>] up_wdata, <span class="SHKeyword">input</span> [<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] i_diff, <span class="SHKeyword">output</span> [<span class="SHNumber">1</span>:<span class="SHNumber">0</span>] o_diff, <span class="SHKeyword">output</span> en_o_diff, <span class="SHKeyword">output</span> irq )</div></div></div></div>
 <div class="CBody"><p>uP based 1553 communications device.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">ADDRESS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP address port.</p></td></tr><tr><td class="CDLEntry">BUS_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the uP bus data port.</p></td></tr><tr><td class="CDLEntry">CLOCK_SPEED<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>This is the aclk frequency in Hz</p></td></tr><tr><td class="CDLEntry">SAMPLE_RATE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Rate of in which to sample the 1553 bus. Must be 2 MHz or more and less than aclk. This is in Hz.&nbsp; BIT_SLICE_OFFSET- Adjust where the sample is taken from the input.</p></td></tr><tr><td class="CDLEntry">INVERT_DATA<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Invert all 1553 bits coming in and out.</p></td></tr><tr><td class="CDLEntry">SAMPLE_SELECT<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Adjust where in the array of samples to select a bit.</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk</td><td class="CDLDefinition"><p>Clock for all devices in the core</p></td></tr><tr><td class="CDLEntry">rstn</td><td class="CDLDefinition"><p>Negative reset</p></td></tr><tr><td class="CDLEntry">up_rreq</td><td class="CDLDefinition"><p>uP bus read request</p></td></tr><tr><td class="CDLEntry">up_rack</td><td class="CDLDefinition"><p>uP bus read ack</p></td></tr><tr><td class="CDLEntry">up_raddr</td><td class="CDLDefinition"><p>uP bus read address</p></td></tr><tr><td class="CDLEntry">up_rdata</td><td class="CDLDefinition"><p>uP bus read data</p></td></tr><tr><td class="CDLEntry">up_wreq</td><td class="CDLDefinition"><p>uP bus write request</p></td></tr><tr><td class="CDLEntry">up_wack</td><td class="CDLDefinition"><p>uP bus write ack</p></td></tr><tr><td class="CDLEntry">up_waddr</td><td class="CDLDefinition"><p>uP bus write address</p></td></tr><tr><td class="CDLEntry">up_wdata</td><td class="CDLDefinition"><p>uP bus write data</p></td></tr><tr><td class="CDLEntry">i_diff</td><td class="CDLDefinition"><p>Input differential signal for 1553 bus</p></td></tr><tr><td class="CDLEntry">o_diff</td><td class="CDLDefinition"><p>Output differential signal for 1553 bus</p></td></tr><tr><td class="CDLEntry">en_o_diff</td><td class="CDLDefinition"><p>Enable output of differential signal (for signal switching on 1553 module)</p></td></tr><tr><td class="CDLEntry">irq</td><td class="CDLDefinition"><p>Interrupt when data is received</p></td></tr></table></div>
</div>

<a name="FIFO_DEPTH"></a><a name="Topic31"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">FIFO_DEPTH</div>
 <div id="NDPrototype31" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> FIFO_DEPTH = <span class="SHNumber">16</span></div></div>
 <div class="CBody"><p>Depth of the fifo, matches UART LITE (xilinx), so I kept this just cause</p></div>
</div>

<a name="Register_Information"></a><a name="Topic5"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Register Information</div>
 <div class="CBody"><p>Core has 4 registers at the offsets that follow.</p><table class="CDefinitionList"><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:RX_FIFO_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,73);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RX_FIFO_REG</a></td><td class="CDLDefinition"><p>h0</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:TX_FIFO_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,75);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >TX_FIFO_REG</a></td><td class="CDLDefinition"><p>h4</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:STATUS_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,76);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >STATUS_REG</a></td><td class="CDLDefinition"><p>h8</p></td></tr><tr><td class="CDLEntry"><a href="../../index.html#SystemVerilogModule:up_1553:CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,77);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></td><td class="CDLDefinition"><p>hC</p></td></tr></table></div>
</div>

<a name="RX_FIFO_REG"></a><a name="Topic73"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">RX_FIFO_REG</div>
 <div id="NDPrototype73" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> RX_FIFO_REG = <span class="SHNumber">4'h0</span></div></div>
 <div class="CBody"><p>Defines the address offset for RX FIFO</p><div class="CImage"><a href="../../images/diagrams/reg_RX_FIFO.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_RX_FIFO.png" loading="lazy" class="KnownDimensions" width="932" height="156" style="max-width: 932px" alt="reg_RX_FIFO" /></a></div><p>Valid bits are from 23:0. Bits 23:16 are information about the data.&nbsp; Bit 15:0 are data.</p></div>
</div>

<a name="TX_FIFO_REG"></a><a name="Topic75"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">TX_FIFO_REG</div>
 <div id="NDPrototype75" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> TX_FIFO_REG = <span class="SHNumber">4'h4</span></div></div>
 <div class="CBody"><p>Defines the address offset to write the TX FIFO.</p><div class="CImage"><a href="../../images/diagrams/reg_TX_FIFO.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_TX_FIFO.png" loading="lazy" class="KnownDimensions" width="935" height="156" style="max-width: 935px" alt="reg_TX_FIFO" /></a></div><p>Valid bits are from 23:0. Bits 23:16 are information about the data.&nbsp; Bit 15:0 are data.</p></div>
</div>

<a name="STATUS_REG"></a><a name="Topic76"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">STATUS_REG</div>
 <div id="NDPrototype76" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> STATUS_REG = <span class="SHNumber">4'h8</span></div></div>
 <div class="CBody"><p>Defines the address offset to read the status bits.</p><div class="CImage"><a href="../../images/diagrams/reg_STATUS.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_STATUS.png" loading="lazy" class="KnownDimensions" width="1913" height="156" style="max-width: 1913px" alt="reg_STATUS" /></a></div></div>
</div>

<a name="Status_Register_Bits"></a><a name="Topic34"></a><div class="CTopic TRegisterBit LSystemVerilog">
 <div class="CTitle">Status Register Bits</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="rx_rdata"></a><a name="Topic35"></a>rx_rdata</td><td class="CDLDefinition"><p>7, 16</p></td></tr><tr><td class="CDLEntry"><a name="rx_rdata(2)"></a><a name="Topic36"></a>rx_rdata</td><td class="CDLDefinition"><p>6, 17</p></td></tr><tr><td class="CDLEntry"><a name="rx_rdata(3)"></a><a name="Topic51"></a>rx_rdata</td><td class="CDLDefinition"><p>5, 18</p></td></tr><tr><td class="CDLEntry"><a name="r_irq_en"></a><a name="Topic52"></a>r_irq_en</td><td class="CDLDefinition"><p>4, 1 when the IRQ is enabled by <a href="../../index.html#SystemVerilogModule:up_1553:CONTROL_REG" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,77);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >CONTROL_REG</a></p></td></tr><tr><td class="CDLEntry"><a name="tx_full"></a><a name="Topic53"></a>tx_full</td><td class="CDLDefinition"><p>3, When 1 the tx fifo is full.</p></td></tr><tr><td class="CDLEntry"><a name="tx_empty"></a><a name="Topic54"></a>tx_empty</td><td class="CDLDefinition"><p>2, When 1 the tx fifo is empty.</p></td></tr><tr><td class="CDLEntry"><a name="rx_full"></a><a name="Topic55"></a>rx_full</td><td class="CDLDefinition"><p>1, When 1 the rx fifo is full.</p></td></tr><tr><td class="CDLEntry"><a name="rx_valid"></a><a name="Topic56"></a>rx_valid</td><td class="CDLDefinition"><p>0, When 1 the rx fifo contains valid data.</p></td></tr></table></div>
</div>

<a name="CONTROL_REG"></a><a name="Topic77"></a><div class="CTopic TRegisterAddress LSystemVerilog">
 <div class="CTitle">CONTROL_REG</div>
 <div id="NDPrototype77" class="NDPrototype"><div class="PSection PPlainSection"><span class="SHKeyword">localparam</span> CONTROL_REG = <span class="SHNumber">4'hC</span></div></div>
 <div class="CBody"><p>Defines the address offset to set the control bits.</p><div class="CImage"><a href="../../images/diagrams/reg_CONTROL.png" target="_blank" class="ZoomLink"><img src="../../images/diagrams/reg_CONTROL.png" loading="lazy" class="KnownDimensions" width="1381" height="156" style="max-width: 1381px" alt="reg_CONTROL" /></a></div><p>See Also: <a href="../../index.html#SystemVerilogModule:up_1553:ENABLE_INTR_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,43);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >ENABLE_INTR_BIT</a>, <a href="../../index.html#SystemVerilogModule:up_1553:RESET_RX_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,45);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RESET_RX_BIT</a>, <a href="../../index.html#SystemVerilogModule:up_1553:RESET_TX_BIT" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,49);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >RESET_TX_BIT</a></p></div>
</div>

<a name="Control_Register_Bits"></a><a name="Topic58"></a><div class="CTopic TRegisterBit LSystemVerilog last">
 <div class="CTitle">Control Register Bits</div>
 <div class="CBody"><table class="CDefinitionList"><tr><td class="CDLEntry"><a name="ENABLE_INTR_BIT"></a><a name="Topic43"></a>ENABLE_INTR_BIT</td><td class="CDLDefinition"><p>4, Control Register offset bit for enabling the interrupt.</p></td></tr><tr><td class="CDLEntry"><a name="RESET_RX_BIT"></a><a name="Topic45"></a>RESET_RX_BIT</td><td class="CDLDefinition"><p>1, Control Register offset bit for resetting the RX FIFO.</p></td></tr><tr><td class="CDLEntry"><a name="RESET_TX_BIT"></a><a name="Topic49"></a>RESET_TX_BIT</td><td class="CDLDefinition"><p>0, Control Register offset bit for resetting the TX FIFO.</p></td></tr></table></div>
</div>

</body></html>