--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.670ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_47 (SLICE_X19Y211.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_47 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y178.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_31
    SLICE_X19Y211.BX     net (fanout=1)        1.866   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
    SLICE_X19Y211.CLK    Tdick                 0.282   u1_plasma_top/u2_ddr/u2_ddr/data_write2<47>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_47
    -------------------------------------------------  ---------------------------
    Total                                      2.392ns (0.526ns logic, 1.866ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_46 (SLICE_X19Y211.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_46 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.106ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_30 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y178.YQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_30
    SLICE_X19Y211.BY     net (fanout=1)        1.570   u1_plasma_top/u2_ddr/u2_ddr/data_write2<30>
    SLICE_X19Y211.CLK    Tdick                 0.292   u1_plasma_top/u2_ddr/u2_ddr/data_write2<47>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_46
    -------------------------------------------------  ---------------------------
    Total                                      2.106ns (0.536ns logic, 1.570ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_41 (SLICE_X19Y195.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_41 (FF)
  Requirement:          6.005ns
  Data Path Delay:      2.023ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 12.941ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 18.946ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_25 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y177.XQ     Tcko                  0.244   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_25
    SLICE_X19Y195.BX     net (fanout=1)        1.497   u1_plasma_top/u2_ddr/u2_ddr/data_write2<25>
    SLICE_X19Y195.CLK    Tdick                 0.282   u1_plasma_top/u2_ddr/u2_ddr/data_write2<41>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_41
    -------------------------------------------------  ---------------------------
    Total                                      2.023ns (0.526ns logic, 1.497ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (SLICE_X32Y224.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.268ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.899 - 0.986)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y225.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X29Y225.F4     net (fanout=6)        0.490   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X29Y225.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y224.CE     net (fanout=8)        0.360   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.418ns logic, 0.850ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.899 - 0.986)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y224.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X29Y225.F2     net (fanout=7)        0.641   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X29Y225.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y224.CE     net (fanout=8)        0.360   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.418ns logic, 1.001ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_31 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.452ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.899 - 0.986)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y224.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X29Y225.F1     net (fanout=5)        0.659   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X29Y225.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y224.CE     net (fanout=8)        0.360   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_31
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.433ns logic, 1.019ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (SLICE_X32Y224.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.268ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.899 - 0.986)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y225.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X29Y225.F4     net (fanout=6)        0.490   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X29Y225.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y224.CE     net (fanout=8)        0.360   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.418ns logic, 0.850ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.899 - 0.986)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y224.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X29Y225.F2     net (fanout=7)        0.641   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X29Y225.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y224.CE     net (fanout=8)        0.360   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.418ns logic, 1.001ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_30 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.452ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.899 - 0.986)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y224.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X29Y225.F1     net (fanout=5)        0.659   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X29Y225.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X32Y224.CE     net (fanout=8)        0.360   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X32Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<31>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_30
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.433ns logic, 1.019ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_29 (SLICE_X31Y222.CE), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_29 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.287ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (1.845 - 1.957)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y225.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X29Y225.F4     net (fanout=6)        0.490   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X29Y225.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X31Y222.CE     net (fanout=8)        0.359   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X31Y222.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.438ns logic, 0.849ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_29 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.438ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (1.845 - 1.957)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y224.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X29Y225.F2     net (fanout=7)        0.641   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X29Y225.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X31Y222.CE     net (fanout=8)        0.359   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X31Y222.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    -------------------------------------------------  ---------------------------
    Total                                      1.438ns (0.438ns logic, 1.000ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_29 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.471ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (1.845 - 1.957)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y224.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X29Y225.F1     net (fanout=5)        0.659   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X29Y225.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and00001
    SLICE_X31Y222.CE     net (fanout=8)        0.359   u1_plasma_top/u2_ddr/u2_ddr/data_read_29_and0000
    SLICE_X31Y222.CLK    Tckce       (-Th)    -0.018   u1_plasma_top/u2_ddr/u2_ddr/data_read<29>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_29
    -------------------------------------------------  ---------------------------
    Total                                      1.471ns (0.453ns logic, 1.018ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X29Y232.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<2>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR
  Location pin: SLICE_X29Y232.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<3>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_3/SR
  Location pin: SLICE_X27Y232.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 119405450 paths analyzed, 4987 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.993ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAMB16_X3Y16.WEA0), 950862 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.902ns (Levels of Logic = 14)
  Clock Path Skew:      -0.091ns (1.649 - 1.740)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.YQ      Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1
    SLICE_X41Y88.G1      net (fanout=3)        1.257   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1
    SLICE_X41Y88.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<10>11_2
    SLICE_X73Y104.BX     net (fanout=14)       1.993   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<10>11_1
    SLICE_X73Y104.XMUX   Tbxx                  0.435   N419
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000_SW0
    SLICE_X74Y99.G3      net (fanout=1)        0.553   N419
    SLICE_X74Y99.Y       Tilo                  0.166   N1885
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000
    SLICE_X77Y100.G2     net (fanout=5)        0.667   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000
    SLICE_X77Y100.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or00181
    SLICE_X77Y100.F3     net (fanout=5)        0.204   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0018
    SLICE_X77Y100.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
    SLICE_X16Y89.G4      net (fanout=6)        2.608   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
    SLICE_X16Y89.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0006
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004
    SLICE_X34Y88.G2      net (fanout=10)       1.369   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004
    SLICE_X34Y88.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>292
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008
    SLICE_X19Y119.F1     net (fanout=8)        1.540   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008
    SLICE_X19Y119.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>357
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>357
    SLICE_X29Y123.F2     net (fanout=3)        0.865   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>357
    SLICE_X29Y123.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>400
    SLICE_X35Y190.F3     net (fanout=13)       4.510   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
    SLICE_X35Y190.X      Tilo                  0.165   N1292
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1
    SLICE_X28Y206.F1     net (fanout=2)        0.916   N1292
    SLICE_X28Y206.X      Tilo                  0.166   N688
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>124_SW0
    SLICE_X11Y197.F4     net (fanout=1)        1.157   N688
    SLICE_X11Y197.X      Tilo                  0.165   N1332
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2
    SLICE_X24Y151.G3     net (fanout=1)        1.931   N1332
    SLICE_X24Y151.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7
    SLICE_X24Y150.G2     net (fanout=2)        0.295   N1011
    SLICE_X24Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>2
    RAMB16_X3Y16.WEA0    net (fanout=4)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X3Y16.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.902ns (3.543ns logic, 21.359ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.701ns (Levels of Logic = 12)
  Clock Path Skew:      -0.285ns (0.758 - 1.043)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y128.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD<20>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20
    SLICE_X35Y80.G3      net (fanout=10)       3.589   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD<20>
    SLICE_X35Y80.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>121
    SLICE_X48Y54.F3      net (fanout=2)        1.972   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd25
    SLICE_X48Y54.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>101
    SLICE_X57Y55.F4      net (fanout=2)        0.670   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
    SLICE_X57Y55.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>91
    SLICE_X49Y54.F1      net (fanout=2)        1.065   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
    SLICE_X49Y54.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>13
    SLICE_X62Y80.G3      net (fanout=2)        1.676   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
    SLICE_X62Y80.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/c_bus<10>52
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.G4     net (fanout=1)        1.251   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.Y      Tilo                  0.166   N841
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.F3     net (fanout=5)        1.248   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>400
    SLICE_X35Y190.F3     net (fanout=13)       4.510   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
    SLICE_X35Y190.X      Tilo                  0.165   N1292
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1
    SLICE_X28Y206.F1     net (fanout=2)        0.916   N1292
    SLICE_X28Y206.X      Tilo                  0.166   N688
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>124_SW0
    SLICE_X11Y197.F4     net (fanout=1)        1.157   N688
    SLICE_X11Y197.X      Tilo                  0.165   N1332
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2
    SLICE_X24Y151.G3     net (fanout=1)        1.931   N1332
    SLICE_X24Y151.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7
    SLICE_X24Y150.G2     net (fanout=2)        0.295   N1011
    SLICE_X24Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>2
    RAMB16_X3Y16.WEA0    net (fanout=4)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X3Y16.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.701ns (2.927ns logic, 21.774ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.971ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y119.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0
    SLICE_X35Y80.G2      net (fanout=92)       3.843   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD<0>
    SLICE_X35Y80.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>121
    SLICE_X48Y54.F3      net (fanout=2)        1.972   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd25
    SLICE_X48Y54.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>101
    SLICE_X57Y55.F4      net (fanout=2)        0.670   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
    SLICE_X57Y55.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>91
    SLICE_X49Y54.F1      net (fanout=2)        1.065   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
    SLICE_X49Y54.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>13
    SLICE_X62Y80.G3      net (fanout=2)        1.676   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
    SLICE_X62Y80.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/c_bus<10>52
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.G4     net (fanout=1)        1.251   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.Y      Tilo                  0.166   N841
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.F3     net (fanout=5)        1.248   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>400
    SLICE_X35Y190.F3     net (fanout=13)       4.510   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
    SLICE_X35Y190.X      Tilo                  0.165   N1292
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1
    SLICE_X28Y206.F1     net (fanout=2)        0.916   N1292
    SLICE_X28Y206.X      Tilo                  0.166   N688
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>124_SW0
    SLICE_X11Y197.F4     net (fanout=1)        1.157   N688
    SLICE_X11Y197.X      Tilo                  0.165   N1332
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2
    SLICE_X24Y151.G3     net (fanout=1)        1.931   N1332
    SLICE_X24Y151.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7
    SLICE_X24Y150.G2     net (fanout=2)        0.295   N1011
    SLICE_X24Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>2
    RAMB16_X3Y16.WEA0    net (fanout=4)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X3Y16.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.971ns (2.943ns logic, 22.028ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAMB16_X3Y16.WEA1), 950862 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.902ns (Levels of Logic = 14)
  Clock Path Skew:      -0.091ns (1.649 - 1.740)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.YQ      Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1
    SLICE_X41Y88.G1      net (fanout=3)        1.257   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1
    SLICE_X41Y88.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<10>11_2
    SLICE_X73Y104.BX     net (fanout=14)       1.993   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<10>11_1
    SLICE_X73Y104.XMUX   Tbxx                  0.435   N419
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000_SW0
    SLICE_X74Y99.G3      net (fanout=1)        0.553   N419
    SLICE_X74Y99.Y       Tilo                  0.166   N1885
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000
    SLICE_X77Y100.G2     net (fanout=5)        0.667   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000
    SLICE_X77Y100.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or00181
    SLICE_X77Y100.F3     net (fanout=5)        0.204   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0018
    SLICE_X77Y100.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
    SLICE_X16Y89.G4      net (fanout=6)        2.608   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
    SLICE_X16Y89.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0006
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004
    SLICE_X34Y88.G2      net (fanout=10)       1.369   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004
    SLICE_X34Y88.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>292
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008
    SLICE_X19Y119.F1     net (fanout=8)        1.540   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008
    SLICE_X19Y119.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>357
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>357
    SLICE_X29Y123.F2     net (fanout=3)        0.865   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>357
    SLICE_X29Y123.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>400
    SLICE_X35Y190.F3     net (fanout=13)       4.510   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
    SLICE_X35Y190.X      Tilo                  0.165   N1292
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1
    SLICE_X28Y206.F1     net (fanout=2)        0.916   N1292
    SLICE_X28Y206.X      Tilo                  0.166   N688
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>124_SW0
    SLICE_X11Y197.F4     net (fanout=1)        1.157   N688
    SLICE_X11Y197.X      Tilo                  0.165   N1332
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2
    SLICE_X24Y151.G3     net (fanout=1)        1.931   N1332
    SLICE_X24Y151.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7
    SLICE_X24Y150.G2     net (fanout=2)        0.295   N1011
    SLICE_X24Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>2
    RAMB16_X3Y16.WEA1    net (fanout=4)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X3Y16.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.902ns (3.543ns logic, 21.359ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.701ns (Levels of Logic = 12)
  Clock Path Skew:      -0.285ns (0.758 - 1.043)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y128.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD<20>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20
    SLICE_X35Y80.G3      net (fanout=10)       3.589   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD<20>
    SLICE_X35Y80.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>121
    SLICE_X48Y54.F3      net (fanout=2)        1.972   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd25
    SLICE_X48Y54.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>101
    SLICE_X57Y55.F4      net (fanout=2)        0.670   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
    SLICE_X57Y55.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>91
    SLICE_X49Y54.F1      net (fanout=2)        1.065   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
    SLICE_X49Y54.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>13
    SLICE_X62Y80.G3      net (fanout=2)        1.676   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
    SLICE_X62Y80.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/c_bus<10>52
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.G4     net (fanout=1)        1.251   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.Y      Tilo                  0.166   N841
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.F3     net (fanout=5)        1.248   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>400
    SLICE_X35Y190.F3     net (fanout=13)       4.510   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
    SLICE_X35Y190.X      Tilo                  0.165   N1292
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1
    SLICE_X28Y206.F1     net (fanout=2)        0.916   N1292
    SLICE_X28Y206.X      Tilo                  0.166   N688
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>124_SW0
    SLICE_X11Y197.F4     net (fanout=1)        1.157   N688
    SLICE_X11Y197.X      Tilo                  0.165   N1332
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2
    SLICE_X24Y151.G3     net (fanout=1)        1.931   N1332
    SLICE_X24Y151.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7
    SLICE_X24Y150.G2     net (fanout=2)        0.295   N1011
    SLICE_X24Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>2
    RAMB16_X3Y16.WEA1    net (fanout=4)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X3Y16.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.701ns (2.927ns logic, 21.774ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.971ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y119.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0
    SLICE_X35Y80.G2      net (fanout=92)       3.843   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD<0>
    SLICE_X35Y80.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>121
    SLICE_X48Y54.F3      net (fanout=2)        1.972   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd25
    SLICE_X48Y54.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>101
    SLICE_X57Y55.F4      net (fanout=2)        0.670   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
    SLICE_X57Y55.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>91
    SLICE_X49Y54.F1      net (fanout=2)        1.065   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
    SLICE_X49Y54.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>13
    SLICE_X62Y80.G3      net (fanout=2)        1.676   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
    SLICE_X62Y80.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/c_bus<10>52
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.G4     net (fanout=1)        1.251   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.Y      Tilo                  0.166   N841
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.F3     net (fanout=5)        1.248   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>400
    SLICE_X35Y190.F3     net (fanout=13)       4.510   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
    SLICE_X35Y190.X      Tilo                  0.165   N1292
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1
    SLICE_X28Y206.F1     net (fanout=2)        0.916   N1292
    SLICE_X28Y206.X      Tilo                  0.166   N688
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>124_SW0
    SLICE_X11Y197.F4     net (fanout=1)        1.157   N688
    SLICE_X11Y197.X      Tilo                  0.165   N1332
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2
    SLICE_X24Y151.G3     net (fanout=1)        1.931   N1332
    SLICE_X24Y151.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7
    SLICE_X24Y150.G2     net (fanout=2)        0.295   N1011
    SLICE_X24Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>2
    RAMB16_X3Y16.WEA1    net (fanout=4)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X3Y16.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.971ns (2.943ns logic, 22.028ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAMB16_X3Y16.WEA2), 950862 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.902ns (Levels of Logic = 14)
  Clock Path Skew:      -0.091ns (1.649 - 1.740)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y97.YQ      Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1
    SLICE_X41Y88.G1      net (fanout=3)        1.257   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/alu_funcD_3_1
    SLICE_X41Y88.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<14>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<10>11_2
    SLICE_X73Y104.BX     net (fanout=14)       1.993   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<10>11_1
    SLICE_X73Y104.XMUX   Tbxx                  0.435   N419
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000_SW0
    SLICE_X74Y99.G3      net (fanout=1)        0.553   N419
    SLICE_X74Y99.Y       Tilo                  0.166   N1885
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000
    SLICE_X77Y100.G2     net (fanout=5)        0.667   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0000
    SLICE_X77Y100.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or00181
    SLICE_X77Y100.F3     net (fanout=5)        0.204   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0018
    SLICE_X77Y100.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
    SLICE_X16Y89.G4      net (fanout=6)        2.608   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0002
    SLICE_X16Y89.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0006
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004
    SLICE_X34Y88.G2      net (fanout=10)       1.369   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0004
    SLICE_X34Y88.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>292
                                                       u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008
    SLICE_X19Y119.F1     net (fanout=8)        1.540   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/carry_in_or0008
    SLICE_X19Y119.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>357
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>357
    SLICE_X29Y123.F2     net (fanout=3)        0.865   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>357
    SLICE_X29Y123.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>400
    SLICE_X35Y190.F3     net (fanout=13)       4.510   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
    SLICE_X35Y190.X      Tilo                  0.165   N1292
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1
    SLICE_X28Y206.F1     net (fanout=2)        0.916   N1292
    SLICE_X28Y206.X      Tilo                  0.166   N688
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>124_SW0
    SLICE_X11Y197.F4     net (fanout=1)        1.157   N688
    SLICE_X11Y197.X      Tilo                  0.165   N1332
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2
    SLICE_X24Y151.G3     net (fanout=1)        1.931   N1332
    SLICE_X24Y151.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7
    SLICE_X24Y150.G2     net (fanout=2)        0.295   N1011
    SLICE_X24Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>2
    RAMB16_X3Y16.WEA2    net (fanout=4)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X3Y16.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.902ns (3.543ns logic, 21.359ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.701ns (Levels of Logic = 12)
  Clock Path Skew:      -0.285ns (0.758 - 1.043)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y128.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD<20>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_20
    SLICE_X35Y80.G3      net (fanout=10)       3.589   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD<20>
    SLICE_X35Y80.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>121
    SLICE_X48Y54.F3      net (fanout=2)        1.972   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd25
    SLICE_X48Y54.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>101
    SLICE_X57Y55.F4      net (fanout=2)        0.670   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
    SLICE_X57Y55.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>91
    SLICE_X49Y54.F1      net (fanout=2)        1.065   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
    SLICE_X49Y54.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>13
    SLICE_X62Y80.G3      net (fanout=2)        1.676   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
    SLICE_X62Y80.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/c_bus<10>52
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.G4     net (fanout=1)        1.251   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.Y      Tilo                  0.166   N841
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.F3     net (fanout=5)        1.248   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>400
    SLICE_X35Y190.F3     net (fanout=13)       4.510   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
    SLICE_X35Y190.X      Tilo                  0.165   N1292
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1
    SLICE_X28Y206.F1     net (fanout=2)        0.916   N1292
    SLICE_X28Y206.X      Tilo                  0.166   N688
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>124_SW0
    SLICE_X11Y197.F4     net (fanout=1)        1.157   N688
    SLICE_X11Y197.X      Tilo                  0.165   N1332
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2
    SLICE_X24Y151.G3     net (fanout=1)        1.931   N1332
    SLICE_X24Y151.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7
    SLICE_X24Y150.G2     net (fanout=2)        0.295   N1011
    SLICE_X24Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>2
    RAMB16_X3Y16.WEA2    net (fanout=4)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X3Y16.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.701ns (2.927ns logic, 21.774ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0 (FF)
  Destination:          u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1 (RAM)
  Requirement:          25.263ns
  Data Path Delay:      24.971ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0 to u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y119.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD<1>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD_0
    SLICE_X35Y80.G2      net (fanout=92)       3.843   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/a_busD<0>
    SLICE_X35Y80.Y       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<21>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>121
    SLICE_X48Y54.F3      net (fanout=2)        1.972   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd25
    SLICE_X48Y54.X       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>101
    SLICE_X57Y55.F4      net (fanout=2)        0.670   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd21
    SLICE_X57Y55.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>91
    SLICE_X49Y54.F1      net (fanout=2)        1.065   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd6
    SLICE_X49Y54.X       Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
                                                       u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>13
    SLICE_X62Y80.G3      net (fanout=2)        1.676   u1_plasma_top/u1_plasma/u1_cpu/u7_shifter/c_shift<0>_bdd0
    SLICE_X62Y80.Y       Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/c_bus<10>52
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.G4     net (fanout=1)        1.251   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>191
    SLICE_X52Y122.Y      Tilo                  0.166   N841
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.F3     net (fanout=5)        1.248   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>201
    SLICE_X29Y123.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
                                                       u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>400
    SLICE_X35Y190.F3     net (fanout=13)       4.510   u1_plasma_top/u1_plasma/u1_cpu/c_bus<0>
    SLICE_X35Y190.X      Tilo                  0.165   N1292
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next_cmp_eq00001_SW1
    SLICE_X28Y206.F1     net (fanout=2)        0.916   N1292
    SLICE_X28Y206.X      Tilo                  0.166   N688
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>124_SW0
    SLICE_X11Y197.F4     net (fanout=1)        1.157   N688
    SLICE_X11Y197.X      Tilo                  0.165   N1332
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0_SW2
    SLICE_X24Y151.G3     net (fanout=1)        1.931   N1332
    SLICE_X24Y151.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<1>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203_SW7
    SLICE_X24Y150.G2     net (fanout=2)        0.295   N1011
    SLICE_X24Y150.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>2
    RAMB16_X3Y16.WEA2    net (fanout=4)        1.494   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_we<0>
    RAMB16_X3Y16.CLKA    Trcck_WEA             0.650   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
                                                       u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1
    -------------------------------------------------  ---------------------------
    Total                                     24.971ns (2.943ns logic, 22.028ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3 (SLICE_X48Y194.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_write_reg_4 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_write_reg_4 to u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y194.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<5>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_4
    SLICE_X48Y194.F4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<4>
    SLICE_X48Y194.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<3>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_mux0000<3>1
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.148ns logic, 0.262ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4 (SLICE_X76Y182.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13 to u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y183.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<13>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13
    SLICE_X76Y182.G4     net (fanout=1)        0.272   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<13>
    SLICE_X76Y182.CLK    Tckg        (-Th)     0.121   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<5>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4_mux00001
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.147ns logic, 0.272ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_write_reg_0 (SLICE_X61Y194.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_write_reg_1 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_write_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_write_reg_1 to u1_plasma_top/u1_plasma/u3_uart/data_write_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y194.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<1>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_1
    SLICE_X61Y194.G4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<1>
    SLICE_X61Y194.CLK    Tckg        (-Th)     0.106   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<1>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_mux0000<0>1
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.162ns logic, 0.262ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA
  Location pin: RAMB16_X3Y16.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA
  Location pin: RAMB16_X3Y17.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X3Y21.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|      9.893ns|            0|            0|            0|    119405567|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|      5.670ns|     12.497ns|            0|            0|          117|    119405450|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     24.993ns|          N/A|            0|            0|    119405450|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.459|         |    5.958|    2.696|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 119405567 paths, 0 nets, and 15977 connections

Design statistics:
   Minimum period:  24.993ns{1}   (Maximum frequency:  40.011MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 31 17:55:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 628 MB



