Running: D:\BUAA\software\ISE\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/shael/CO/P7/FlowCpu/mips_txt_isim_beh.exe -prj C:/Users/shael/CO/P7/FlowCpu/mips_txt_beh.prj mips_txt work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/Control.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/Stall.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/M_CP0.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/M_BE.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/MEM_WB_REG.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/IF_ID_REG.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/ID_EX_REG.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/F_PC.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/Forward.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/E_MDU.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/E_ALU.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/EX_MEM_REG.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/D_NPC.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/D_GRF.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/D_EXT.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/D_CMP.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/TC.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/DataPath.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/Bridge.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/mips.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P7/FlowCpu/mips_txt.v" into library work
Analyzing Verilog file "D:/BUAA/software/ISE/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/shael/CO/P7/FlowCpu/DataPath.v" Line 306: Port RegWrite is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/shael/CO/P7/FlowCpu/DataPath.v" Line 352: Port PC4 is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/shael/CO/P7/FlowCpu/DataPath.v" Line 403: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/shael/CO/P7/FlowCpu/DataPath.v" Line 479: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/shael/CO/P7/FlowCpu/DataPath.v" Line 591: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/shael/CO/P7/FlowCpu/Stall.v" Line 32: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/shael/CO/P7/FlowCpu/Stall.v" Line 58: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/shael/CO/P7/FlowCpu/Stall.v" Line 82: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/shael/CO/P7/FlowCpu/Forward.v" Line 31: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/shael/CO/P7/FlowCpu/Forward.v" Line 36: Port ExtendSign is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/shael/CO/P7/FlowCpu/Forward.v" Line 45: Port ExtendSign is not connected to this instance
Completed static elaboration
Compiling module F_PC
Compiling module IF_ID_REG
Compiling module Control
Compiling module D_GRF
Compiling module D_CMP
Compiling module D_NPC
Compiling module D_EXT
Compiling module ID_EX_REG
Compiling module E_ALU
Compiling module E_MDU
Compiling module EX_MEM_REG
Compiling module M_CP0
Compiling module M_BE
Compiling module MEM_WB_REG
Compiling module Stall
Compiling module Forward
Compiling module DataPath
Compiling module Bridge
Compiling module TC
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 22 Verilog Units
Built simulation executable C:/Users/shael/CO/P7/FlowCpu/mips_txt_isim_beh.exe
Fuse Memory Usage: 35444 KB
Fuse CPU Usage: 280 ms
