LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY counter8bit IS
	PORT(SIGNAL x1,x2 : IN	STD_LOGIC;
		  SIGNAL f	   : OUT STD_LOGIC);
END counter8bit;

ARCHITECTURE LogicFunction OF counter8bit IS
BEGIN
	f <= (x1 nand x2);
END LogicFunction;	
