<stg><name>cyclicPrefixRemoval</name>


<trans_list>

<trans id="30" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="31" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="32" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="34" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="64">
<![CDATA[
entry:0 %last_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="last_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %x_real = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %x_imag = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:10 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:11 %call_ln0 = call void @cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1, i64 %inpstream, i32 %x_real, i32 %x_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="13" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:11 %call_ln0 = call void @cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1, i64 %inpstream, i32 %x_real, i32 %x_imag

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:12 %empty_12 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="15" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:13 %empty_13 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="16" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:14 %call_ln0 = call void @cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2, i32 %x_real, i32 %x_imag, i64 %oupstream, i1 %last_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="17" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:14 %call_ln0 = call void @cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2, i32 %x_real, i32 %x_imag, i64 %oupstream, i1 %last_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="18" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln4"/></StgValue>
</operation>

<operation id="19" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inpstream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inpstream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %oupstream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %oupstream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %z, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %z

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
entry:15 %last_loc_load = load i1 %last_loc

]]></Node>
<StgValue><ssdm name="last_loc_load"/></StgValue>
</operation>

<operation id="26" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:16 %empty_14 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="27" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="1">
<![CDATA[
entry:17 %zext_ln31 = zext i1 %last_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="28" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
entry:18 %write_ln31 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %z, i8 %zext_ln31

]]></Node>
<StgValue><ssdm name="write_ln31"/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0">
<![CDATA[
entry:19 %ret_ln32 = ret

]]></Node>
<StgValue><ssdm name="ret_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="inpstream" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inpstream"/></StgValue>
</port>
<port id="37" name="oupstream" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="oupstream"/></StgValue>
</port>
<port id="38" name="z" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="z"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="last_loc" fromId="39" toId="8">
</dataflow>
<dataflow id="41" from="StgValue_39" to="x_real" fromId="39" toId="9">
</dataflow>
<dataflow id="42" from="StgValue_39" to="x_imag" fromId="39" toId="10">
</dataflow>
<dataflow id="44" from="_ssdm_op_Wait" to="empty" fromId="43" toId="11">
</dataflow>
<dataflow id="46" from="cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1" to="call_ln0" fromId="45" toId="12">
</dataflow>
<dataflow id="47" from="inpstream" to="call_ln0" fromId="36" toId="12">
</dataflow>
<dataflow id="48" from="x_real" to="call_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="49" from="x_imag" to="call_ln0" fromId="10" toId="12">
</dataflow>
<dataflow id="50" from="cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1" to="call_ln0" fromId="45" toId="13">
</dataflow>
<dataflow id="51" from="inpstream" to="call_ln0" fromId="36" toId="13">
</dataflow>
<dataflow id="52" from="x_real" to="call_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="53" from="x_imag" to="call_ln0" fromId="10" toId="13">
</dataflow>
<dataflow id="54" from="_ssdm_op_Wait" to="empty_12" fromId="43" toId="14">
</dataflow>
<dataflow id="55" from="_ssdm_op_Wait" to="empty_13" fromId="43" toId="15">
</dataflow>
<dataflow id="57" from="cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2" to="call_ln0" fromId="56" toId="16">
</dataflow>
<dataflow id="58" from="x_real" to="call_ln0" fromId="9" toId="16">
</dataflow>
<dataflow id="59" from="x_imag" to="call_ln0" fromId="10" toId="16">
</dataflow>
<dataflow id="60" from="oupstream" to="call_ln0" fromId="37" toId="16">
</dataflow>
<dataflow id="61" from="last_loc" to="call_ln0" fromId="8" toId="16">
</dataflow>
<dataflow id="62" from="cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2" to="call_ln0" fromId="56" toId="17">
</dataflow>
<dataflow id="63" from="x_real" to="call_ln0" fromId="9" toId="17">
</dataflow>
<dataflow id="64" from="x_imag" to="call_ln0" fromId="10" toId="17">
</dataflow>
<dataflow id="65" from="oupstream" to="call_ln0" fromId="37" toId="17">
</dataflow>
<dataflow id="66" from="last_loc" to="call_ln0" fromId="8" toId="17">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln4" fromId="67" toId="18">
</dataflow>
<dataflow id="70" from="empty_2" to="spectopmodule_ln4" fromId="69" toId="18">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="19">
</dataflow>
<dataflow id="73" from="inpstream" to="specinterface_ln0" fromId="36" toId="19">
</dataflow>
<dataflow id="75" from="empty" to="specinterface_ln0" fromId="74" toId="19">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="19">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="19">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="79" toId="19">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="19">
</dataflow>
<dataflow id="83" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="19">
</dataflow>
<dataflow id="85" from="empty_1" to="specinterface_ln0" fromId="84" toId="19">
</dataflow>
<dataflow id="86" from="empty_1" to="specinterface_ln0" fromId="84" toId="19">
</dataflow>
<dataflow id="87" from="empty_1" to="specinterface_ln0" fromId="84" toId="19">
</dataflow>
<dataflow id="88" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="19">
</dataflow>
<dataflow id="89" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="19">
</dataflow>
<dataflow id="90" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="19">
</dataflow>
<dataflow id="91" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="19">
</dataflow>
<dataflow id="92" from="empty_1" to="specinterface_ln0" fromId="84" toId="19">
</dataflow>
<dataflow id="93" from="empty_1" to="specinterface_ln0" fromId="84" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="19">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="20">
</dataflow>
<dataflow id="99" from="inpstream" to="specbitsmap_ln0" fromId="36" toId="20">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="21">
</dataflow>
<dataflow id="101" from="oupstream" to="specinterface_ln0" fromId="37" toId="21">
</dataflow>
<dataflow id="102" from="empty" to="specinterface_ln0" fromId="74" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="21">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="79" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="21">
</dataflow>
<dataflow id="107" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="21">
</dataflow>
<dataflow id="108" from="empty_1" to="specinterface_ln0" fromId="84" toId="21">
</dataflow>
<dataflow id="109" from="empty_1" to="specinterface_ln0" fromId="84" toId="21">
</dataflow>
<dataflow id="110" from="empty_1" to="specinterface_ln0" fromId="84" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="21">
</dataflow>
<dataflow id="112" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="21">
</dataflow>
<dataflow id="114" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="21">
</dataflow>
<dataflow id="115" from="empty_1" to="specinterface_ln0" fromId="84" toId="21">
</dataflow>
<dataflow id="116" from="empty_1" to="specinterface_ln0" fromId="84" toId="21">
</dataflow>
<dataflow id="117" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="21">
</dataflow>
<dataflow id="118" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="21">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="22">
</dataflow>
<dataflow id="120" from="oupstream" to="specbitsmap_ln0" fromId="37" toId="22">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="23">
</dataflow>
<dataflow id="122" from="z" to="specinterface_ln0" fromId="38" toId="23">
</dataflow>
<dataflow id="123" from="empty" to="specinterface_ln0" fromId="74" toId="23">
</dataflow>
<dataflow id="124" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="23">
</dataflow>
<dataflow id="125" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="23">
</dataflow>
<dataflow id="126" from="empty_1" to="specinterface_ln0" fromId="84" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="23">
</dataflow>
<dataflow id="128" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="23">
</dataflow>
<dataflow id="129" from="empty_1" to="specinterface_ln0" fromId="84" toId="23">
</dataflow>
<dataflow id="130" from="empty_1" to="specinterface_ln0" fromId="84" toId="23">
</dataflow>
<dataflow id="131" from="empty_1" to="specinterface_ln0" fromId="84" toId="23">
</dataflow>
<dataflow id="132" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="23">
</dataflow>
<dataflow id="133" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="23">
</dataflow>
<dataflow id="134" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="23">
</dataflow>
<dataflow id="135" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="23">
</dataflow>
<dataflow id="136" from="empty_1" to="specinterface_ln0" fromId="84" toId="23">
</dataflow>
<dataflow id="137" from="empty_1" to="specinterface_ln0" fromId="84" toId="23">
</dataflow>
<dataflow id="138" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="23">
</dataflow>
<dataflow id="139" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="23">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="97" toId="24">
</dataflow>
<dataflow id="141" from="z" to="specbitsmap_ln0" fromId="38" toId="24">
</dataflow>
<dataflow id="142" from="last_loc" to="last_loc_load" fromId="8" toId="25">
</dataflow>
<dataflow id="143" from="_ssdm_op_Wait" to="empty_14" fromId="43" toId="26">
</dataflow>
<dataflow id="144" from="last_loc_load" to="zext_ln31" fromId="25" toId="27">
</dataflow>
<dataflow id="146" from="_ssdm_op_Write.axis.volatile.i8P128A" to="write_ln31" fromId="145" toId="28">
</dataflow>
<dataflow id="147" from="z" to="write_ln31" fromId="38" toId="28">
</dataflow>
<dataflow id="148" from="zext_ln31" to="write_ln31" fromId="27" toId="28">
</dataflow>
</dataflows>


</stg>
