|de0_lite
ADC_CLK_10 => ~NO_FANOUT~
MAX10_CLK1_50 => mips:log.clk
MAX10_CLK2_50 => ~NO_FANOUT~
DRAM_ADDR[0] << DRAM_ADDR[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] << DRAM_ADDR[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] << DRAM_ADDR[2].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] << DRAM_ADDR[3].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] << DRAM_ADDR[4].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] << DRAM_ADDR[5].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] << DRAM_ADDR[6].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] << DRAM_ADDR[7].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] << DRAM_ADDR[8].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] << DRAM_ADDR[9].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] << DRAM_ADDR[10].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] << DRAM_ADDR[11].DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] << DRAM_ADDR[12].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] << DRAM_BA[0].DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] << DRAM_BA[1].DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N << DRAM_CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE << DRAM_CKE.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK << DRAM_CLK.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N << DRAM_CS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM << DRAM_LDQM.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N << DRAM_RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_UDQM << DRAM_UDQM.DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N << DRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] << HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] << HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] << HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] << HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] << HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] << HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] << HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[7] << <VCC>
HEX1[0] << HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[1] << HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[2] << HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[3] << <VCC>
HEX1[4] << HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[5] << HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[6] << HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX1[7] << <VCC>
HEX2[0] << HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[1] << HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[2] << HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[3] << HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[4] << HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[5] << HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[6] << HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX2[7] << <VCC>
HEX3[0] << HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[1] << HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[2] << HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[3] << HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[4] << HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[5] << HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[6] << HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX3[7] << <VCC>
HEX4[0] << HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] << HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] << HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] << HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] << HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] << HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[6] << HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[7] << <VCC>
HEX5[0] << HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[1] << HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[2] << Equal0.DB_MAX_OUTPUT_PORT_TYPE
HEX5[3] << HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[4] << HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[5] << HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[6] << HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX5[7] << <VCC>
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
LEDR[0] << mips:log.LED_out[0]
LEDR[1] << mips:log.LED_out[1]
LEDR[2] << mips:log.LED_out[2]
LEDR[3] << mips:log.LED_out[3]
LEDR[4] << mips:log.LED_out[4]
LEDR[5] << mips:log.LED_out[5]
LEDR[6] << mips:log.LED_out[6]
LEDR[7] << mips:log.LED_out[7]
LEDR[8] << mips:log.LED_out[8]
LEDR[9] << mips:log.LED_out[9]
SW[0] => mips:log.SW_in[0]
SW[1] => mips:log.SW_in[1]
SW[2] => mips:log.SW_in[2]
SW[3] => mips:log.SW_in[3]
SW[4] => mips:log.SW_in[4]
SW[5] => mips:log.SW_in[5]
SW[6] => mips:log.SW_in[6]
SW[7] => mips:log.SW_in[7]
SW[8] => mips:log.SW_in[8]
SW[9] => mips:log.rst
VGA_B[0] << VGA_B[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] << VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] << VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] << VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] << VGA_G[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] << VGA_G[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] << VGA_G[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] << VGA_G[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS << VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] << VGA_R[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] << VGA_R[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] << VGA_R[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] << VGA_R[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_VS << VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_CS_N << GSENSOR_CS_N.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_INT[1] => ~NO_FANOUT~
GSENSOR_INT[2] => ~NO_FANOUT~
GSENSOR_SCLK << comb.DB_MAX_OUTPUT_PORT_TYPE
GSENSOR_SDI <> <UNC>
GSENSOR_SDO <> <UNC>
ARDUINO_IO[0] <> <UNC>
ARDUINO_IO[1] <> <UNC>
ARDUINO_IO[2] <> <UNC>
ARDUINO_IO[3] <> <UNC>
ARDUINO_IO[4] <> <UNC>
ARDUINO_IO[5] <> <UNC>
ARDUINO_IO[6] <> <UNC>
ARDUINO_IO[7] <> <UNC>
ARDUINO_IO[8] <> <UNC>
ARDUINO_IO[9] <> <UNC>
ARDUINO_IO[10] <> <UNC>
ARDUINO_IO[11] <> <UNC>
ARDUINO_IO[12] <> <UNC>
ARDUINO_IO[13] <> <UNC>
ARDUINO_IO[14] <> <UNC>
ARDUINO_IO[15] <> <UNC>
ARDUINO_RESET_N <> <UNC>


|de0_lite|mips:log
clk => pc:pc_0.clk
clk => rom:rom_0.clk
clk => ir:ir_0.clk
clk => banco_reg_32_generate:br_0.clk
clk => ula:ula_0.clk
clk => fsm:machine.clk
clk => ram_mips:ram_0.clk
rst => pc:pc_0.rst
rst => ir:ir_0.clear
rst => banco_reg_32_generate:br_0.rst
rst => ula:ula_0.rst
rst => fsm:machine.rst
rst => ram_mips:ram_0.rst
m_ir_opcode[0] <= ir:ir_0.opcode[0]
m_ir_opcode[1] <= ir:ir_0.opcode[1]
m_ir_opcode[2] <= ir:ir_0.opcode[2]
m_ir_opcode[3] <= ir:ir_0.opcode[3]
m_ir_opcode[4] <= ir:ir_0.opcode[4]
m_ir_opcode[5] <= ir:ir_0.opcode[5]
m_ir_funct[0] <= ir:ir_0.funct[0]
m_ir_funct[1] <= ir:ir_0.funct[1]
m_ir_funct[2] <= ir:ir_0.funct[2]
m_ir_funct[3] <= ir:ir_0.funct[3]
m_ir_funct[4] <= ir:ir_0.funct[4]
m_ir_funct[5] <= ir:ir_0.funct[5]
m_ula_equal <= ula:ula_0.equal
m_ula_less <= ula:ula_0.less
m_pc_load <= fsm:machine.pc_load
m_pc_inc <= fsm:machine.pc_inc
m_rom_en <= fsm:machine.rom_en
m_ir_load <= fsm:machine.ir_load
m_br_p_w <= fsm:machine.br_p_w
m_ulaop[0] <= fsm:machine.ulaop[0]
m_ulaop[1] <= fsm:machine.ulaop[1]
m_ulaop[2] <= fsm:machine.ulaop[2]
m_ulaop[3] <= fsm:machine.ulaop[3]
m_ulaop[4] <= fsm:machine.ulaop[4]
m_ulaop[5] <= fsm:machine.ulaop[5]
m_mux_d_sel <= fsm:machine.mux_d_sel
m_mux_e_sel <= fsm:machine.mux_e_sel
m_mux_r_sel <= fsm:machine.mux_r_sel
m_mux_c_sel <= fsm:machine.mux_c_sel
m_mux_a_sel <= fsm:machine.mux_a_sel
m_halt_sig <= fsm:machine.halt_sig
m_outa_reg[0] <= banco_reg_32_generate:br_0.outa[0]
m_outa_reg[1] <= banco_reg_32_generate:br_0.outa[1]
m_outa_reg[2] <= banco_reg_32_generate:br_0.outa[2]
m_outa_reg[3] <= banco_reg_32_generate:br_0.outa[3]
m_outa_reg[4] <= banco_reg_32_generate:br_0.outa[4]
m_outa_reg[5] <= banco_reg_32_generate:br_0.outa[5]
m_outa_reg[6] <= banco_reg_32_generate:br_0.outa[6]
m_outa_reg[7] <= banco_reg_32_generate:br_0.outa[7]
m_outa_reg[8] <= banco_reg_32_generate:br_0.outa[8]
m_outa_reg[9] <= banco_reg_32_generate:br_0.outa[9]
m_outa_reg[10] <= banco_reg_32_generate:br_0.outa[10]
m_outa_reg[11] <= banco_reg_32_generate:br_0.outa[11]
m_outa_reg[12] <= banco_reg_32_generate:br_0.outa[12]
m_outa_reg[13] <= banco_reg_32_generate:br_0.outa[13]
m_outa_reg[14] <= banco_reg_32_generate:br_0.outa[14]
m_outa_reg[15] <= banco_reg_32_generate:br_0.outa[15]
m_outa_reg[16] <= banco_reg_32_generate:br_0.outa[16]
m_outa_reg[17] <= banco_reg_32_generate:br_0.outa[17]
m_outa_reg[18] <= banco_reg_32_generate:br_0.outa[18]
m_outa_reg[19] <= banco_reg_32_generate:br_0.outa[19]
m_outa_reg[20] <= banco_reg_32_generate:br_0.outa[20]
m_outa_reg[21] <= banco_reg_32_generate:br_0.outa[21]
m_outa_reg[22] <= banco_reg_32_generate:br_0.outa[22]
m_outa_reg[23] <= banco_reg_32_generate:br_0.outa[23]
m_outa_reg[24] <= banco_reg_32_generate:br_0.outa[24]
m_outa_reg[25] <= banco_reg_32_generate:br_0.outa[25]
m_outa_reg[26] <= banco_reg_32_generate:br_0.outa[26]
m_outa_reg[27] <= banco_reg_32_generate:br_0.outa[27]
m_outa_reg[28] <= banco_reg_32_generate:br_0.outa[28]
m_outa_reg[29] <= banco_reg_32_generate:br_0.outa[29]
m_outa_reg[30] <= banco_reg_32_generate:br_0.outa[30]
m_outa_reg[31] <= banco_reg_32_generate:br_0.outa[31]
m_out_ula[0] <= ula:ula_0.out_lsb[0]
m_out_ula[1] <= ula:ula_0.out_lsb[1]
m_out_ula[2] <= ula:ula_0.out_lsb[2]
m_out_ula[3] <= ula:ula_0.out_lsb[3]
m_out_ula[4] <= ula:ula_0.out_lsb[4]
m_out_ula[5] <= ula:ula_0.out_lsb[5]
m_out_ula[6] <= ula:ula_0.out_lsb[6]
m_out_ula[7] <= ula:ula_0.out_lsb[7]
m_out_ula[8] <= ula:ula_0.out_lsb[8]
m_out_ula[9] <= ula:ula_0.out_lsb[9]
m_out_ula[10] <= ula:ula_0.out_lsb[10]
m_out_ula[11] <= ula:ula_0.out_lsb[11]
m_out_ula[12] <= ula:ula_0.out_lsb[12]
m_out_ula[13] <= ula:ula_0.out_lsb[13]
m_out_ula[14] <= ula:ula_0.out_lsb[14]
m_out_ula[15] <= ula:ula_0.out_lsb[15]
m_out_ula[16] <= ula:ula_0.out_lsb[16]
m_out_ula[17] <= ula:ula_0.out_lsb[17]
m_out_ula[18] <= ula:ula_0.out_lsb[18]
m_out_ula[19] <= ula:ula_0.out_lsb[19]
m_out_ula[20] <= ula:ula_0.out_lsb[20]
m_out_ula[21] <= ula:ula_0.out_lsb[21]
m_out_ula[22] <= ula:ula_0.out_lsb[22]
m_out_ula[23] <= ula:ula_0.out_lsb[23]
m_out_ula[24] <= ula:ula_0.out_lsb[24]
m_out_ula[25] <= ula:ula_0.out_lsb[25]
m_out_ula[26] <= ula:ula_0.out_lsb[26]
m_out_ula[27] <= ula:ula_0.out_lsb[27]
m_out_ula[28] <= ula:ula_0.out_lsb[28]
m_out_ula[29] <= ula:ula_0.out_lsb[29]
m_out_ula[30] <= ula:ula_0.out_lsb[30]
m_out_ula[31] <= ula:ula_0.out_lsb[31]
m_p_w_add[0] <= mux_r:r_mux.mux_out[0]
m_p_w_add[1] <= mux_r:r_mux.mux_out[1]
m_p_w_add[2] <= mux_r:r_mux.mux_out[2]
m_p_w_add[3] <= mux_r:r_mux.mux_out[3]
m_p_w_add[4] <= mux_r:r_mux.mux_out[4]
m_p_w_data[0] <= mux:mux_c.mux_out[0]
m_p_w_data[1] <= mux:mux_c.mux_out[1]
m_p_w_data[2] <= mux:mux_c.mux_out[2]
m_p_w_data[3] <= mux:mux_c.mux_out[3]
m_p_w_data[4] <= mux:mux_c.mux_out[4]
m_p_w_data[5] <= mux:mux_c.mux_out[5]
m_p_w_data[6] <= mux:mux_c.mux_out[6]
m_p_w_data[7] <= mux:mux_c.mux_out[7]
m_p_w_data[8] <= mux:mux_c.mux_out[8]
m_p_w_data[9] <= mux:mux_c.mux_out[9]
m_p_w_data[10] <= mux:mux_c.mux_out[10]
m_p_w_data[11] <= mux:mux_c.mux_out[11]
m_p_w_data[12] <= mux:mux_c.mux_out[12]
m_p_w_data[13] <= mux:mux_c.mux_out[13]
m_p_w_data[14] <= mux:mux_c.mux_out[14]
m_p_w_data[15] <= mux:mux_c.mux_out[15]
m_p_w_data[16] <= mux:mux_c.mux_out[16]
m_p_w_data[17] <= mux:mux_c.mux_out[17]
m_p_w_data[18] <= mux:mux_c.mux_out[18]
m_p_w_data[19] <= mux:mux_c.mux_out[19]
m_p_w_data[20] <= mux:mux_c.mux_out[20]
m_p_w_data[21] <= mux:mux_c.mux_out[21]
m_p_w_data[22] <= mux:mux_c.mux_out[22]
m_p_w_data[23] <= mux:mux_c.mux_out[23]
m_p_w_data[24] <= mux:mux_c.mux_out[24]
m_p_w_data[25] <= mux:mux_c.mux_out[25]
m_p_w_data[26] <= mux:mux_c.mux_out[26]
m_p_w_data[27] <= mux:mux_c.mux_out[27]
m_p_w_data[28] <= mux:mux_c.mux_out[28]
m_p_w_data[29] <= mux:mux_c.mux_out[29]
m_p_w_data[30] <= mux:mux_c.mux_out[30]
m_p_w_data[31] <= mux:mux_c.mux_out[31]
SW_in[0] => ram_mips:ram_0.data_sw[0]
SW_in[1] => ram_mips:ram_0.data_sw[1]
SW_in[2] => ram_mips:ram_0.data_sw[2]
SW_in[3] => ram_mips:ram_0.data_sw[3]
SW_in[4] => ram_mips:ram_0.data_sw[4]
SW_in[5] => ram_mips:ram_0.data_sw[5]
SW_in[6] => ram_mips:ram_0.data_sw[6]
SW_in[7] => ram_mips:ram_0.data_sw[7]
SW_in[8] => ram_mips:ram_0.data_sw[8]
LED_out[0] <= ram_mips:ram_0.data_led[0]
LED_out[1] <= ram_mips:ram_0.data_led[1]
LED_out[2] <= ram_mips:ram_0.data_led[2]
LED_out[3] <= ram_mips:ram_0.data_led[3]
LED_out[4] <= ram_mips:ram_0.data_led[4]
LED_out[5] <= ram_mips:ram_0.data_led[5]
LED_out[6] <= ram_mips:ram_0.data_led[6]
LED_out[7] <= ram_mips:ram_0.data_led[7]
LED_out[8] <= ram_mips:ram_0.data_led[8]
LED_out[9] <= ram_mips:ram_0.data_led[9]
display_out[0] <= ram_mips:ram_0.data_display[0]
display_out[1] <= ram_mips:ram_0.data_display[1]
display_out[2] <= ram_mips:ram_0.data_display[2]


|de0_lite|mips:log|pc:pc_0
clk => data[0]~reg0.CLK
clk => data[1]~reg0.CLK
clk => data[2]~reg0.CLK
clk => data[3]~reg0.CLK
clk => data[4]~reg0.CLK
clk => data[5]~reg0.CLK
clk => data[6]~reg0.CLK
clk => data[7]~reg0.CLK
clk => data[8]~reg0.CLK
clk => data[9]~reg0.CLK
clk => data[10]~reg0.CLK
clk => data[11]~reg0.CLK
clk => data[12]~reg0.CLK
clk => data[13]~reg0.CLK
clk => data[14]~reg0.CLK
clk => data[15]~reg0.CLK
clk => data[16]~reg0.CLK
clk => data[17]~reg0.CLK
clk => data[18]~reg0.CLK
clk => data[19]~reg0.CLK
clk => data[20]~reg0.CLK
clk => data[21]~reg0.CLK
clk => data[22]~reg0.CLK
clk => data[23]~reg0.CLK
clk => data[24]~reg0.CLK
clk => data[25]~reg0.CLK
clk => data[26]~reg0.CLK
clk => data[27]~reg0.CLK
clk => data[28]~reg0.CLK
clk => data[29]~reg0.CLK
clk => data[30]~reg0.CLK
clk => data[31]~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
clk => count[26].CLK
clk => count[27].CLK
clk => count[28].CLK
clk => count[29].CLK
clk => count[30].CLK
clk => count[31].CLK
rst => data[0]~reg0.ACLR
rst => data[1]~reg0.ACLR
rst => data[2]~reg0.ACLR
rst => data[3]~reg0.ACLR
rst => data[4]~reg0.ACLR
rst => data[5]~reg0.ACLR
rst => data[6]~reg0.ACLR
rst => data[7]~reg0.ACLR
rst => data[8]~reg0.ACLR
rst => data[9]~reg0.ACLR
rst => data[10]~reg0.ACLR
rst => data[11]~reg0.ACLR
rst => data[12]~reg0.ACLR
rst => data[13]~reg0.ACLR
rst => data[14]~reg0.ACLR
rst => data[15]~reg0.ACLR
rst => data[16]~reg0.ACLR
rst => data[17]~reg0.ACLR
rst => data[18]~reg0.ACLR
rst => data[19]~reg0.ACLR
rst => data[20]~reg0.ACLR
rst => data[21]~reg0.ACLR
rst => data[22]~reg0.ACLR
rst => data[23]~reg0.ACLR
rst => data[24]~reg0.ACLR
rst => data[25]~reg0.ACLR
rst => data[26]~reg0.ACLR
rst => data[27]~reg0.ACLR
rst => data[28]~reg0.ACLR
rst => data[29]~reg0.ACLR
rst => data[30]~reg0.ACLR
rst => data[31]~reg0.ACLR
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
rst => count[13].ACLR
rst => count[14].ACLR
rst => count[15].ACLR
rst => count[16].ACLR
rst => count[17].ACLR
rst => count[18].ACLR
rst => count[19].ACLR
rst => count[20].ACLR
rst => count[21].ACLR
rst => count[22].ACLR
rst => count[23].ACLR
rst => count[24].ACLR
rst => count[25].ACLR
rst => count[26].ACLR
rst => count[27].ACLR
rst => count[28].ACLR
rst => count[29].ACLR
rst => count[30].ACLR
rst => count[31].ACLR
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => data.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => count.OUTPUTSELECT
load => process_0.IN0
inc => process_0.IN1
data_in[0] => data.DATAB
data_in[0] => count.DATAB
data_in[1] => data.DATAB
data_in[1] => count.DATAB
data_in[2] => data.DATAB
data_in[2] => count.DATAB
data_in[3] => data.DATAB
data_in[3] => count.DATAB
data_in[4] => data.DATAB
data_in[4] => count.DATAB
data_in[5] => data.DATAB
data_in[5] => count.DATAB
data_in[6] => data.DATAB
data_in[6] => count.DATAB
data_in[7] => data.DATAB
data_in[7] => count.DATAB
data_in[8] => data.DATAB
data_in[8] => count.DATAB
data_in[9] => data.DATAB
data_in[9] => count.DATAB
data_in[10] => data.DATAB
data_in[10] => count.DATAB
data_in[11] => data.DATAB
data_in[11] => count.DATAB
data_in[12] => data.DATAB
data_in[12] => count.DATAB
data_in[13] => data.DATAB
data_in[13] => count.DATAB
data_in[14] => data.DATAB
data_in[14] => count.DATAB
data_in[15] => data.DATAB
data_in[15] => count.DATAB
data_in[16] => data.DATAB
data_in[16] => count.DATAB
data_in[17] => data.DATAB
data_in[17] => count.DATAB
data_in[18] => data.DATAB
data_in[18] => count.DATAB
data_in[19] => data.DATAB
data_in[19] => count.DATAB
data_in[20] => data.DATAB
data_in[20] => count.DATAB
data_in[21] => data.DATAB
data_in[21] => count.DATAB
data_in[22] => data.DATAB
data_in[22] => count.DATAB
data_in[23] => data.DATAB
data_in[23] => count.DATAB
data_in[24] => data.DATAB
data_in[24] => count.DATAB
data_in[25] => data.DATAB
data_in[25] => count.DATAB
data_in[26] => data.DATAB
data_in[26] => count.DATAB
data_in[27] => data.DATAB
data_in[27] => count.DATAB
data_in[28] => data.DATAB
data_in[28] => count.DATAB
data_in[29] => data.DATAB
data_in[29] => count.DATAB
data_in[30] => data.DATAB
data_in[30] => count.DATAB
data_in[31] => data.DATAB
data_in[31] => count.DATAB
data[0] <= data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|rom:rom_0
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => data_out[16]~reg0.CLK
clk => data_out[17]~reg0.CLK
clk => data_out[18]~reg0.CLK
clk => data_out[19]~reg0.CLK
clk => data_out[20]~reg0.CLK
clk => data_out[21]~reg0.CLK
clk => data_out[22]~reg0.CLK
clk => data_out[23]~reg0.CLK
clk => data_out[24]~reg0.CLK
clk => data_out[25]~reg0.CLK
clk => data_out[26]~reg0.CLK
clk => data_out[27]~reg0.CLK
clk => data_out[28]~reg0.CLK
clk => data_out[29]~reg0.CLK
clk => data_out[30]~reg0.CLK
clk => data_out[31]~reg0.CLK
en => data_out[6]~reg0.ENA
en => data_out[5]~reg0.ENA
en => data_out[4]~reg0.ENA
en => data_out[3]~reg0.ENA
en => data_out[2]~reg0.ENA
en => data_out[1]~reg0.ENA
en => data_out[0]~reg0.ENA
en => data_out[7]~reg0.ENA
en => data_out[8]~reg0.ENA
en => data_out[9]~reg0.ENA
en => data_out[10]~reg0.ENA
en => data_out[11]~reg0.ENA
en => data_out[12]~reg0.ENA
en => data_out[13]~reg0.ENA
en => data_out[14]~reg0.ENA
en => data_out[15]~reg0.ENA
en => data_out[16]~reg0.ENA
en => data_out[17]~reg0.ENA
en => data_out[18]~reg0.ENA
en => data_out[19]~reg0.ENA
en => data_out[20]~reg0.ENA
en => data_out[21]~reg0.ENA
en => data_out[22]~reg0.ENA
en => data_out[23]~reg0.ENA
en => data_out[24]~reg0.ENA
en => data_out[25]~reg0.ENA
en => data_out[26]~reg0.ENA
en => data_out[27]~reg0.ENA
en => data_out[28]~reg0.ENA
en => data_out[29]~reg0.ENA
en => data_out[30]~reg0.ENA
en => data_out[31]~reg0.ENA
rd_addr[0] => Mux1.IN10
rd_addr[0] => Mux2.IN5
rd_addr[0] => Mux3.IN5
rd_addr[0] => Mux5.IN10
rd_addr[0] => Mux6.IN10
rd_addr[0] => Mux8.IN10
rd_addr[0] => Mux9.IN10
rd_addr[0] => Mux10.IN10
rd_addr[1] => Mux0.IN5
rd_addr[1] => Mux1.IN9
rd_addr[1] => Mux3.IN4
rd_addr[1] => Mux4.IN5
rd_addr[1] => Mux5.IN9
rd_addr[1] => Mux6.IN9
rd_addr[1] => Mux7.IN5
rd_addr[1] => Mux8.IN9
rd_addr[1] => Mux9.IN9
rd_addr[1] => Mux10.IN9
rd_addr[2] => Mux0.IN4
rd_addr[2] => Mux1.IN8
rd_addr[2] => Mux2.IN4
rd_addr[2] => Mux4.IN4
rd_addr[2] => Mux5.IN8
rd_addr[2] => Mux6.IN8
rd_addr[2] => Mux7.IN4
rd_addr[2] => Mux8.IN8
rd_addr[2] => Mux9.IN8
rd_addr[2] => Mux10.IN8
rd_addr[3] => ~NO_FANOUT~
rd_addr[4] => ~NO_FANOUT~
rd_addr[5] => ~NO_FANOUT~
rd_addr[6] => ~NO_FANOUT~
rd_addr[7] => ~NO_FANOUT~
rd_addr[8] => ~NO_FANOUT~
rd_addr[9] => ~NO_FANOUT~
rd_addr[10] => ~NO_FANOUT~
rd_addr[11] => ~NO_FANOUT~
rd_addr[12] => ~NO_FANOUT~
rd_addr[13] => ~NO_FANOUT~
rd_addr[14] => ~NO_FANOUT~
rd_addr[15] => ~NO_FANOUT~
rd_addr[16] => ~NO_FANOUT~
rd_addr[17] => ~NO_FANOUT~
rd_addr[18] => ~NO_FANOUT~
rd_addr[19] => ~NO_FANOUT~
rd_addr[20] => ~NO_FANOUT~
rd_addr[21] => ~NO_FANOUT~
rd_addr[22] => ~NO_FANOUT~
rd_addr[23] => ~NO_FANOUT~
rd_addr[24] => ~NO_FANOUT~
rd_addr[25] => ~NO_FANOUT~
rd_addr[26] => ~NO_FANOUT~
rd_addr[27] => ~NO_FANOUT~
rd_addr[28] => ~NO_FANOUT~
rd_addr[29] => ~NO_FANOUT~
rd_addr[30] => ~NO_FANOUT~
rd_addr[31] => ~NO_FANOUT~
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|ir:ir_0
clk => pseudo_address[0]~reg0.CLK
clk => pseudo_address[1]~reg0.CLK
clk => pseudo_address[2]~reg0.CLK
clk => pseudo_address[3]~reg0.CLK
clk => pseudo_address[4]~reg0.CLK
clk => pseudo_address[5]~reg0.CLK
clk => pseudo_address[6]~reg0.CLK
clk => pseudo_address[7]~reg0.CLK
clk => pseudo_address[8]~reg0.CLK
clk => pseudo_address[9]~reg0.CLK
clk => pseudo_address[10]~reg0.CLK
clk => pseudo_address[11]~reg0.CLK
clk => pseudo_address[12]~reg0.CLK
clk => pseudo_address[13]~reg0.CLK
clk => pseudo_address[14]~reg0.CLK
clk => pseudo_address[15]~reg0.CLK
clk => pseudo_address[16]~reg0.CLK
clk => pseudo_address[17]~reg0.CLK
clk => pseudo_address[18]~reg0.CLK
clk => pseudo_address[19]~reg0.CLK
clk => pseudo_address[20]~reg0.CLK
clk => pseudo_address[21]~reg0.CLK
clk => pseudo_address[22]~reg0.CLK
clk => pseudo_address[23]~reg0.CLK
clk => pseudo_address[24]~reg0.CLK
clk => pseudo_address[25]~reg0.CLK
clk => address[0]~reg0.CLK
clk => address[1]~reg0.CLK
clk => address[2]~reg0.CLK
clk => address[3]~reg0.CLK
clk => address[4]~reg0.CLK
clk => address[5]~reg0.CLK
clk => address[6]~reg0.CLK
clk => address[7]~reg0.CLK
clk => address[8]~reg0.CLK
clk => address[9]~reg0.CLK
clk => address[10]~reg0.CLK
clk => address[11]~reg0.CLK
clk => address[12]~reg0.CLK
clk => address[13]~reg0.CLK
clk => address[14]~reg0.CLK
clk => address[15]~reg0.CLK
clk => funct[0]~reg0.CLK
clk => funct[1]~reg0.CLK
clk => funct[2]~reg0.CLK
clk => funct[3]~reg0.CLK
clk => funct[4]~reg0.CLK
clk => funct[5]~reg0.CLK
clk => shamt[0]~reg0.CLK
clk => shamt[1]~reg0.CLK
clk => shamt[2]~reg0.CLK
clk => shamt[3]~reg0.CLK
clk => shamt[4]~reg0.CLK
clk => rd[0]~reg0.CLK
clk => rd[1]~reg0.CLK
clk => rd[2]~reg0.CLK
clk => rd[3]~reg0.CLK
clk => rd[4]~reg0.CLK
clk => rt[0]~reg0.CLK
clk => rt[1]~reg0.CLK
clk => rt[2]~reg0.CLK
clk => rt[3]~reg0.CLK
clk => rt[4]~reg0.CLK
clk => rs[0]~reg0.CLK
clk => rs[1]~reg0.CLK
clk => rs[2]~reg0.CLK
clk => rs[3]~reg0.CLK
clk => rs[4]~reg0.CLK
clk => opcode[0]~reg0.CLK
clk => opcode[1]~reg0.CLK
clk => opcode[2]~reg0.CLK
clk => opcode[3]~reg0.CLK
clk => opcode[4]~reg0.CLK
clk => opcode[5]~reg0.CLK
load => opcode[5]~reg0.ENA
load => opcode[4]~reg0.ENA
load => opcode[3]~reg0.ENA
load => opcode[2]~reg0.ENA
load => opcode[1]~reg0.ENA
load => opcode[0]~reg0.ENA
load => rs[4]~reg0.ENA
load => rs[3]~reg0.ENA
load => rs[2]~reg0.ENA
load => rs[1]~reg0.ENA
load => rs[0]~reg0.ENA
load => rt[4]~reg0.ENA
load => rt[3]~reg0.ENA
load => rt[2]~reg0.ENA
load => rt[1]~reg0.ENA
load => rt[0]~reg0.ENA
load => rd[4]~reg0.ENA
load => rd[3]~reg0.ENA
load => rd[2]~reg0.ENA
load => rd[1]~reg0.ENA
load => rd[0]~reg0.ENA
load => shamt[4]~reg0.ENA
load => shamt[3]~reg0.ENA
load => shamt[2]~reg0.ENA
load => shamt[1]~reg0.ENA
load => shamt[0]~reg0.ENA
load => funct[5]~reg0.ENA
load => funct[4]~reg0.ENA
load => funct[3]~reg0.ENA
load => funct[2]~reg0.ENA
load => funct[1]~reg0.ENA
load => funct[0]~reg0.ENA
load => address[15]~reg0.ENA
load => address[14]~reg0.ENA
load => address[13]~reg0.ENA
load => address[12]~reg0.ENA
load => address[11]~reg0.ENA
load => address[10]~reg0.ENA
load => address[9]~reg0.ENA
load => address[8]~reg0.ENA
load => address[7]~reg0.ENA
load => address[6]~reg0.ENA
load => address[5]~reg0.ENA
load => address[4]~reg0.ENA
load => address[3]~reg0.ENA
load => address[2]~reg0.ENA
load => address[1]~reg0.ENA
load => address[0]~reg0.ENA
load => pseudo_address[25]~reg0.ENA
load => pseudo_address[24]~reg0.ENA
load => pseudo_address[23]~reg0.ENA
load => pseudo_address[22]~reg0.ENA
load => pseudo_address[21]~reg0.ENA
load => pseudo_address[20]~reg0.ENA
load => pseudo_address[19]~reg0.ENA
load => pseudo_address[18]~reg0.ENA
load => pseudo_address[17]~reg0.ENA
load => pseudo_address[16]~reg0.ENA
load => pseudo_address[15]~reg0.ENA
load => pseudo_address[14]~reg0.ENA
load => pseudo_address[13]~reg0.ENA
load => pseudo_address[12]~reg0.ENA
load => pseudo_address[11]~reg0.ENA
load => pseudo_address[10]~reg0.ENA
load => pseudo_address[9]~reg0.ENA
load => pseudo_address[8]~reg0.ENA
load => pseudo_address[7]~reg0.ENA
load => pseudo_address[6]~reg0.ENA
load => pseudo_address[5]~reg0.ENA
load => pseudo_address[4]~reg0.ENA
load => pseudo_address[3]~reg0.ENA
load => pseudo_address[2]~reg0.ENA
load => pseudo_address[1]~reg0.ENA
load => pseudo_address[0]~reg0.ENA
clear => pseudo_address[0]~reg0.ACLR
clear => pseudo_address[1]~reg0.ACLR
clear => pseudo_address[2]~reg0.ACLR
clear => pseudo_address[3]~reg0.ACLR
clear => pseudo_address[4]~reg0.ACLR
clear => pseudo_address[5]~reg0.ACLR
clear => pseudo_address[6]~reg0.ACLR
clear => pseudo_address[7]~reg0.ACLR
clear => pseudo_address[8]~reg0.ACLR
clear => pseudo_address[9]~reg0.ACLR
clear => pseudo_address[10]~reg0.ACLR
clear => pseudo_address[11]~reg0.ACLR
clear => pseudo_address[12]~reg0.ACLR
clear => pseudo_address[13]~reg0.ACLR
clear => pseudo_address[14]~reg0.ACLR
clear => pseudo_address[15]~reg0.ACLR
clear => pseudo_address[16]~reg0.ACLR
clear => pseudo_address[17]~reg0.ACLR
clear => pseudo_address[18]~reg0.ACLR
clear => pseudo_address[19]~reg0.ACLR
clear => pseudo_address[20]~reg0.ACLR
clear => pseudo_address[21]~reg0.ACLR
clear => pseudo_address[22]~reg0.ACLR
clear => pseudo_address[23]~reg0.ACLR
clear => pseudo_address[24]~reg0.ACLR
clear => pseudo_address[25]~reg0.ACLR
clear => address[0]~reg0.ACLR
clear => address[1]~reg0.ACLR
clear => address[2]~reg0.ACLR
clear => address[3]~reg0.ACLR
clear => address[4]~reg0.ACLR
clear => address[5]~reg0.ACLR
clear => address[6]~reg0.ACLR
clear => address[7]~reg0.ACLR
clear => address[8]~reg0.ACLR
clear => address[9]~reg0.ACLR
clear => address[10]~reg0.ACLR
clear => address[11]~reg0.ACLR
clear => address[12]~reg0.ACLR
clear => address[13]~reg0.ACLR
clear => address[14]~reg0.ACLR
clear => address[15]~reg0.ACLR
clear => funct[0]~reg0.ACLR
clear => funct[1]~reg0.ACLR
clear => funct[2]~reg0.ACLR
clear => funct[3]~reg0.ACLR
clear => funct[4]~reg0.ACLR
clear => funct[5]~reg0.ACLR
clear => shamt[0]~reg0.ACLR
clear => shamt[1]~reg0.ACLR
clear => shamt[2]~reg0.ACLR
clear => shamt[3]~reg0.ACLR
clear => shamt[4]~reg0.ACLR
clear => rd[0]~reg0.ACLR
clear => rd[1]~reg0.ACLR
clear => rd[2]~reg0.ACLR
clear => rd[3]~reg0.ACLR
clear => rd[4]~reg0.ACLR
clear => rt[0]~reg0.ACLR
clear => rt[1]~reg0.ACLR
clear => rt[2]~reg0.ACLR
clear => rt[3]~reg0.ACLR
clear => rt[4]~reg0.ACLR
clear => rs[0]~reg0.ACLR
clear => rs[1]~reg0.ACLR
clear => rs[2]~reg0.ACLR
clear => rs[3]~reg0.ACLR
clear => rs[4]~reg0.ACLR
clear => opcode[0]~reg0.ACLR
clear => opcode[1]~reg0.ACLR
clear => opcode[2]~reg0.ACLR
clear => opcode[3]~reg0.ACLR
clear => opcode[4]~reg0.ACLR
clear => opcode[5]~reg0.ACLR
data[0] => funct[0]~reg0.DATAIN
data[0] => address[0]~reg0.DATAIN
data[0] => pseudo_address[0]~reg0.DATAIN
data[1] => funct[1]~reg0.DATAIN
data[1] => address[1]~reg0.DATAIN
data[1] => pseudo_address[1]~reg0.DATAIN
data[2] => funct[2]~reg0.DATAIN
data[2] => address[2]~reg0.DATAIN
data[2] => pseudo_address[2]~reg0.DATAIN
data[3] => funct[3]~reg0.DATAIN
data[3] => address[3]~reg0.DATAIN
data[3] => pseudo_address[3]~reg0.DATAIN
data[4] => funct[4]~reg0.DATAIN
data[4] => address[4]~reg0.DATAIN
data[4] => pseudo_address[4]~reg0.DATAIN
data[5] => funct[5]~reg0.DATAIN
data[5] => address[5]~reg0.DATAIN
data[5] => pseudo_address[5]~reg0.DATAIN
data[6] => shamt[0]~reg0.DATAIN
data[6] => address[6]~reg0.DATAIN
data[6] => pseudo_address[6]~reg0.DATAIN
data[7] => shamt[1]~reg0.DATAIN
data[7] => address[7]~reg0.DATAIN
data[7] => pseudo_address[7]~reg0.DATAIN
data[8] => shamt[2]~reg0.DATAIN
data[8] => address[8]~reg0.DATAIN
data[8] => pseudo_address[8]~reg0.DATAIN
data[9] => shamt[3]~reg0.DATAIN
data[9] => address[9]~reg0.DATAIN
data[9] => pseudo_address[9]~reg0.DATAIN
data[10] => shamt[4]~reg0.DATAIN
data[10] => address[10]~reg0.DATAIN
data[10] => pseudo_address[10]~reg0.DATAIN
data[11] => rd[0]~reg0.DATAIN
data[11] => address[11]~reg0.DATAIN
data[11] => pseudo_address[11]~reg0.DATAIN
data[12] => rd[1]~reg0.DATAIN
data[12] => address[12]~reg0.DATAIN
data[12] => pseudo_address[12]~reg0.DATAIN
data[13] => rd[2]~reg0.DATAIN
data[13] => address[13]~reg0.DATAIN
data[13] => pseudo_address[13]~reg0.DATAIN
data[14] => rd[3]~reg0.DATAIN
data[14] => address[14]~reg0.DATAIN
data[14] => pseudo_address[14]~reg0.DATAIN
data[15] => rd[4]~reg0.DATAIN
data[15] => address[15]~reg0.DATAIN
data[15] => pseudo_address[15]~reg0.DATAIN
data[16] => rt[0]~reg0.DATAIN
data[16] => pseudo_address[16]~reg0.DATAIN
data[17] => rt[1]~reg0.DATAIN
data[17] => pseudo_address[17]~reg0.DATAIN
data[18] => rt[2]~reg0.DATAIN
data[18] => pseudo_address[18]~reg0.DATAIN
data[19] => rt[3]~reg0.DATAIN
data[19] => pseudo_address[19]~reg0.DATAIN
data[20] => rt[4]~reg0.DATAIN
data[20] => pseudo_address[20]~reg0.DATAIN
data[21] => rs[0]~reg0.DATAIN
data[21] => pseudo_address[21]~reg0.DATAIN
data[22] => rs[1]~reg0.DATAIN
data[22] => pseudo_address[22]~reg0.DATAIN
data[23] => rs[2]~reg0.DATAIN
data[23] => pseudo_address[23]~reg0.DATAIN
data[24] => rs[3]~reg0.DATAIN
data[24] => pseudo_address[24]~reg0.DATAIN
data[25] => rs[4]~reg0.DATAIN
data[25] => pseudo_address[25]~reg0.DATAIN
data[26] => opcode[0]~reg0.DATAIN
data[27] => opcode[1]~reg0.DATAIN
data[28] => opcode[2]~reg0.DATAIN
data[29] => opcode[3]~reg0.DATAIN
data[30] => opcode[4]~reg0.DATAIN
data[31] => opcode[5]~reg0.DATAIN
opcode[0] <= opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[4] <= opcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcode[5] <= opcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt[0] <= shamt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt[1] <= shamt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt[2] <= shamt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt[3] <= shamt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shamt[4] <= shamt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
funct[0] <= funct[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
funct[1] <= funct[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
funct[2] <= funct[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
funct[3] <= funct[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
funct[4] <= funct[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
funct[5] <= funct[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[0] <= pseudo_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[1] <= pseudo_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[2] <= pseudo_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[3] <= pseudo_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[4] <= pseudo_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[5] <= pseudo_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[6] <= pseudo_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[7] <= pseudo_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[8] <= pseudo_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[9] <= pseudo_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[10] <= pseudo_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[11] <= pseudo_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[12] <= pseudo_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[13] <= pseudo_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[14] <= pseudo_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[15] <= pseudo_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[16] <= pseudo_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[17] <= pseudo_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[18] <= pseudo_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[19] <= pseudo_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[20] <= pseudo_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[21] <= pseudo_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[22] <= pseudo_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[23] <= pseudo_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[24] <= pseudo_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pseudo_address[25] <= pseudo_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0
clk => reg32:reg:0:reg.clk
clk => reg32:reg:1:reg.clk
clk => reg32:reg:2:reg.clk
clk => reg32:reg:3:reg.clk
clk => reg32:reg:4:reg.clk
clk => reg32:reg:5:reg.clk
clk => reg32:reg:6:reg.clk
clk => reg32:reg:7:reg.clk
clk => reg32:reg:8:reg.clk
clk => reg32:reg:9:reg.clk
clk => reg32:reg:10:reg.clk
clk => reg32:reg:11:reg.clk
clk => reg32:reg:12:reg.clk
clk => reg32:reg:13:reg.clk
clk => reg32:reg:14:reg.clk
clk => reg32:reg:15:reg.clk
clk => reg32:reg:16:reg.clk
clk => reg32:reg:17:reg.clk
clk => reg32:reg:18:reg.clk
clk => reg32:reg:19:reg.clk
clk => reg32:reg:20:reg.clk
clk => reg32:reg:21:reg.clk
clk => reg32:reg:22:reg.clk
clk => reg32:reg:23:reg.clk
clk => reg32:reg:24:reg.clk
clk => reg32:reg:25:reg.clk
clk => reg32:reg:26:reg.clk
clk => reg32:reg:27:reg.clk
clk => reg32:reg:28:reg.clk
clk => reg32:reg:29:reg.clk
clk => reg32:reg:30:reg.clk
clk => reg32:reg:31:reg.clk
rst => reg32:reg:0:reg.clear
rst => reg32:reg:1:reg.clear
rst => reg32:reg:2:reg.clear
rst => reg32:reg:3:reg.clear
rst => reg32:reg:4:reg.clear
rst => reg32:reg:5:reg.clear
rst => reg32:reg:6:reg.clear
rst => reg32:reg:7:reg.clear
rst => reg32:reg:8:reg.clear
rst => reg32:reg:9:reg.clear
rst => reg32:reg:10:reg.clear
rst => reg32:reg:11:reg.clear
rst => reg32:reg:12:reg.clear
rst => reg32:reg:13:reg.clear
rst => reg32:reg:14:reg.clear
rst => reg32:reg:15:reg.clear
rst => reg32:reg:16:reg.clear
rst => reg32:reg:17:reg.clear
rst => reg32:reg:18:reg.clear
rst => reg32:reg:19:reg.clear
rst => reg32:reg:20:reg.clear
rst => reg32:reg:21:reg.clear
rst => reg32:reg:22:reg.clear
rst => reg32:reg:23:reg.clear
rst => reg32:reg:24:reg.clear
rst => reg32:reg:25:reg.clear
rst => reg32:reg:26:reg.clear
rst => reg32:reg:27:reg.clear
rst => reg32:reg:28:reg.clear
rst => reg32:reg:29:reg.clear
rst => reg32:reg:30:reg.clear
rst => reg32:reg:31:reg.clear
pa_add[0] => Mux0.IN4
pa_add[0] => Mux1.IN4
pa_add[0] => Mux2.IN4
pa_add[0] => Mux3.IN4
pa_add[0] => Mux4.IN4
pa_add[0] => Mux5.IN4
pa_add[0] => Mux6.IN4
pa_add[0] => Mux7.IN4
pa_add[0] => Mux8.IN4
pa_add[0] => Mux9.IN4
pa_add[0] => Mux10.IN4
pa_add[0] => Mux11.IN4
pa_add[0] => Mux12.IN4
pa_add[0] => Mux13.IN4
pa_add[0] => Mux14.IN4
pa_add[0] => Mux15.IN4
pa_add[0] => Mux16.IN4
pa_add[0] => Mux17.IN4
pa_add[0] => Mux18.IN4
pa_add[0] => Mux19.IN4
pa_add[0] => Mux20.IN4
pa_add[0] => Mux21.IN4
pa_add[0] => Mux22.IN4
pa_add[0] => Mux23.IN4
pa_add[0] => Mux24.IN4
pa_add[0] => Mux25.IN4
pa_add[0] => Mux26.IN4
pa_add[0] => Mux27.IN4
pa_add[0] => Mux28.IN4
pa_add[0] => Mux29.IN4
pa_add[0] => Mux30.IN4
pa_add[0] => Mux31.IN4
pa_add[1] => Mux0.IN3
pa_add[1] => Mux1.IN3
pa_add[1] => Mux2.IN3
pa_add[1] => Mux3.IN3
pa_add[1] => Mux4.IN3
pa_add[1] => Mux5.IN3
pa_add[1] => Mux6.IN3
pa_add[1] => Mux7.IN3
pa_add[1] => Mux8.IN3
pa_add[1] => Mux9.IN3
pa_add[1] => Mux10.IN3
pa_add[1] => Mux11.IN3
pa_add[1] => Mux12.IN3
pa_add[1] => Mux13.IN3
pa_add[1] => Mux14.IN3
pa_add[1] => Mux15.IN3
pa_add[1] => Mux16.IN3
pa_add[1] => Mux17.IN3
pa_add[1] => Mux18.IN3
pa_add[1] => Mux19.IN3
pa_add[1] => Mux20.IN3
pa_add[1] => Mux21.IN3
pa_add[1] => Mux22.IN3
pa_add[1] => Mux23.IN3
pa_add[1] => Mux24.IN3
pa_add[1] => Mux25.IN3
pa_add[1] => Mux26.IN3
pa_add[1] => Mux27.IN3
pa_add[1] => Mux28.IN3
pa_add[1] => Mux29.IN3
pa_add[1] => Mux30.IN3
pa_add[1] => Mux31.IN3
pa_add[2] => Mux0.IN2
pa_add[2] => Mux1.IN2
pa_add[2] => Mux2.IN2
pa_add[2] => Mux3.IN2
pa_add[2] => Mux4.IN2
pa_add[2] => Mux5.IN2
pa_add[2] => Mux6.IN2
pa_add[2] => Mux7.IN2
pa_add[2] => Mux8.IN2
pa_add[2] => Mux9.IN2
pa_add[2] => Mux10.IN2
pa_add[2] => Mux11.IN2
pa_add[2] => Mux12.IN2
pa_add[2] => Mux13.IN2
pa_add[2] => Mux14.IN2
pa_add[2] => Mux15.IN2
pa_add[2] => Mux16.IN2
pa_add[2] => Mux17.IN2
pa_add[2] => Mux18.IN2
pa_add[2] => Mux19.IN2
pa_add[2] => Mux20.IN2
pa_add[2] => Mux21.IN2
pa_add[2] => Mux22.IN2
pa_add[2] => Mux23.IN2
pa_add[2] => Mux24.IN2
pa_add[2] => Mux25.IN2
pa_add[2] => Mux26.IN2
pa_add[2] => Mux27.IN2
pa_add[2] => Mux28.IN2
pa_add[2] => Mux29.IN2
pa_add[2] => Mux30.IN2
pa_add[2] => Mux31.IN2
pa_add[3] => Mux0.IN1
pa_add[3] => Mux1.IN1
pa_add[3] => Mux2.IN1
pa_add[3] => Mux3.IN1
pa_add[3] => Mux4.IN1
pa_add[3] => Mux5.IN1
pa_add[3] => Mux6.IN1
pa_add[3] => Mux7.IN1
pa_add[3] => Mux8.IN1
pa_add[3] => Mux9.IN1
pa_add[3] => Mux10.IN1
pa_add[3] => Mux11.IN1
pa_add[3] => Mux12.IN1
pa_add[3] => Mux13.IN1
pa_add[3] => Mux14.IN1
pa_add[3] => Mux15.IN1
pa_add[3] => Mux16.IN1
pa_add[3] => Mux17.IN1
pa_add[3] => Mux18.IN1
pa_add[3] => Mux19.IN1
pa_add[3] => Mux20.IN1
pa_add[3] => Mux21.IN1
pa_add[3] => Mux22.IN1
pa_add[3] => Mux23.IN1
pa_add[3] => Mux24.IN1
pa_add[3] => Mux25.IN1
pa_add[3] => Mux26.IN1
pa_add[3] => Mux27.IN1
pa_add[3] => Mux28.IN1
pa_add[3] => Mux29.IN1
pa_add[3] => Mux30.IN1
pa_add[3] => Mux31.IN1
pa_add[4] => Mux0.IN0
pa_add[4] => Mux1.IN0
pa_add[4] => Mux2.IN0
pa_add[4] => Mux3.IN0
pa_add[4] => Mux4.IN0
pa_add[4] => Mux5.IN0
pa_add[4] => Mux6.IN0
pa_add[4] => Mux7.IN0
pa_add[4] => Mux8.IN0
pa_add[4] => Mux9.IN0
pa_add[4] => Mux10.IN0
pa_add[4] => Mux11.IN0
pa_add[4] => Mux12.IN0
pa_add[4] => Mux13.IN0
pa_add[4] => Mux14.IN0
pa_add[4] => Mux15.IN0
pa_add[4] => Mux16.IN0
pa_add[4] => Mux17.IN0
pa_add[4] => Mux18.IN0
pa_add[4] => Mux19.IN0
pa_add[4] => Mux20.IN0
pa_add[4] => Mux21.IN0
pa_add[4] => Mux22.IN0
pa_add[4] => Mux23.IN0
pa_add[4] => Mux24.IN0
pa_add[4] => Mux25.IN0
pa_add[4] => Mux26.IN0
pa_add[4] => Mux27.IN0
pa_add[4] => Mux28.IN0
pa_add[4] => Mux29.IN0
pa_add[4] => Mux30.IN0
pa_add[4] => Mux31.IN0
pb_add[0] => Mux32.IN4
pb_add[0] => Mux33.IN4
pb_add[0] => Mux34.IN4
pb_add[0] => Mux35.IN4
pb_add[0] => Mux36.IN4
pb_add[0] => Mux37.IN4
pb_add[0] => Mux38.IN4
pb_add[0] => Mux39.IN4
pb_add[0] => Mux40.IN4
pb_add[0] => Mux41.IN4
pb_add[0] => Mux42.IN4
pb_add[0] => Mux43.IN4
pb_add[0] => Mux44.IN4
pb_add[0] => Mux45.IN4
pb_add[0] => Mux46.IN4
pb_add[0] => Mux47.IN4
pb_add[0] => Mux48.IN4
pb_add[0] => Mux49.IN4
pb_add[0] => Mux50.IN4
pb_add[0] => Mux51.IN4
pb_add[0] => Mux52.IN4
pb_add[0] => Mux53.IN4
pb_add[0] => Mux54.IN4
pb_add[0] => Mux55.IN4
pb_add[0] => Mux56.IN4
pb_add[0] => Mux57.IN4
pb_add[0] => Mux58.IN4
pb_add[0] => Mux59.IN4
pb_add[0] => Mux60.IN4
pb_add[0] => Mux61.IN4
pb_add[0] => Mux62.IN4
pb_add[0] => Mux63.IN4
pb_add[1] => Mux32.IN3
pb_add[1] => Mux33.IN3
pb_add[1] => Mux34.IN3
pb_add[1] => Mux35.IN3
pb_add[1] => Mux36.IN3
pb_add[1] => Mux37.IN3
pb_add[1] => Mux38.IN3
pb_add[1] => Mux39.IN3
pb_add[1] => Mux40.IN3
pb_add[1] => Mux41.IN3
pb_add[1] => Mux42.IN3
pb_add[1] => Mux43.IN3
pb_add[1] => Mux44.IN3
pb_add[1] => Mux45.IN3
pb_add[1] => Mux46.IN3
pb_add[1] => Mux47.IN3
pb_add[1] => Mux48.IN3
pb_add[1] => Mux49.IN3
pb_add[1] => Mux50.IN3
pb_add[1] => Mux51.IN3
pb_add[1] => Mux52.IN3
pb_add[1] => Mux53.IN3
pb_add[1] => Mux54.IN3
pb_add[1] => Mux55.IN3
pb_add[1] => Mux56.IN3
pb_add[1] => Mux57.IN3
pb_add[1] => Mux58.IN3
pb_add[1] => Mux59.IN3
pb_add[1] => Mux60.IN3
pb_add[1] => Mux61.IN3
pb_add[1] => Mux62.IN3
pb_add[1] => Mux63.IN3
pb_add[2] => Mux32.IN2
pb_add[2] => Mux33.IN2
pb_add[2] => Mux34.IN2
pb_add[2] => Mux35.IN2
pb_add[2] => Mux36.IN2
pb_add[2] => Mux37.IN2
pb_add[2] => Mux38.IN2
pb_add[2] => Mux39.IN2
pb_add[2] => Mux40.IN2
pb_add[2] => Mux41.IN2
pb_add[2] => Mux42.IN2
pb_add[2] => Mux43.IN2
pb_add[2] => Mux44.IN2
pb_add[2] => Mux45.IN2
pb_add[2] => Mux46.IN2
pb_add[2] => Mux47.IN2
pb_add[2] => Mux48.IN2
pb_add[2] => Mux49.IN2
pb_add[2] => Mux50.IN2
pb_add[2] => Mux51.IN2
pb_add[2] => Mux52.IN2
pb_add[2] => Mux53.IN2
pb_add[2] => Mux54.IN2
pb_add[2] => Mux55.IN2
pb_add[2] => Mux56.IN2
pb_add[2] => Mux57.IN2
pb_add[2] => Mux58.IN2
pb_add[2] => Mux59.IN2
pb_add[2] => Mux60.IN2
pb_add[2] => Mux61.IN2
pb_add[2] => Mux62.IN2
pb_add[2] => Mux63.IN2
pb_add[3] => Mux32.IN1
pb_add[3] => Mux33.IN1
pb_add[3] => Mux34.IN1
pb_add[3] => Mux35.IN1
pb_add[3] => Mux36.IN1
pb_add[3] => Mux37.IN1
pb_add[3] => Mux38.IN1
pb_add[3] => Mux39.IN1
pb_add[3] => Mux40.IN1
pb_add[3] => Mux41.IN1
pb_add[3] => Mux42.IN1
pb_add[3] => Mux43.IN1
pb_add[3] => Mux44.IN1
pb_add[3] => Mux45.IN1
pb_add[3] => Mux46.IN1
pb_add[3] => Mux47.IN1
pb_add[3] => Mux48.IN1
pb_add[3] => Mux49.IN1
pb_add[3] => Mux50.IN1
pb_add[3] => Mux51.IN1
pb_add[3] => Mux52.IN1
pb_add[3] => Mux53.IN1
pb_add[3] => Mux54.IN1
pb_add[3] => Mux55.IN1
pb_add[3] => Mux56.IN1
pb_add[3] => Mux57.IN1
pb_add[3] => Mux58.IN1
pb_add[3] => Mux59.IN1
pb_add[3] => Mux60.IN1
pb_add[3] => Mux61.IN1
pb_add[3] => Mux62.IN1
pb_add[3] => Mux63.IN1
pb_add[4] => Mux32.IN0
pb_add[4] => Mux33.IN0
pb_add[4] => Mux34.IN0
pb_add[4] => Mux35.IN0
pb_add[4] => Mux36.IN0
pb_add[4] => Mux37.IN0
pb_add[4] => Mux38.IN0
pb_add[4] => Mux39.IN0
pb_add[4] => Mux40.IN0
pb_add[4] => Mux41.IN0
pb_add[4] => Mux42.IN0
pb_add[4] => Mux43.IN0
pb_add[4] => Mux44.IN0
pb_add[4] => Mux45.IN0
pb_add[4] => Mux46.IN0
pb_add[4] => Mux47.IN0
pb_add[4] => Mux48.IN0
pb_add[4] => Mux49.IN0
pb_add[4] => Mux50.IN0
pb_add[4] => Mux51.IN0
pb_add[4] => Mux52.IN0
pb_add[4] => Mux53.IN0
pb_add[4] => Mux54.IN0
pb_add[4] => Mux55.IN0
pb_add[4] => Mux56.IN0
pb_add[4] => Mux57.IN0
pb_add[4] => Mux58.IN0
pb_add[4] => Mux59.IN0
pb_add[4] => Mux60.IN0
pb_add[4] => Mux61.IN0
pb_add[4] => Mux62.IN0
pb_add[4] => Mux63.IN0
p_w => en_reg[31].DATAB
p_w => en_reg[30].DATAB
p_w => en_reg[29].DATAB
p_w => en_reg[28].DATAB
p_w => en_reg[27].DATAB
p_w => en_reg[26].DATAB
p_w => en_reg[25].DATAB
p_w => en_reg[24].DATAB
p_w => en_reg[23].DATAB
p_w => en_reg[22].DATAB
p_w => en_reg[21].DATAB
p_w => en_reg[20].DATAB
p_w => en_reg[19].DATAB
p_w => en_reg[18].DATAB
p_w => en_reg[17].DATAB
p_w => en_reg[16].DATAB
p_w => en_reg[15].DATAB
p_w => en_reg[14].DATAB
p_w => en_reg[13].DATAB
p_w => en_reg[12].DATAB
p_w => en_reg[11].DATAB
p_w => en_reg[10].DATAB
p_w => en_reg[9].DATAB
p_w => en_reg[8].DATAB
p_w => en_reg[7].DATAB
p_w => en_reg[6].DATAB
p_w => en_reg[5].DATAB
p_w => en_reg[4].DATAB
p_w => en_reg[3].DATAB
p_w => en_reg[2].DATAB
p_w => en_reg[1].DATAB
p_w => en_reg[0].DATAB
p_w_add[0] => Decoder0.IN4
p_w_add[1] => Decoder0.IN3
p_w_add[2] => Decoder0.IN2
p_w_add[3] => Decoder0.IN1
p_w_add[4] => Decoder0.IN0
p_w_data[0] => reg32:reg:0:reg.datain[0]
p_w_data[0] => reg32:reg:1:reg.datain[0]
p_w_data[0] => reg32:reg:2:reg.datain[0]
p_w_data[0] => reg32:reg:3:reg.datain[0]
p_w_data[0] => reg32:reg:4:reg.datain[0]
p_w_data[0] => reg32:reg:5:reg.datain[0]
p_w_data[0] => reg32:reg:6:reg.datain[0]
p_w_data[0] => reg32:reg:7:reg.datain[0]
p_w_data[0] => reg32:reg:8:reg.datain[0]
p_w_data[0] => reg32:reg:9:reg.datain[0]
p_w_data[0] => reg32:reg:10:reg.datain[0]
p_w_data[0] => reg32:reg:11:reg.datain[0]
p_w_data[0] => reg32:reg:12:reg.datain[0]
p_w_data[0] => reg32:reg:13:reg.datain[0]
p_w_data[0] => reg32:reg:14:reg.datain[0]
p_w_data[0] => reg32:reg:15:reg.datain[0]
p_w_data[0] => reg32:reg:16:reg.datain[0]
p_w_data[0] => reg32:reg:17:reg.datain[0]
p_w_data[0] => reg32:reg:18:reg.datain[0]
p_w_data[0] => reg32:reg:19:reg.datain[0]
p_w_data[0] => reg32:reg:20:reg.datain[0]
p_w_data[0] => reg32:reg:21:reg.datain[0]
p_w_data[0] => reg32:reg:22:reg.datain[0]
p_w_data[0] => reg32:reg:23:reg.datain[0]
p_w_data[0] => reg32:reg:24:reg.datain[0]
p_w_data[0] => reg32:reg:25:reg.datain[0]
p_w_data[0] => reg32:reg:26:reg.datain[0]
p_w_data[0] => reg32:reg:27:reg.datain[0]
p_w_data[0] => reg32:reg:28:reg.datain[0]
p_w_data[0] => reg32:reg:29:reg.datain[0]
p_w_data[0] => reg32:reg:30:reg.datain[0]
p_w_data[0] => reg32:reg:31:reg.datain[0]
p_w_data[1] => reg32:reg:0:reg.datain[1]
p_w_data[1] => reg32:reg:1:reg.datain[1]
p_w_data[1] => reg32:reg:2:reg.datain[1]
p_w_data[1] => reg32:reg:3:reg.datain[1]
p_w_data[1] => reg32:reg:4:reg.datain[1]
p_w_data[1] => reg32:reg:5:reg.datain[1]
p_w_data[1] => reg32:reg:6:reg.datain[1]
p_w_data[1] => reg32:reg:7:reg.datain[1]
p_w_data[1] => reg32:reg:8:reg.datain[1]
p_w_data[1] => reg32:reg:9:reg.datain[1]
p_w_data[1] => reg32:reg:10:reg.datain[1]
p_w_data[1] => reg32:reg:11:reg.datain[1]
p_w_data[1] => reg32:reg:12:reg.datain[1]
p_w_data[1] => reg32:reg:13:reg.datain[1]
p_w_data[1] => reg32:reg:14:reg.datain[1]
p_w_data[1] => reg32:reg:15:reg.datain[1]
p_w_data[1] => reg32:reg:16:reg.datain[1]
p_w_data[1] => reg32:reg:17:reg.datain[1]
p_w_data[1] => reg32:reg:18:reg.datain[1]
p_w_data[1] => reg32:reg:19:reg.datain[1]
p_w_data[1] => reg32:reg:20:reg.datain[1]
p_w_data[1] => reg32:reg:21:reg.datain[1]
p_w_data[1] => reg32:reg:22:reg.datain[1]
p_w_data[1] => reg32:reg:23:reg.datain[1]
p_w_data[1] => reg32:reg:24:reg.datain[1]
p_w_data[1] => reg32:reg:25:reg.datain[1]
p_w_data[1] => reg32:reg:26:reg.datain[1]
p_w_data[1] => reg32:reg:27:reg.datain[1]
p_w_data[1] => reg32:reg:28:reg.datain[1]
p_w_data[1] => reg32:reg:29:reg.datain[1]
p_w_data[1] => reg32:reg:30:reg.datain[1]
p_w_data[1] => reg32:reg:31:reg.datain[1]
p_w_data[2] => reg32:reg:0:reg.datain[2]
p_w_data[2] => reg32:reg:1:reg.datain[2]
p_w_data[2] => reg32:reg:2:reg.datain[2]
p_w_data[2] => reg32:reg:3:reg.datain[2]
p_w_data[2] => reg32:reg:4:reg.datain[2]
p_w_data[2] => reg32:reg:5:reg.datain[2]
p_w_data[2] => reg32:reg:6:reg.datain[2]
p_w_data[2] => reg32:reg:7:reg.datain[2]
p_w_data[2] => reg32:reg:8:reg.datain[2]
p_w_data[2] => reg32:reg:9:reg.datain[2]
p_w_data[2] => reg32:reg:10:reg.datain[2]
p_w_data[2] => reg32:reg:11:reg.datain[2]
p_w_data[2] => reg32:reg:12:reg.datain[2]
p_w_data[2] => reg32:reg:13:reg.datain[2]
p_w_data[2] => reg32:reg:14:reg.datain[2]
p_w_data[2] => reg32:reg:15:reg.datain[2]
p_w_data[2] => reg32:reg:16:reg.datain[2]
p_w_data[2] => reg32:reg:17:reg.datain[2]
p_w_data[2] => reg32:reg:18:reg.datain[2]
p_w_data[2] => reg32:reg:19:reg.datain[2]
p_w_data[2] => reg32:reg:20:reg.datain[2]
p_w_data[2] => reg32:reg:21:reg.datain[2]
p_w_data[2] => reg32:reg:22:reg.datain[2]
p_w_data[2] => reg32:reg:23:reg.datain[2]
p_w_data[2] => reg32:reg:24:reg.datain[2]
p_w_data[2] => reg32:reg:25:reg.datain[2]
p_w_data[2] => reg32:reg:26:reg.datain[2]
p_w_data[2] => reg32:reg:27:reg.datain[2]
p_w_data[2] => reg32:reg:28:reg.datain[2]
p_w_data[2] => reg32:reg:29:reg.datain[2]
p_w_data[2] => reg32:reg:30:reg.datain[2]
p_w_data[2] => reg32:reg:31:reg.datain[2]
p_w_data[3] => reg32:reg:0:reg.datain[3]
p_w_data[3] => reg32:reg:1:reg.datain[3]
p_w_data[3] => reg32:reg:2:reg.datain[3]
p_w_data[3] => reg32:reg:3:reg.datain[3]
p_w_data[3] => reg32:reg:4:reg.datain[3]
p_w_data[3] => reg32:reg:5:reg.datain[3]
p_w_data[3] => reg32:reg:6:reg.datain[3]
p_w_data[3] => reg32:reg:7:reg.datain[3]
p_w_data[3] => reg32:reg:8:reg.datain[3]
p_w_data[3] => reg32:reg:9:reg.datain[3]
p_w_data[3] => reg32:reg:10:reg.datain[3]
p_w_data[3] => reg32:reg:11:reg.datain[3]
p_w_data[3] => reg32:reg:12:reg.datain[3]
p_w_data[3] => reg32:reg:13:reg.datain[3]
p_w_data[3] => reg32:reg:14:reg.datain[3]
p_w_data[3] => reg32:reg:15:reg.datain[3]
p_w_data[3] => reg32:reg:16:reg.datain[3]
p_w_data[3] => reg32:reg:17:reg.datain[3]
p_w_data[3] => reg32:reg:18:reg.datain[3]
p_w_data[3] => reg32:reg:19:reg.datain[3]
p_w_data[3] => reg32:reg:20:reg.datain[3]
p_w_data[3] => reg32:reg:21:reg.datain[3]
p_w_data[3] => reg32:reg:22:reg.datain[3]
p_w_data[3] => reg32:reg:23:reg.datain[3]
p_w_data[3] => reg32:reg:24:reg.datain[3]
p_w_data[3] => reg32:reg:25:reg.datain[3]
p_w_data[3] => reg32:reg:26:reg.datain[3]
p_w_data[3] => reg32:reg:27:reg.datain[3]
p_w_data[3] => reg32:reg:28:reg.datain[3]
p_w_data[3] => reg32:reg:29:reg.datain[3]
p_w_data[3] => reg32:reg:30:reg.datain[3]
p_w_data[3] => reg32:reg:31:reg.datain[3]
p_w_data[4] => reg32:reg:0:reg.datain[4]
p_w_data[4] => reg32:reg:1:reg.datain[4]
p_w_data[4] => reg32:reg:2:reg.datain[4]
p_w_data[4] => reg32:reg:3:reg.datain[4]
p_w_data[4] => reg32:reg:4:reg.datain[4]
p_w_data[4] => reg32:reg:5:reg.datain[4]
p_w_data[4] => reg32:reg:6:reg.datain[4]
p_w_data[4] => reg32:reg:7:reg.datain[4]
p_w_data[4] => reg32:reg:8:reg.datain[4]
p_w_data[4] => reg32:reg:9:reg.datain[4]
p_w_data[4] => reg32:reg:10:reg.datain[4]
p_w_data[4] => reg32:reg:11:reg.datain[4]
p_w_data[4] => reg32:reg:12:reg.datain[4]
p_w_data[4] => reg32:reg:13:reg.datain[4]
p_w_data[4] => reg32:reg:14:reg.datain[4]
p_w_data[4] => reg32:reg:15:reg.datain[4]
p_w_data[4] => reg32:reg:16:reg.datain[4]
p_w_data[4] => reg32:reg:17:reg.datain[4]
p_w_data[4] => reg32:reg:18:reg.datain[4]
p_w_data[4] => reg32:reg:19:reg.datain[4]
p_w_data[4] => reg32:reg:20:reg.datain[4]
p_w_data[4] => reg32:reg:21:reg.datain[4]
p_w_data[4] => reg32:reg:22:reg.datain[4]
p_w_data[4] => reg32:reg:23:reg.datain[4]
p_w_data[4] => reg32:reg:24:reg.datain[4]
p_w_data[4] => reg32:reg:25:reg.datain[4]
p_w_data[4] => reg32:reg:26:reg.datain[4]
p_w_data[4] => reg32:reg:27:reg.datain[4]
p_w_data[4] => reg32:reg:28:reg.datain[4]
p_w_data[4] => reg32:reg:29:reg.datain[4]
p_w_data[4] => reg32:reg:30:reg.datain[4]
p_w_data[4] => reg32:reg:31:reg.datain[4]
p_w_data[5] => reg32:reg:0:reg.datain[5]
p_w_data[5] => reg32:reg:1:reg.datain[5]
p_w_data[5] => reg32:reg:2:reg.datain[5]
p_w_data[5] => reg32:reg:3:reg.datain[5]
p_w_data[5] => reg32:reg:4:reg.datain[5]
p_w_data[5] => reg32:reg:5:reg.datain[5]
p_w_data[5] => reg32:reg:6:reg.datain[5]
p_w_data[5] => reg32:reg:7:reg.datain[5]
p_w_data[5] => reg32:reg:8:reg.datain[5]
p_w_data[5] => reg32:reg:9:reg.datain[5]
p_w_data[5] => reg32:reg:10:reg.datain[5]
p_w_data[5] => reg32:reg:11:reg.datain[5]
p_w_data[5] => reg32:reg:12:reg.datain[5]
p_w_data[5] => reg32:reg:13:reg.datain[5]
p_w_data[5] => reg32:reg:14:reg.datain[5]
p_w_data[5] => reg32:reg:15:reg.datain[5]
p_w_data[5] => reg32:reg:16:reg.datain[5]
p_w_data[5] => reg32:reg:17:reg.datain[5]
p_w_data[5] => reg32:reg:18:reg.datain[5]
p_w_data[5] => reg32:reg:19:reg.datain[5]
p_w_data[5] => reg32:reg:20:reg.datain[5]
p_w_data[5] => reg32:reg:21:reg.datain[5]
p_w_data[5] => reg32:reg:22:reg.datain[5]
p_w_data[5] => reg32:reg:23:reg.datain[5]
p_w_data[5] => reg32:reg:24:reg.datain[5]
p_w_data[5] => reg32:reg:25:reg.datain[5]
p_w_data[5] => reg32:reg:26:reg.datain[5]
p_w_data[5] => reg32:reg:27:reg.datain[5]
p_w_data[5] => reg32:reg:28:reg.datain[5]
p_w_data[5] => reg32:reg:29:reg.datain[5]
p_w_data[5] => reg32:reg:30:reg.datain[5]
p_w_data[5] => reg32:reg:31:reg.datain[5]
p_w_data[6] => reg32:reg:0:reg.datain[6]
p_w_data[6] => reg32:reg:1:reg.datain[6]
p_w_data[6] => reg32:reg:2:reg.datain[6]
p_w_data[6] => reg32:reg:3:reg.datain[6]
p_w_data[6] => reg32:reg:4:reg.datain[6]
p_w_data[6] => reg32:reg:5:reg.datain[6]
p_w_data[6] => reg32:reg:6:reg.datain[6]
p_w_data[6] => reg32:reg:7:reg.datain[6]
p_w_data[6] => reg32:reg:8:reg.datain[6]
p_w_data[6] => reg32:reg:9:reg.datain[6]
p_w_data[6] => reg32:reg:10:reg.datain[6]
p_w_data[6] => reg32:reg:11:reg.datain[6]
p_w_data[6] => reg32:reg:12:reg.datain[6]
p_w_data[6] => reg32:reg:13:reg.datain[6]
p_w_data[6] => reg32:reg:14:reg.datain[6]
p_w_data[6] => reg32:reg:15:reg.datain[6]
p_w_data[6] => reg32:reg:16:reg.datain[6]
p_w_data[6] => reg32:reg:17:reg.datain[6]
p_w_data[6] => reg32:reg:18:reg.datain[6]
p_w_data[6] => reg32:reg:19:reg.datain[6]
p_w_data[6] => reg32:reg:20:reg.datain[6]
p_w_data[6] => reg32:reg:21:reg.datain[6]
p_w_data[6] => reg32:reg:22:reg.datain[6]
p_w_data[6] => reg32:reg:23:reg.datain[6]
p_w_data[6] => reg32:reg:24:reg.datain[6]
p_w_data[6] => reg32:reg:25:reg.datain[6]
p_w_data[6] => reg32:reg:26:reg.datain[6]
p_w_data[6] => reg32:reg:27:reg.datain[6]
p_w_data[6] => reg32:reg:28:reg.datain[6]
p_w_data[6] => reg32:reg:29:reg.datain[6]
p_w_data[6] => reg32:reg:30:reg.datain[6]
p_w_data[6] => reg32:reg:31:reg.datain[6]
p_w_data[7] => reg32:reg:0:reg.datain[7]
p_w_data[7] => reg32:reg:1:reg.datain[7]
p_w_data[7] => reg32:reg:2:reg.datain[7]
p_w_data[7] => reg32:reg:3:reg.datain[7]
p_w_data[7] => reg32:reg:4:reg.datain[7]
p_w_data[7] => reg32:reg:5:reg.datain[7]
p_w_data[7] => reg32:reg:6:reg.datain[7]
p_w_data[7] => reg32:reg:7:reg.datain[7]
p_w_data[7] => reg32:reg:8:reg.datain[7]
p_w_data[7] => reg32:reg:9:reg.datain[7]
p_w_data[7] => reg32:reg:10:reg.datain[7]
p_w_data[7] => reg32:reg:11:reg.datain[7]
p_w_data[7] => reg32:reg:12:reg.datain[7]
p_w_data[7] => reg32:reg:13:reg.datain[7]
p_w_data[7] => reg32:reg:14:reg.datain[7]
p_w_data[7] => reg32:reg:15:reg.datain[7]
p_w_data[7] => reg32:reg:16:reg.datain[7]
p_w_data[7] => reg32:reg:17:reg.datain[7]
p_w_data[7] => reg32:reg:18:reg.datain[7]
p_w_data[7] => reg32:reg:19:reg.datain[7]
p_w_data[7] => reg32:reg:20:reg.datain[7]
p_w_data[7] => reg32:reg:21:reg.datain[7]
p_w_data[7] => reg32:reg:22:reg.datain[7]
p_w_data[7] => reg32:reg:23:reg.datain[7]
p_w_data[7] => reg32:reg:24:reg.datain[7]
p_w_data[7] => reg32:reg:25:reg.datain[7]
p_w_data[7] => reg32:reg:26:reg.datain[7]
p_w_data[7] => reg32:reg:27:reg.datain[7]
p_w_data[7] => reg32:reg:28:reg.datain[7]
p_w_data[7] => reg32:reg:29:reg.datain[7]
p_w_data[7] => reg32:reg:30:reg.datain[7]
p_w_data[7] => reg32:reg:31:reg.datain[7]
p_w_data[8] => reg32:reg:0:reg.datain[8]
p_w_data[8] => reg32:reg:1:reg.datain[8]
p_w_data[8] => reg32:reg:2:reg.datain[8]
p_w_data[8] => reg32:reg:3:reg.datain[8]
p_w_data[8] => reg32:reg:4:reg.datain[8]
p_w_data[8] => reg32:reg:5:reg.datain[8]
p_w_data[8] => reg32:reg:6:reg.datain[8]
p_w_data[8] => reg32:reg:7:reg.datain[8]
p_w_data[8] => reg32:reg:8:reg.datain[8]
p_w_data[8] => reg32:reg:9:reg.datain[8]
p_w_data[8] => reg32:reg:10:reg.datain[8]
p_w_data[8] => reg32:reg:11:reg.datain[8]
p_w_data[8] => reg32:reg:12:reg.datain[8]
p_w_data[8] => reg32:reg:13:reg.datain[8]
p_w_data[8] => reg32:reg:14:reg.datain[8]
p_w_data[8] => reg32:reg:15:reg.datain[8]
p_w_data[8] => reg32:reg:16:reg.datain[8]
p_w_data[8] => reg32:reg:17:reg.datain[8]
p_w_data[8] => reg32:reg:18:reg.datain[8]
p_w_data[8] => reg32:reg:19:reg.datain[8]
p_w_data[8] => reg32:reg:20:reg.datain[8]
p_w_data[8] => reg32:reg:21:reg.datain[8]
p_w_data[8] => reg32:reg:22:reg.datain[8]
p_w_data[8] => reg32:reg:23:reg.datain[8]
p_w_data[8] => reg32:reg:24:reg.datain[8]
p_w_data[8] => reg32:reg:25:reg.datain[8]
p_w_data[8] => reg32:reg:26:reg.datain[8]
p_w_data[8] => reg32:reg:27:reg.datain[8]
p_w_data[8] => reg32:reg:28:reg.datain[8]
p_w_data[8] => reg32:reg:29:reg.datain[8]
p_w_data[8] => reg32:reg:30:reg.datain[8]
p_w_data[8] => reg32:reg:31:reg.datain[8]
p_w_data[9] => reg32:reg:0:reg.datain[9]
p_w_data[9] => reg32:reg:1:reg.datain[9]
p_w_data[9] => reg32:reg:2:reg.datain[9]
p_w_data[9] => reg32:reg:3:reg.datain[9]
p_w_data[9] => reg32:reg:4:reg.datain[9]
p_w_data[9] => reg32:reg:5:reg.datain[9]
p_w_data[9] => reg32:reg:6:reg.datain[9]
p_w_data[9] => reg32:reg:7:reg.datain[9]
p_w_data[9] => reg32:reg:8:reg.datain[9]
p_w_data[9] => reg32:reg:9:reg.datain[9]
p_w_data[9] => reg32:reg:10:reg.datain[9]
p_w_data[9] => reg32:reg:11:reg.datain[9]
p_w_data[9] => reg32:reg:12:reg.datain[9]
p_w_data[9] => reg32:reg:13:reg.datain[9]
p_w_data[9] => reg32:reg:14:reg.datain[9]
p_w_data[9] => reg32:reg:15:reg.datain[9]
p_w_data[9] => reg32:reg:16:reg.datain[9]
p_w_data[9] => reg32:reg:17:reg.datain[9]
p_w_data[9] => reg32:reg:18:reg.datain[9]
p_w_data[9] => reg32:reg:19:reg.datain[9]
p_w_data[9] => reg32:reg:20:reg.datain[9]
p_w_data[9] => reg32:reg:21:reg.datain[9]
p_w_data[9] => reg32:reg:22:reg.datain[9]
p_w_data[9] => reg32:reg:23:reg.datain[9]
p_w_data[9] => reg32:reg:24:reg.datain[9]
p_w_data[9] => reg32:reg:25:reg.datain[9]
p_w_data[9] => reg32:reg:26:reg.datain[9]
p_w_data[9] => reg32:reg:27:reg.datain[9]
p_w_data[9] => reg32:reg:28:reg.datain[9]
p_w_data[9] => reg32:reg:29:reg.datain[9]
p_w_data[9] => reg32:reg:30:reg.datain[9]
p_w_data[9] => reg32:reg:31:reg.datain[9]
p_w_data[10] => reg32:reg:0:reg.datain[10]
p_w_data[10] => reg32:reg:1:reg.datain[10]
p_w_data[10] => reg32:reg:2:reg.datain[10]
p_w_data[10] => reg32:reg:3:reg.datain[10]
p_w_data[10] => reg32:reg:4:reg.datain[10]
p_w_data[10] => reg32:reg:5:reg.datain[10]
p_w_data[10] => reg32:reg:6:reg.datain[10]
p_w_data[10] => reg32:reg:7:reg.datain[10]
p_w_data[10] => reg32:reg:8:reg.datain[10]
p_w_data[10] => reg32:reg:9:reg.datain[10]
p_w_data[10] => reg32:reg:10:reg.datain[10]
p_w_data[10] => reg32:reg:11:reg.datain[10]
p_w_data[10] => reg32:reg:12:reg.datain[10]
p_w_data[10] => reg32:reg:13:reg.datain[10]
p_w_data[10] => reg32:reg:14:reg.datain[10]
p_w_data[10] => reg32:reg:15:reg.datain[10]
p_w_data[10] => reg32:reg:16:reg.datain[10]
p_w_data[10] => reg32:reg:17:reg.datain[10]
p_w_data[10] => reg32:reg:18:reg.datain[10]
p_w_data[10] => reg32:reg:19:reg.datain[10]
p_w_data[10] => reg32:reg:20:reg.datain[10]
p_w_data[10] => reg32:reg:21:reg.datain[10]
p_w_data[10] => reg32:reg:22:reg.datain[10]
p_w_data[10] => reg32:reg:23:reg.datain[10]
p_w_data[10] => reg32:reg:24:reg.datain[10]
p_w_data[10] => reg32:reg:25:reg.datain[10]
p_w_data[10] => reg32:reg:26:reg.datain[10]
p_w_data[10] => reg32:reg:27:reg.datain[10]
p_w_data[10] => reg32:reg:28:reg.datain[10]
p_w_data[10] => reg32:reg:29:reg.datain[10]
p_w_data[10] => reg32:reg:30:reg.datain[10]
p_w_data[10] => reg32:reg:31:reg.datain[10]
p_w_data[11] => reg32:reg:0:reg.datain[11]
p_w_data[11] => reg32:reg:1:reg.datain[11]
p_w_data[11] => reg32:reg:2:reg.datain[11]
p_w_data[11] => reg32:reg:3:reg.datain[11]
p_w_data[11] => reg32:reg:4:reg.datain[11]
p_w_data[11] => reg32:reg:5:reg.datain[11]
p_w_data[11] => reg32:reg:6:reg.datain[11]
p_w_data[11] => reg32:reg:7:reg.datain[11]
p_w_data[11] => reg32:reg:8:reg.datain[11]
p_w_data[11] => reg32:reg:9:reg.datain[11]
p_w_data[11] => reg32:reg:10:reg.datain[11]
p_w_data[11] => reg32:reg:11:reg.datain[11]
p_w_data[11] => reg32:reg:12:reg.datain[11]
p_w_data[11] => reg32:reg:13:reg.datain[11]
p_w_data[11] => reg32:reg:14:reg.datain[11]
p_w_data[11] => reg32:reg:15:reg.datain[11]
p_w_data[11] => reg32:reg:16:reg.datain[11]
p_w_data[11] => reg32:reg:17:reg.datain[11]
p_w_data[11] => reg32:reg:18:reg.datain[11]
p_w_data[11] => reg32:reg:19:reg.datain[11]
p_w_data[11] => reg32:reg:20:reg.datain[11]
p_w_data[11] => reg32:reg:21:reg.datain[11]
p_w_data[11] => reg32:reg:22:reg.datain[11]
p_w_data[11] => reg32:reg:23:reg.datain[11]
p_w_data[11] => reg32:reg:24:reg.datain[11]
p_w_data[11] => reg32:reg:25:reg.datain[11]
p_w_data[11] => reg32:reg:26:reg.datain[11]
p_w_data[11] => reg32:reg:27:reg.datain[11]
p_w_data[11] => reg32:reg:28:reg.datain[11]
p_w_data[11] => reg32:reg:29:reg.datain[11]
p_w_data[11] => reg32:reg:30:reg.datain[11]
p_w_data[11] => reg32:reg:31:reg.datain[11]
p_w_data[12] => reg32:reg:0:reg.datain[12]
p_w_data[12] => reg32:reg:1:reg.datain[12]
p_w_data[12] => reg32:reg:2:reg.datain[12]
p_w_data[12] => reg32:reg:3:reg.datain[12]
p_w_data[12] => reg32:reg:4:reg.datain[12]
p_w_data[12] => reg32:reg:5:reg.datain[12]
p_w_data[12] => reg32:reg:6:reg.datain[12]
p_w_data[12] => reg32:reg:7:reg.datain[12]
p_w_data[12] => reg32:reg:8:reg.datain[12]
p_w_data[12] => reg32:reg:9:reg.datain[12]
p_w_data[12] => reg32:reg:10:reg.datain[12]
p_w_data[12] => reg32:reg:11:reg.datain[12]
p_w_data[12] => reg32:reg:12:reg.datain[12]
p_w_data[12] => reg32:reg:13:reg.datain[12]
p_w_data[12] => reg32:reg:14:reg.datain[12]
p_w_data[12] => reg32:reg:15:reg.datain[12]
p_w_data[12] => reg32:reg:16:reg.datain[12]
p_w_data[12] => reg32:reg:17:reg.datain[12]
p_w_data[12] => reg32:reg:18:reg.datain[12]
p_w_data[12] => reg32:reg:19:reg.datain[12]
p_w_data[12] => reg32:reg:20:reg.datain[12]
p_w_data[12] => reg32:reg:21:reg.datain[12]
p_w_data[12] => reg32:reg:22:reg.datain[12]
p_w_data[12] => reg32:reg:23:reg.datain[12]
p_w_data[12] => reg32:reg:24:reg.datain[12]
p_w_data[12] => reg32:reg:25:reg.datain[12]
p_w_data[12] => reg32:reg:26:reg.datain[12]
p_w_data[12] => reg32:reg:27:reg.datain[12]
p_w_data[12] => reg32:reg:28:reg.datain[12]
p_w_data[12] => reg32:reg:29:reg.datain[12]
p_w_data[12] => reg32:reg:30:reg.datain[12]
p_w_data[12] => reg32:reg:31:reg.datain[12]
p_w_data[13] => reg32:reg:0:reg.datain[13]
p_w_data[13] => reg32:reg:1:reg.datain[13]
p_w_data[13] => reg32:reg:2:reg.datain[13]
p_w_data[13] => reg32:reg:3:reg.datain[13]
p_w_data[13] => reg32:reg:4:reg.datain[13]
p_w_data[13] => reg32:reg:5:reg.datain[13]
p_w_data[13] => reg32:reg:6:reg.datain[13]
p_w_data[13] => reg32:reg:7:reg.datain[13]
p_w_data[13] => reg32:reg:8:reg.datain[13]
p_w_data[13] => reg32:reg:9:reg.datain[13]
p_w_data[13] => reg32:reg:10:reg.datain[13]
p_w_data[13] => reg32:reg:11:reg.datain[13]
p_w_data[13] => reg32:reg:12:reg.datain[13]
p_w_data[13] => reg32:reg:13:reg.datain[13]
p_w_data[13] => reg32:reg:14:reg.datain[13]
p_w_data[13] => reg32:reg:15:reg.datain[13]
p_w_data[13] => reg32:reg:16:reg.datain[13]
p_w_data[13] => reg32:reg:17:reg.datain[13]
p_w_data[13] => reg32:reg:18:reg.datain[13]
p_w_data[13] => reg32:reg:19:reg.datain[13]
p_w_data[13] => reg32:reg:20:reg.datain[13]
p_w_data[13] => reg32:reg:21:reg.datain[13]
p_w_data[13] => reg32:reg:22:reg.datain[13]
p_w_data[13] => reg32:reg:23:reg.datain[13]
p_w_data[13] => reg32:reg:24:reg.datain[13]
p_w_data[13] => reg32:reg:25:reg.datain[13]
p_w_data[13] => reg32:reg:26:reg.datain[13]
p_w_data[13] => reg32:reg:27:reg.datain[13]
p_w_data[13] => reg32:reg:28:reg.datain[13]
p_w_data[13] => reg32:reg:29:reg.datain[13]
p_w_data[13] => reg32:reg:30:reg.datain[13]
p_w_data[13] => reg32:reg:31:reg.datain[13]
p_w_data[14] => reg32:reg:0:reg.datain[14]
p_w_data[14] => reg32:reg:1:reg.datain[14]
p_w_data[14] => reg32:reg:2:reg.datain[14]
p_w_data[14] => reg32:reg:3:reg.datain[14]
p_w_data[14] => reg32:reg:4:reg.datain[14]
p_w_data[14] => reg32:reg:5:reg.datain[14]
p_w_data[14] => reg32:reg:6:reg.datain[14]
p_w_data[14] => reg32:reg:7:reg.datain[14]
p_w_data[14] => reg32:reg:8:reg.datain[14]
p_w_data[14] => reg32:reg:9:reg.datain[14]
p_w_data[14] => reg32:reg:10:reg.datain[14]
p_w_data[14] => reg32:reg:11:reg.datain[14]
p_w_data[14] => reg32:reg:12:reg.datain[14]
p_w_data[14] => reg32:reg:13:reg.datain[14]
p_w_data[14] => reg32:reg:14:reg.datain[14]
p_w_data[14] => reg32:reg:15:reg.datain[14]
p_w_data[14] => reg32:reg:16:reg.datain[14]
p_w_data[14] => reg32:reg:17:reg.datain[14]
p_w_data[14] => reg32:reg:18:reg.datain[14]
p_w_data[14] => reg32:reg:19:reg.datain[14]
p_w_data[14] => reg32:reg:20:reg.datain[14]
p_w_data[14] => reg32:reg:21:reg.datain[14]
p_w_data[14] => reg32:reg:22:reg.datain[14]
p_w_data[14] => reg32:reg:23:reg.datain[14]
p_w_data[14] => reg32:reg:24:reg.datain[14]
p_w_data[14] => reg32:reg:25:reg.datain[14]
p_w_data[14] => reg32:reg:26:reg.datain[14]
p_w_data[14] => reg32:reg:27:reg.datain[14]
p_w_data[14] => reg32:reg:28:reg.datain[14]
p_w_data[14] => reg32:reg:29:reg.datain[14]
p_w_data[14] => reg32:reg:30:reg.datain[14]
p_w_data[14] => reg32:reg:31:reg.datain[14]
p_w_data[15] => reg32:reg:0:reg.datain[15]
p_w_data[15] => reg32:reg:1:reg.datain[15]
p_w_data[15] => reg32:reg:2:reg.datain[15]
p_w_data[15] => reg32:reg:3:reg.datain[15]
p_w_data[15] => reg32:reg:4:reg.datain[15]
p_w_data[15] => reg32:reg:5:reg.datain[15]
p_w_data[15] => reg32:reg:6:reg.datain[15]
p_w_data[15] => reg32:reg:7:reg.datain[15]
p_w_data[15] => reg32:reg:8:reg.datain[15]
p_w_data[15] => reg32:reg:9:reg.datain[15]
p_w_data[15] => reg32:reg:10:reg.datain[15]
p_w_data[15] => reg32:reg:11:reg.datain[15]
p_w_data[15] => reg32:reg:12:reg.datain[15]
p_w_data[15] => reg32:reg:13:reg.datain[15]
p_w_data[15] => reg32:reg:14:reg.datain[15]
p_w_data[15] => reg32:reg:15:reg.datain[15]
p_w_data[15] => reg32:reg:16:reg.datain[15]
p_w_data[15] => reg32:reg:17:reg.datain[15]
p_w_data[15] => reg32:reg:18:reg.datain[15]
p_w_data[15] => reg32:reg:19:reg.datain[15]
p_w_data[15] => reg32:reg:20:reg.datain[15]
p_w_data[15] => reg32:reg:21:reg.datain[15]
p_w_data[15] => reg32:reg:22:reg.datain[15]
p_w_data[15] => reg32:reg:23:reg.datain[15]
p_w_data[15] => reg32:reg:24:reg.datain[15]
p_w_data[15] => reg32:reg:25:reg.datain[15]
p_w_data[15] => reg32:reg:26:reg.datain[15]
p_w_data[15] => reg32:reg:27:reg.datain[15]
p_w_data[15] => reg32:reg:28:reg.datain[15]
p_w_data[15] => reg32:reg:29:reg.datain[15]
p_w_data[15] => reg32:reg:30:reg.datain[15]
p_w_data[15] => reg32:reg:31:reg.datain[15]
p_w_data[16] => reg32:reg:0:reg.datain[16]
p_w_data[16] => reg32:reg:1:reg.datain[16]
p_w_data[16] => reg32:reg:2:reg.datain[16]
p_w_data[16] => reg32:reg:3:reg.datain[16]
p_w_data[16] => reg32:reg:4:reg.datain[16]
p_w_data[16] => reg32:reg:5:reg.datain[16]
p_w_data[16] => reg32:reg:6:reg.datain[16]
p_w_data[16] => reg32:reg:7:reg.datain[16]
p_w_data[16] => reg32:reg:8:reg.datain[16]
p_w_data[16] => reg32:reg:9:reg.datain[16]
p_w_data[16] => reg32:reg:10:reg.datain[16]
p_w_data[16] => reg32:reg:11:reg.datain[16]
p_w_data[16] => reg32:reg:12:reg.datain[16]
p_w_data[16] => reg32:reg:13:reg.datain[16]
p_w_data[16] => reg32:reg:14:reg.datain[16]
p_w_data[16] => reg32:reg:15:reg.datain[16]
p_w_data[16] => reg32:reg:16:reg.datain[16]
p_w_data[16] => reg32:reg:17:reg.datain[16]
p_w_data[16] => reg32:reg:18:reg.datain[16]
p_w_data[16] => reg32:reg:19:reg.datain[16]
p_w_data[16] => reg32:reg:20:reg.datain[16]
p_w_data[16] => reg32:reg:21:reg.datain[16]
p_w_data[16] => reg32:reg:22:reg.datain[16]
p_w_data[16] => reg32:reg:23:reg.datain[16]
p_w_data[16] => reg32:reg:24:reg.datain[16]
p_w_data[16] => reg32:reg:25:reg.datain[16]
p_w_data[16] => reg32:reg:26:reg.datain[16]
p_w_data[16] => reg32:reg:27:reg.datain[16]
p_w_data[16] => reg32:reg:28:reg.datain[16]
p_w_data[16] => reg32:reg:29:reg.datain[16]
p_w_data[16] => reg32:reg:30:reg.datain[16]
p_w_data[16] => reg32:reg:31:reg.datain[16]
p_w_data[17] => reg32:reg:0:reg.datain[17]
p_w_data[17] => reg32:reg:1:reg.datain[17]
p_w_data[17] => reg32:reg:2:reg.datain[17]
p_w_data[17] => reg32:reg:3:reg.datain[17]
p_w_data[17] => reg32:reg:4:reg.datain[17]
p_w_data[17] => reg32:reg:5:reg.datain[17]
p_w_data[17] => reg32:reg:6:reg.datain[17]
p_w_data[17] => reg32:reg:7:reg.datain[17]
p_w_data[17] => reg32:reg:8:reg.datain[17]
p_w_data[17] => reg32:reg:9:reg.datain[17]
p_w_data[17] => reg32:reg:10:reg.datain[17]
p_w_data[17] => reg32:reg:11:reg.datain[17]
p_w_data[17] => reg32:reg:12:reg.datain[17]
p_w_data[17] => reg32:reg:13:reg.datain[17]
p_w_data[17] => reg32:reg:14:reg.datain[17]
p_w_data[17] => reg32:reg:15:reg.datain[17]
p_w_data[17] => reg32:reg:16:reg.datain[17]
p_w_data[17] => reg32:reg:17:reg.datain[17]
p_w_data[17] => reg32:reg:18:reg.datain[17]
p_w_data[17] => reg32:reg:19:reg.datain[17]
p_w_data[17] => reg32:reg:20:reg.datain[17]
p_w_data[17] => reg32:reg:21:reg.datain[17]
p_w_data[17] => reg32:reg:22:reg.datain[17]
p_w_data[17] => reg32:reg:23:reg.datain[17]
p_w_data[17] => reg32:reg:24:reg.datain[17]
p_w_data[17] => reg32:reg:25:reg.datain[17]
p_w_data[17] => reg32:reg:26:reg.datain[17]
p_w_data[17] => reg32:reg:27:reg.datain[17]
p_w_data[17] => reg32:reg:28:reg.datain[17]
p_w_data[17] => reg32:reg:29:reg.datain[17]
p_w_data[17] => reg32:reg:30:reg.datain[17]
p_w_data[17] => reg32:reg:31:reg.datain[17]
p_w_data[18] => reg32:reg:0:reg.datain[18]
p_w_data[18] => reg32:reg:1:reg.datain[18]
p_w_data[18] => reg32:reg:2:reg.datain[18]
p_w_data[18] => reg32:reg:3:reg.datain[18]
p_w_data[18] => reg32:reg:4:reg.datain[18]
p_w_data[18] => reg32:reg:5:reg.datain[18]
p_w_data[18] => reg32:reg:6:reg.datain[18]
p_w_data[18] => reg32:reg:7:reg.datain[18]
p_w_data[18] => reg32:reg:8:reg.datain[18]
p_w_data[18] => reg32:reg:9:reg.datain[18]
p_w_data[18] => reg32:reg:10:reg.datain[18]
p_w_data[18] => reg32:reg:11:reg.datain[18]
p_w_data[18] => reg32:reg:12:reg.datain[18]
p_w_data[18] => reg32:reg:13:reg.datain[18]
p_w_data[18] => reg32:reg:14:reg.datain[18]
p_w_data[18] => reg32:reg:15:reg.datain[18]
p_w_data[18] => reg32:reg:16:reg.datain[18]
p_w_data[18] => reg32:reg:17:reg.datain[18]
p_w_data[18] => reg32:reg:18:reg.datain[18]
p_w_data[18] => reg32:reg:19:reg.datain[18]
p_w_data[18] => reg32:reg:20:reg.datain[18]
p_w_data[18] => reg32:reg:21:reg.datain[18]
p_w_data[18] => reg32:reg:22:reg.datain[18]
p_w_data[18] => reg32:reg:23:reg.datain[18]
p_w_data[18] => reg32:reg:24:reg.datain[18]
p_w_data[18] => reg32:reg:25:reg.datain[18]
p_w_data[18] => reg32:reg:26:reg.datain[18]
p_w_data[18] => reg32:reg:27:reg.datain[18]
p_w_data[18] => reg32:reg:28:reg.datain[18]
p_w_data[18] => reg32:reg:29:reg.datain[18]
p_w_data[18] => reg32:reg:30:reg.datain[18]
p_w_data[18] => reg32:reg:31:reg.datain[18]
p_w_data[19] => reg32:reg:0:reg.datain[19]
p_w_data[19] => reg32:reg:1:reg.datain[19]
p_w_data[19] => reg32:reg:2:reg.datain[19]
p_w_data[19] => reg32:reg:3:reg.datain[19]
p_w_data[19] => reg32:reg:4:reg.datain[19]
p_w_data[19] => reg32:reg:5:reg.datain[19]
p_w_data[19] => reg32:reg:6:reg.datain[19]
p_w_data[19] => reg32:reg:7:reg.datain[19]
p_w_data[19] => reg32:reg:8:reg.datain[19]
p_w_data[19] => reg32:reg:9:reg.datain[19]
p_w_data[19] => reg32:reg:10:reg.datain[19]
p_w_data[19] => reg32:reg:11:reg.datain[19]
p_w_data[19] => reg32:reg:12:reg.datain[19]
p_w_data[19] => reg32:reg:13:reg.datain[19]
p_w_data[19] => reg32:reg:14:reg.datain[19]
p_w_data[19] => reg32:reg:15:reg.datain[19]
p_w_data[19] => reg32:reg:16:reg.datain[19]
p_w_data[19] => reg32:reg:17:reg.datain[19]
p_w_data[19] => reg32:reg:18:reg.datain[19]
p_w_data[19] => reg32:reg:19:reg.datain[19]
p_w_data[19] => reg32:reg:20:reg.datain[19]
p_w_data[19] => reg32:reg:21:reg.datain[19]
p_w_data[19] => reg32:reg:22:reg.datain[19]
p_w_data[19] => reg32:reg:23:reg.datain[19]
p_w_data[19] => reg32:reg:24:reg.datain[19]
p_w_data[19] => reg32:reg:25:reg.datain[19]
p_w_data[19] => reg32:reg:26:reg.datain[19]
p_w_data[19] => reg32:reg:27:reg.datain[19]
p_w_data[19] => reg32:reg:28:reg.datain[19]
p_w_data[19] => reg32:reg:29:reg.datain[19]
p_w_data[19] => reg32:reg:30:reg.datain[19]
p_w_data[19] => reg32:reg:31:reg.datain[19]
p_w_data[20] => reg32:reg:0:reg.datain[20]
p_w_data[20] => reg32:reg:1:reg.datain[20]
p_w_data[20] => reg32:reg:2:reg.datain[20]
p_w_data[20] => reg32:reg:3:reg.datain[20]
p_w_data[20] => reg32:reg:4:reg.datain[20]
p_w_data[20] => reg32:reg:5:reg.datain[20]
p_w_data[20] => reg32:reg:6:reg.datain[20]
p_w_data[20] => reg32:reg:7:reg.datain[20]
p_w_data[20] => reg32:reg:8:reg.datain[20]
p_w_data[20] => reg32:reg:9:reg.datain[20]
p_w_data[20] => reg32:reg:10:reg.datain[20]
p_w_data[20] => reg32:reg:11:reg.datain[20]
p_w_data[20] => reg32:reg:12:reg.datain[20]
p_w_data[20] => reg32:reg:13:reg.datain[20]
p_w_data[20] => reg32:reg:14:reg.datain[20]
p_w_data[20] => reg32:reg:15:reg.datain[20]
p_w_data[20] => reg32:reg:16:reg.datain[20]
p_w_data[20] => reg32:reg:17:reg.datain[20]
p_w_data[20] => reg32:reg:18:reg.datain[20]
p_w_data[20] => reg32:reg:19:reg.datain[20]
p_w_data[20] => reg32:reg:20:reg.datain[20]
p_w_data[20] => reg32:reg:21:reg.datain[20]
p_w_data[20] => reg32:reg:22:reg.datain[20]
p_w_data[20] => reg32:reg:23:reg.datain[20]
p_w_data[20] => reg32:reg:24:reg.datain[20]
p_w_data[20] => reg32:reg:25:reg.datain[20]
p_w_data[20] => reg32:reg:26:reg.datain[20]
p_w_data[20] => reg32:reg:27:reg.datain[20]
p_w_data[20] => reg32:reg:28:reg.datain[20]
p_w_data[20] => reg32:reg:29:reg.datain[20]
p_w_data[20] => reg32:reg:30:reg.datain[20]
p_w_data[20] => reg32:reg:31:reg.datain[20]
p_w_data[21] => reg32:reg:0:reg.datain[21]
p_w_data[21] => reg32:reg:1:reg.datain[21]
p_w_data[21] => reg32:reg:2:reg.datain[21]
p_w_data[21] => reg32:reg:3:reg.datain[21]
p_w_data[21] => reg32:reg:4:reg.datain[21]
p_w_data[21] => reg32:reg:5:reg.datain[21]
p_w_data[21] => reg32:reg:6:reg.datain[21]
p_w_data[21] => reg32:reg:7:reg.datain[21]
p_w_data[21] => reg32:reg:8:reg.datain[21]
p_w_data[21] => reg32:reg:9:reg.datain[21]
p_w_data[21] => reg32:reg:10:reg.datain[21]
p_w_data[21] => reg32:reg:11:reg.datain[21]
p_w_data[21] => reg32:reg:12:reg.datain[21]
p_w_data[21] => reg32:reg:13:reg.datain[21]
p_w_data[21] => reg32:reg:14:reg.datain[21]
p_w_data[21] => reg32:reg:15:reg.datain[21]
p_w_data[21] => reg32:reg:16:reg.datain[21]
p_w_data[21] => reg32:reg:17:reg.datain[21]
p_w_data[21] => reg32:reg:18:reg.datain[21]
p_w_data[21] => reg32:reg:19:reg.datain[21]
p_w_data[21] => reg32:reg:20:reg.datain[21]
p_w_data[21] => reg32:reg:21:reg.datain[21]
p_w_data[21] => reg32:reg:22:reg.datain[21]
p_w_data[21] => reg32:reg:23:reg.datain[21]
p_w_data[21] => reg32:reg:24:reg.datain[21]
p_w_data[21] => reg32:reg:25:reg.datain[21]
p_w_data[21] => reg32:reg:26:reg.datain[21]
p_w_data[21] => reg32:reg:27:reg.datain[21]
p_w_data[21] => reg32:reg:28:reg.datain[21]
p_w_data[21] => reg32:reg:29:reg.datain[21]
p_w_data[21] => reg32:reg:30:reg.datain[21]
p_w_data[21] => reg32:reg:31:reg.datain[21]
p_w_data[22] => reg32:reg:0:reg.datain[22]
p_w_data[22] => reg32:reg:1:reg.datain[22]
p_w_data[22] => reg32:reg:2:reg.datain[22]
p_w_data[22] => reg32:reg:3:reg.datain[22]
p_w_data[22] => reg32:reg:4:reg.datain[22]
p_w_data[22] => reg32:reg:5:reg.datain[22]
p_w_data[22] => reg32:reg:6:reg.datain[22]
p_w_data[22] => reg32:reg:7:reg.datain[22]
p_w_data[22] => reg32:reg:8:reg.datain[22]
p_w_data[22] => reg32:reg:9:reg.datain[22]
p_w_data[22] => reg32:reg:10:reg.datain[22]
p_w_data[22] => reg32:reg:11:reg.datain[22]
p_w_data[22] => reg32:reg:12:reg.datain[22]
p_w_data[22] => reg32:reg:13:reg.datain[22]
p_w_data[22] => reg32:reg:14:reg.datain[22]
p_w_data[22] => reg32:reg:15:reg.datain[22]
p_w_data[22] => reg32:reg:16:reg.datain[22]
p_w_data[22] => reg32:reg:17:reg.datain[22]
p_w_data[22] => reg32:reg:18:reg.datain[22]
p_w_data[22] => reg32:reg:19:reg.datain[22]
p_w_data[22] => reg32:reg:20:reg.datain[22]
p_w_data[22] => reg32:reg:21:reg.datain[22]
p_w_data[22] => reg32:reg:22:reg.datain[22]
p_w_data[22] => reg32:reg:23:reg.datain[22]
p_w_data[22] => reg32:reg:24:reg.datain[22]
p_w_data[22] => reg32:reg:25:reg.datain[22]
p_w_data[22] => reg32:reg:26:reg.datain[22]
p_w_data[22] => reg32:reg:27:reg.datain[22]
p_w_data[22] => reg32:reg:28:reg.datain[22]
p_w_data[22] => reg32:reg:29:reg.datain[22]
p_w_data[22] => reg32:reg:30:reg.datain[22]
p_w_data[22] => reg32:reg:31:reg.datain[22]
p_w_data[23] => reg32:reg:0:reg.datain[23]
p_w_data[23] => reg32:reg:1:reg.datain[23]
p_w_data[23] => reg32:reg:2:reg.datain[23]
p_w_data[23] => reg32:reg:3:reg.datain[23]
p_w_data[23] => reg32:reg:4:reg.datain[23]
p_w_data[23] => reg32:reg:5:reg.datain[23]
p_w_data[23] => reg32:reg:6:reg.datain[23]
p_w_data[23] => reg32:reg:7:reg.datain[23]
p_w_data[23] => reg32:reg:8:reg.datain[23]
p_w_data[23] => reg32:reg:9:reg.datain[23]
p_w_data[23] => reg32:reg:10:reg.datain[23]
p_w_data[23] => reg32:reg:11:reg.datain[23]
p_w_data[23] => reg32:reg:12:reg.datain[23]
p_w_data[23] => reg32:reg:13:reg.datain[23]
p_w_data[23] => reg32:reg:14:reg.datain[23]
p_w_data[23] => reg32:reg:15:reg.datain[23]
p_w_data[23] => reg32:reg:16:reg.datain[23]
p_w_data[23] => reg32:reg:17:reg.datain[23]
p_w_data[23] => reg32:reg:18:reg.datain[23]
p_w_data[23] => reg32:reg:19:reg.datain[23]
p_w_data[23] => reg32:reg:20:reg.datain[23]
p_w_data[23] => reg32:reg:21:reg.datain[23]
p_w_data[23] => reg32:reg:22:reg.datain[23]
p_w_data[23] => reg32:reg:23:reg.datain[23]
p_w_data[23] => reg32:reg:24:reg.datain[23]
p_w_data[23] => reg32:reg:25:reg.datain[23]
p_w_data[23] => reg32:reg:26:reg.datain[23]
p_w_data[23] => reg32:reg:27:reg.datain[23]
p_w_data[23] => reg32:reg:28:reg.datain[23]
p_w_data[23] => reg32:reg:29:reg.datain[23]
p_w_data[23] => reg32:reg:30:reg.datain[23]
p_w_data[23] => reg32:reg:31:reg.datain[23]
p_w_data[24] => reg32:reg:0:reg.datain[24]
p_w_data[24] => reg32:reg:1:reg.datain[24]
p_w_data[24] => reg32:reg:2:reg.datain[24]
p_w_data[24] => reg32:reg:3:reg.datain[24]
p_w_data[24] => reg32:reg:4:reg.datain[24]
p_w_data[24] => reg32:reg:5:reg.datain[24]
p_w_data[24] => reg32:reg:6:reg.datain[24]
p_w_data[24] => reg32:reg:7:reg.datain[24]
p_w_data[24] => reg32:reg:8:reg.datain[24]
p_w_data[24] => reg32:reg:9:reg.datain[24]
p_w_data[24] => reg32:reg:10:reg.datain[24]
p_w_data[24] => reg32:reg:11:reg.datain[24]
p_w_data[24] => reg32:reg:12:reg.datain[24]
p_w_data[24] => reg32:reg:13:reg.datain[24]
p_w_data[24] => reg32:reg:14:reg.datain[24]
p_w_data[24] => reg32:reg:15:reg.datain[24]
p_w_data[24] => reg32:reg:16:reg.datain[24]
p_w_data[24] => reg32:reg:17:reg.datain[24]
p_w_data[24] => reg32:reg:18:reg.datain[24]
p_w_data[24] => reg32:reg:19:reg.datain[24]
p_w_data[24] => reg32:reg:20:reg.datain[24]
p_w_data[24] => reg32:reg:21:reg.datain[24]
p_w_data[24] => reg32:reg:22:reg.datain[24]
p_w_data[24] => reg32:reg:23:reg.datain[24]
p_w_data[24] => reg32:reg:24:reg.datain[24]
p_w_data[24] => reg32:reg:25:reg.datain[24]
p_w_data[24] => reg32:reg:26:reg.datain[24]
p_w_data[24] => reg32:reg:27:reg.datain[24]
p_w_data[24] => reg32:reg:28:reg.datain[24]
p_w_data[24] => reg32:reg:29:reg.datain[24]
p_w_data[24] => reg32:reg:30:reg.datain[24]
p_w_data[24] => reg32:reg:31:reg.datain[24]
p_w_data[25] => reg32:reg:0:reg.datain[25]
p_w_data[25] => reg32:reg:1:reg.datain[25]
p_w_data[25] => reg32:reg:2:reg.datain[25]
p_w_data[25] => reg32:reg:3:reg.datain[25]
p_w_data[25] => reg32:reg:4:reg.datain[25]
p_w_data[25] => reg32:reg:5:reg.datain[25]
p_w_data[25] => reg32:reg:6:reg.datain[25]
p_w_data[25] => reg32:reg:7:reg.datain[25]
p_w_data[25] => reg32:reg:8:reg.datain[25]
p_w_data[25] => reg32:reg:9:reg.datain[25]
p_w_data[25] => reg32:reg:10:reg.datain[25]
p_w_data[25] => reg32:reg:11:reg.datain[25]
p_w_data[25] => reg32:reg:12:reg.datain[25]
p_w_data[25] => reg32:reg:13:reg.datain[25]
p_w_data[25] => reg32:reg:14:reg.datain[25]
p_w_data[25] => reg32:reg:15:reg.datain[25]
p_w_data[25] => reg32:reg:16:reg.datain[25]
p_w_data[25] => reg32:reg:17:reg.datain[25]
p_w_data[25] => reg32:reg:18:reg.datain[25]
p_w_data[25] => reg32:reg:19:reg.datain[25]
p_w_data[25] => reg32:reg:20:reg.datain[25]
p_w_data[25] => reg32:reg:21:reg.datain[25]
p_w_data[25] => reg32:reg:22:reg.datain[25]
p_w_data[25] => reg32:reg:23:reg.datain[25]
p_w_data[25] => reg32:reg:24:reg.datain[25]
p_w_data[25] => reg32:reg:25:reg.datain[25]
p_w_data[25] => reg32:reg:26:reg.datain[25]
p_w_data[25] => reg32:reg:27:reg.datain[25]
p_w_data[25] => reg32:reg:28:reg.datain[25]
p_w_data[25] => reg32:reg:29:reg.datain[25]
p_w_data[25] => reg32:reg:30:reg.datain[25]
p_w_data[25] => reg32:reg:31:reg.datain[25]
p_w_data[26] => reg32:reg:0:reg.datain[26]
p_w_data[26] => reg32:reg:1:reg.datain[26]
p_w_data[26] => reg32:reg:2:reg.datain[26]
p_w_data[26] => reg32:reg:3:reg.datain[26]
p_w_data[26] => reg32:reg:4:reg.datain[26]
p_w_data[26] => reg32:reg:5:reg.datain[26]
p_w_data[26] => reg32:reg:6:reg.datain[26]
p_w_data[26] => reg32:reg:7:reg.datain[26]
p_w_data[26] => reg32:reg:8:reg.datain[26]
p_w_data[26] => reg32:reg:9:reg.datain[26]
p_w_data[26] => reg32:reg:10:reg.datain[26]
p_w_data[26] => reg32:reg:11:reg.datain[26]
p_w_data[26] => reg32:reg:12:reg.datain[26]
p_w_data[26] => reg32:reg:13:reg.datain[26]
p_w_data[26] => reg32:reg:14:reg.datain[26]
p_w_data[26] => reg32:reg:15:reg.datain[26]
p_w_data[26] => reg32:reg:16:reg.datain[26]
p_w_data[26] => reg32:reg:17:reg.datain[26]
p_w_data[26] => reg32:reg:18:reg.datain[26]
p_w_data[26] => reg32:reg:19:reg.datain[26]
p_w_data[26] => reg32:reg:20:reg.datain[26]
p_w_data[26] => reg32:reg:21:reg.datain[26]
p_w_data[26] => reg32:reg:22:reg.datain[26]
p_w_data[26] => reg32:reg:23:reg.datain[26]
p_w_data[26] => reg32:reg:24:reg.datain[26]
p_w_data[26] => reg32:reg:25:reg.datain[26]
p_w_data[26] => reg32:reg:26:reg.datain[26]
p_w_data[26] => reg32:reg:27:reg.datain[26]
p_w_data[26] => reg32:reg:28:reg.datain[26]
p_w_data[26] => reg32:reg:29:reg.datain[26]
p_w_data[26] => reg32:reg:30:reg.datain[26]
p_w_data[26] => reg32:reg:31:reg.datain[26]
p_w_data[27] => reg32:reg:0:reg.datain[27]
p_w_data[27] => reg32:reg:1:reg.datain[27]
p_w_data[27] => reg32:reg:2:reg.datain[27]
p_w_data[27] => reg32:reg:3:reg.datain[27]
p_w_data[27] => reg32:reg:4:reg.datain[27]
p_w_data[27] => reg32:reg:5:reg.datain[27]
p_w_data[27] => reg32:reg:6:reg.datain[27]
p_w_data[27] => reg32:reg:7:reg.datain[27]
p_w_data[27] => reg32:reg:8:reg.datain[27]
p_w_data[27] => reg32:reg:9:reg.datain[27]
p_w_data[27] => reg32:reg:10:reg.datain[27]
p_w_data[27] => reg32:reg:11:reg.datain[27]
p_w_data[27] => reg32:reg:12:reg.datain[27]
p_w_data[27] => reg32:reg:13:reg.datain[27]
p_w_data[27] => reg32:reg:14:reg.datain[27]
p_w_data[27] => reg32:reg:15:reg.datain[27]
p_w_data[27] => reg32:reg:16:reg.datain[27]
p_w_data[27] => reg32:reg:17:reg.datain[27]
p_w_data[27] => reg32:reg:18:reg.datain[27]
p_w_data[27] => reg32:reg:19:reg.datain[27]
p_w_data[27] => reg32:reg:20:reg.datain[27]
p_w_data[27] => reg32:reg:21:reg.datain[27]
p_w_data[27] => reg32:reg:22:reg.datain[27]
p_w_data[27] => reg32:reg:23:reg.datain[27]
p_w_data[27] => reg32:reg:24:reg.datain[27]
p_w_data[27] => reg32:reg:25:reg.datain[27]
p_w_data[27] => reg32:reg:26:reg.datain[27]
p_w_data[27] => reg32:reg:27:reg.datain[27]
p_w_data[27] => reg32:reg:28:reg.datain[27]
p_w_data[27] => reg32:reg:29:reg.datain[27]
p_w_data[27] => reg32:reg:30:reg.datain[27]
p_w_data[27] => reg32:reg:31:reg.datain[27]
p_w_data[28] => reg32:reg:0:reg.datain[28]
p_w_data[28] => reg32:reg:1:reg.datain[28]
p_w_data[28] => reg32:reg:2:reg.datain[28]
p_w_data[28] => reg32:reg:3:reg.datain[28]
p_w_data[28] => reg32:reg:4:reg.datain[28]
p_w_data[28] => reg32:reg:5:reg.datain[28]
p_w_data[28] => reg32:reg:6:reg.datain[28]
p_w_data[28] => reg32:reg:7:reg.datain[28]
p_w_data[28] => reg32:reg:8:reg.datain[28]
p_w_data[28] => reg32:reg:9:reg.datain[28]
p_w_data[28] => reg32:reg:10:reg.datain[28]
p_w_data[28] => reg32:reg:11:reg.datain[28]
p_w_data[28] => reg32:reg:12:reg.datain[28]
p_w_data[28] => reg32:reg:13:reg.datain[28]
p_w_data[28] => reg32:reg:14:reg.datain[28]
p_w_data[28] => reg32:reg:15:reg.datain[28]
p_w_data[28] => reg32:reg:16:reg.datain[28]
p_w_data[28] => reg32:reg:17:reg.datain[28]
p_w_data[28] => reg32:reg:18:reg.datain[28]
p_w_data[28] => reg32:reg:19:reg.datain[28]
p_w_data[28] => reg32:reg:20:reg.datain[28]
p_w_data[28] => reg32:reg:21:reg.datain[28]
p_w_data[28] => reg32:reg:22:reg.datain[28]
p_w_data[28] => reg32:reg:23:reg.datain[28]
p_w_data[28] => reg32:reg:24:reg.datain[28]
p_w_data[28] => reg32:reg:25:reg.datain[28]
p_w_data[28] => reg32:reg:26:reg.datain[28]
p_w_data[28] => reg32:reg:27:reg.datain[28]
p_w_data[28] => reg32:reg:28:reg.datain[28]
p_w_data[28] => reg32:reg:29:reg.datain[28]
p_w_data[28] => reg32:reg:30:reg.datain[28]
p_w_data[28] => reg32:reg:31:reg.datain[28]
p_w_data[29] => reg32:reg:0:reg.datain[29]
p_w_data[29] => reg32:reg:1:reg.datain[29]
p_w_data[29] => reg32:reg:2:reg.datain[29]
p_w_data[29] => reg32:reg:3:reg.datain[29]
p_w_data[29] => reg32:reg:4:reg.datain[29]
p_w_data[29] => reg32:reg:5:reg.datain[29]
p_w_data[29] => reg32:reg:6:reg.datain[29]
p_w_data[29] => reg32:reg:7:reg.datain[29]
p_w_data[29] => reg32:reg:8:reg.datain[29]
p_w_data[29] => reg32:reg:9:reg.datain[29]
p_w_data[29] => reg32:reg:10:reg.datain[29]
p_w_data[29] => reg32:reg:11:reg.datain[29]
p_w_data[29] => reg32:reg:12:reg.datain[29]
p_w_data[29] => reg32:reg:13:reg.datain[29]
p_w_data[29] => reg32:reg:14:reg.datain[29]
p_w_data[29] => reg32:reg:15:reg.datain[29]
p_w_data[29] => reg32:reg:16:reg.datain[29]
p_w_data[29] => reg32:reg:17:reg.datain[29]
p_w_data[29] => reg32:reg:18:reg.datain[29]
p_w_data[29] => reg32:reg:19:reg.datain[29]
p_w_data[29] => reg32:reg:20:reg.datain[29]
p_w_data[29] => reg32:reg:21:reg.datain[29]
p_w_data[29] => reg32:reg:22:reg.datain[29]
p_w_data[29] => reg32:reg:23:reg.datain[29]
p_w_data[29] => reg32:reg:24:reg.datain[29]
p_w_data[29] => reg32:reg:25:reg.datain[29]
p_w_data[29] => reg32:reg:26:reg.datain[29]
p_w_data[29] => reg32:reg:27:reg.datain[29]
p_w_data[29] => reg32:reg:28:reg.datain[29]
p_w_data[29] => reg32:reg:29:reg.datain[29]
p_w_data[29] => reg32:reg:30:reg.datain[29]
p_w_data[29] => reg32:reg:31:reg.datain[29]
p_w_data[30] => reg32:reg:0:reg.datain[30]
p_w_data[30] => reg32:reg:1:reg.datain[30]
p_w_data[30] => reg32:reg:2:reg.datain[30]
p_w_data[30] => reg32:reg:3:reg.datain[30]
p_w_data[30] => reg32:reg:4:reg.datain[30]
p_w_data[30] => reg32:reg:5:reg.datain[30]
p_w_data[30] => reg32:reg:6:reg.datain[30]
p_w_data[30] => reg32:reg:7:reg.datain[30]
p_w_data[30] => reg32:reg:8:reg.datain[30]
p_w_data[30] => reg32:reg:9:reg.datain[30]
p_w_data[30] => reg32:reg:10:reg.datain[30]
p_w_data[30] => reg32:reg:11:reg.datain[30]
p_w_data[30] => reg32:reg:12:reg.datain[30]
p_w_data[30] => reg32:reg:13:reg.datain[30]
p_w_data[30] => reg32:reg:14:reg.datain[30]
p_w_data[30] => reg32:reg:15:reg.datain[30]
p_w_data[30] => reg32:reg:16:reg.datain[30]
p_w_data[30] => reg32:reg:17:reg.datain[30]
p_w_data[30] => reg32:reg:18:reg.datain[30]
p_w_data[30] => reg32:reg:19:reg.datain[30]
p_w_data[30] => reg32:reg:20:reg.datain[30]
p_w_data[30] => reg32:reg:21:reg.datain[30]
p_w_data[30] => reg32:reg:22:reg.datain[30]
p_w_data[30] => reg32:reg:23:reg.datain[30]
p_w_data[30] => reg32:reg:24:reg.datain[30]
p_w_data[30] => reg32:reg:25:reg.datain[30]
p_w_data[30] => reg32:reg:26:reg.datain[30]
p_w_data[30] => reg32:reg:27:reg.datain[30]
p_w_data[30] => reg32:reg:28:reg.datain[30]
p_w_data[30] => reg32:reg:29:reg.datain[30]
p_w_data[30] => reg32:reg:30:reg.datain[30]
p_w_data[30] => reg32:reg:31:reg.datain[30]
p_w_data[31] => reg32:reg:0:reg.datain[31]
p_w_data[31] => reg32:reg:1:reg.datain[31]
p_w_data[31] => reg32:reg:2:reg.datain[31]
p_w_data[31] => reg32:reg:3:reg.datain[31]
p_w_data[31] => reg32:reg:4:reg.datain[31]
p_w_data[31] => reg32:reg:5:reg.datain[31]
p_w_data[31] => reg32:reg:6:reg.datain[31]
p_w_data[31] => reg32:reg:7:reg.datain[31]
p_w_data[31] => reg32:reg:8:reg.datain[31]
p_w_data[31] => reg32:reg:9:reg.datain[31]
p_w_data[31] => reg32:reg:10:reg.datain[31]
p_w_data[31] => reg32:reg:11:reg.datain[31]
p_w_data[31] => reg32:reg:12:reg.datain[31]
p_w_data[31] => reg32:reg:13:reg.datain[31]
p_w_data[31] => reg32:reg:14:reg.datain[31]
p_w_data[31] => reg32:reg:15:reg.datain[31]
p_w_data[31] => reg32:reg:16:reg.datain[31]
p_w_data[31] => reg32:reg:17:reg.datain[31]
p_w_data[31] => reg32:reg:18:reg.datain[31]
p_w_data[31] => reg32:reg:19:reg.datain[31]
p_w_data[31] => reg32:reg:20:reg.datain[31]
p_w_data[31] => reg32:reg:21:reg.datain[31]
p_w_data[31] => reg32:reg:22:reg.datain[31]
p_w_data[31] => reg32:reg:23:reg.datain[31]
p_w_data[31] => reg32:reg:24:reg.datain[31]
p_w_data[31] => reg32:reg:25:reg.datain[31]
p_w_data[31] => reg32:reg:26:reg.datain[31]
p_w_data[31] => reg32:reg:27:reg.datain[31]
p_w_data[31] => reg32:reg:28:reg.datain[31]
p_w_data[31] => reg32:reg:29:reg.datain[31]
p_w_data[31] => reg32:reg:30:reg.datain[31]
p_w_data[31] => reg32:reg:31:reg.datain[31]
outa[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
outa[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
outa[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
outa[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
outa[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
outa[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
outa[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
outa[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
outa[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
outa[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
outa[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
outa[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
outa[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
outa[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
outa[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
outa[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
outa[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
outa[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
outa[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
outa[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
outa[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
outa[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
outa[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
outa[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
outa[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
outa[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
outa[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
outa[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
outa[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
outa[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
outa[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
outa[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
outb[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
outb[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
outb[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
outb[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
outb[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
outb[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
outb[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
outb[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
outb[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
outb[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
outb[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
outb[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
outb[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
outb[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
outb[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
outb[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
outb[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
outb[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
outb[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
outb[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
outb[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
outb[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
outb[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
outb[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
outb[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
outb[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
outb[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
outb[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
outb[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
outb[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
outb[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
outb[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:0:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:1:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:2:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:3:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:4:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:5:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:6:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:7:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:8:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:9:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:10:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:11:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:12:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:13:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:14:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:15:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:16:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:17:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:18:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:19:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:20:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:21:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:22:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:23:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:24:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:25:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:26:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:27:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:28:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:29:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:30:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|banco_reg_32_generate:br_0|reg32:\reg:31:reg
clk => reg_out[0]~reg0.CLK
clk => reg_out[1]~reg0.CLK
clk => reg_out[2]~reg0.CLK
clk => reg_out[3]~reg0.CLK
clk => reg_out[4]~reg0.CLK
clk => reg_out[5]~reg0.CLK
clk => reg_out[6]~reg0.CLK
clk => reg_out[7]~reg0.CLK
clk => reg_out[8]~reg0.CLK
clk => reg_out[9]~reg0.CLK
clk => reg_out[10]~reg0.CLK
clk => reg_out[11]~reg0.CLK
clk => reg_out[12]~reg0.CLK
clk => reg_out[13]~reg0.CLK
clk => reg_out[14]~reg0.CLK
clk => reg_out[15]~reg0.CLK
clk => reg_out[16]~reg0.CLK
clk => reg_out[17]~reg0.CLK
clk => reg_out[18]~reg0.CLK
clk => reg_out[19]~reg0.CLK
clk => reg_out[20]~reg0.CLK
clk => reg_out[21]~reg0.CLK
clk => reg_out[22]~reg0.CLK
clk => reg_out[23]~reg0.CLK
clk => reg_out[24]~reg0.CLK
clk => reg_out[25]~reg0.CLK
clk => reg_out[26]~reg0.CLK
clk => reg_out[27]~reg0.CLK
clk => reg_out[28]~reg0.CLK
clk => reg_out[29]~reg0.CLK
clk => reg_out[30]~reg0.CLK
clk => reg_out[31]~reg0.CLK
clear => reg_out[0]~reg0.ACLR
clear => reg_out[1]~reg0.ACLR
clear => reg_out[2]~reg0.ACLR
clear => reg_out[3]~reg0.ACLR
clear => reg_out[4]~reg0.ACLR
clear => reg_out[5]~reg0.ACLR
clear => reg_out[6]~reg0.ACLR
clear => reg_out[7]~reg0.ACLR
clear => reg_out[8]~reg0.ACLR
clear => reg_out[9]~reg0.ACLR
clear => reg_out[10]~reg0.ACLR
clear => reg_out[11]~reg0.ACLR
clear => reg_out[12]~reg0.ACLR
clear => reg_out[13]~reg0.ACLR
clear => reg_out[14]~reg0.ACLR
clear => reg_out[15]~reg0.ACLR
clear => reg_out[16]~reg0.ACLR
clear => reg_out[17]~reg0.ACLR
clear => reg_out[18]~reg0.ACLR
clear => reg_out[19]~reg0.ACLR
clear => reg_out[20]~reg0.ACLR
clear => reg_out[21]~reg0.ACLR
clear => reg_out[22]~reg0.ACLR
clear => reg_out[23]~reg0.ACLR
clear => reg_out[24]~reg0.ACLR
clear => reg_out[25]~reg0.ACLR
clear => reg_out[26]~reg0.ACLR
clear => reg_out[27]~reg0.ACLR
clear => reg_out[28]~reg0.ACLR
clear => reg_out[29]~reg0.ACLR
clear => reg_out[30]~reg0.ACLR
clear => reg_out[31]~reg0.ACLR
w_flag => reg_out[31]~reg0.ENA
w_flag => reg_out[30]~reg0.ENA
w_flag => reg_out[29]~reg0.ENA
w_flag => reg_out[28]~reg0.ENA
w_flag => reg_out[27]~reg0.ENA
w_flag => reg_out[26]~reg0.ENA
w_flag => reg_out[25]~reg0.ENA
w_flag => reg_out[24]~reg0.ENA
w_flag => reg_out[23]~reg0.ENA
w_flag => reg_out[22]~reg0.ENA
w_flag => reg_out[21]~reg0.ENA
w_flag => reg_out[20]~reg0.ENA
w_flag => reg_out[19]~reg0.ENA
w_flag => reg_out[18]~reg0.ENA
w_flag => reg_out[17]~reg0.ENA
w_flag => reg_out[16]~reg0.ENA
w_flag => reg_out[15]~reg0.ENA
w_flag => reg_out[14]~reg0.ENA
w_flag => reg_out[13]~reg0.ENA
w_flag => reg_out[12]~reg0.ENA
w_flag => reg_out[11]~reg0.ENA
w_flag => reg_out[10]~reg0.ENA
w_flag => reg_out[9]~reg0.ENA
w_flag => reg_out[8]~reg0.ENA
w_flag => reg_out[7]~reg0.ENA
w_flag => reg_out[6]~reg0.ENA
w_flag => reg_out[5]~reg0.ENA
w_flag => reg_out[4]~reg0.ENA
w_flag => reg_out[3]~reg0.ENA
w_flag => reg_out[2]~reg0.ENA
w_flag => reg_out[1]~reg0.ENA
w_flag => reg_out[0]~reg0.ENA
datain[0] => reg_out[0]~reg0.DATAIN
datain[1] => reg_out[1]~reg0.DATAIN
datain[2] => reg_out[2]~reg0.DATAIN
datain[3] => reg_out[3]~reg0.DATAIN
datain[4] => reg_out[4]~reg0.DATAIN
datain[5] => reg_out[5]~reg0.DATAIN
datain[6] => reg_out[6]~reg0.DATAIN
datain[7] => reg_out[7]~reg0.DATAIN
datain[8] => reg_out[8]~reg0.DATAIN
datain[9] => reg_out[9]~reg0.DATAIN
datain[10] => reg_out[10]~reg0.DATAIN
datain[11] => reg_out[11]~reg0.DATAIN
datain[12] => reg_out[12]~reg0.DATAIN
datain[13] => reg_out[13]~reg0.DATAIN
datain[14] => reg_out[14]~reg0.DATAIN
datain[15] => reg_out[15]~reg0.DATAIN
datain[16] => reg_out[16]~reg0.DATAIN
datain[17] => reg_out[17]~reg0.DATAIN
datain[18] => reg_out[18]~reg0.DATAIN
datain[19] => reg_out[19]~reg0.DATAIN
datain[20] => reg_out[20]~reg0.DATAIN
datain[21] => reg_out[21]~reg0.DATAIN
datain[22] => reg_out[22]~reg0.DATAIN
datain[23] => reg_out[23]~reg0.DATAIN
datain[24] => reg_out[24]~reg0.DATAIN
datain[25] => reg_out[25]~reg0.DATAIN
datain[26] => reg_out[26]~reg0.DATAIN
datain[27] => reg_out[27]~reg0.DATAIN
datain[28] => reg_out[28]~reg0.DATAIN
datain[29] => reg_out[29]~reg0.DATAIN
datain[30] => reg_out[30]~reg0.DATAIN
datain[31] => reg_out[31]~reg0.DATAIN
reg_out[0] <= reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[1] <= reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[2] <= reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[3] <= reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[4] <= reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[5] <= reg_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[6] <= reg_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[7] <= reg_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[8] <= reg_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[9] <= reg_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[10] <= reg_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[11] <= reg_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[12] <= reg_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[13] <= reg_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[14] <= reg_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[15] <= reg_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[16] <= reg_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[17] <= reg_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[18] <= reg_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[19] <= reg_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[20] <= reg_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[21] <= reg_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[22] <= reg_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[23] <= reg_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[24] <= reg_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[25] <= reg_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[26] <= reg_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[27] <= reg_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[28] <= reg_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[29] <= reg_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[30] <= reg_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_out[31] <= reg_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|ula:ula_0
clk => less~reg0.CLK
clk => equal~reg0.CLK
clk => lo[0].CLK
clk => lo[1].CLK
clk => lo[2].CLK
clk => lo[3].CLK
clk => lo[4].CLK
clk => lo[5].CLK
clk => lo[6].CLK
clk => lo[7].CLK
clk => lo[8].CLK
clk => lo[9].CLK
clk => lo[10].CLK
clk => lo[11].CLK
clk => lo[12].CLK
clk => lo[13].CLK
clk => lo[14].CLK
clk => lo[15].CLK
clk => lo[16].CLK
clk => lo[17].CLK
clk => lo[18].CLK
clk => lo[19].CLK
clk => lo[20].CLK
clk => lo[21].CLK
clk => lo[22].CLK
clk => lo[23].CLK
clk => lo[24].CLK
clk => lo[25].CLK
clk => lo[26].CLK
clk => lo[27].CLK
clk => lo[28].CLK
clk => lo[29].CLK
clk => lo[30].CLK
clk => lo[31].CLK
rst => less~reg0.ACLR
rst => equal~reg0.ACLR
rst => lo[0].ACLR
rst => lo[1].ACLR
rst => lo[2].ACLR
rst => lo[3].ACLR
rst => lo[4].ACLR
rst => lo[5].ACLR
rst => lo[6].ACLR
rst => lo[7].ACLR
rst => lo[8].ACLR
rst => lo[9].ACLR
rst => lo[10].ACLR
rst => lo[11].ACLR
rst => lo[12].ACLR
rst => lo[13].ACLR
rst => lo[14].ACLR
rst => lo[15].ACLR
rst => lo[16].ACLR
rst => lo[17].ACLR
rst => lo[18].ACLR
rst => lo[19].ACLR
rst => lo[20].ACLR
rst => lo[21].ACLR
rst => lo[22].ACLR
rst => lo[23].ACLR
rst => lo[24].ACLR
rst => lo[25].ACLR
rst => lo[26].ACLR
rst => lo[27].ACLR
rst => lo[28].ACLR
rst => lo[29].ACLR
rst => lo[30].ACLR
rst => lo[31].ACLR
dataa[0] => Add0.IN32
dataa[0] => Mult0.IN31
dataa[0] => lo.IN0
dataa[0] => lo.IN0
dataa[0] => lo.IN0
dataa[0] => ShiftLeft0.IN31
dataa[0] => ShiftRight0.IN31
dataa[0] => LessThan0.IN64
dataa[0] => Equal0.IN31
dataa[0] => Mux31.IN6
dataa[1] => Add0.IN31
dataa[1] => Mult0.IN30
dataa[1] => lo.IN0
dataa[1] => lo.IN0
dataa[1] => lo.IN0
dataa[1] => ShiftLeft0.IN30
dataa[1] => ShiftRight0.IN30
dataa[1] => LessThan0.IN63
dataa[1] => Equal0.IN30
dataa[1] => Mux30.IN6
dataa[2] => Add0.IN30
dataa[2] => Mult0.IN29
dataa[2] => lo.IN0
dataa[2] => lo.IN0
dataa[2] => lo.IN0
dataa[2] => ShiftLeft0.IN29
dataa[2] => ShiftRight0.IN29
dataa[2] => LessThan0.IN62
dataa[2] => Equal0.IN29
dataa[2] => Mux29.IN6
dataa[3] => Add0.IN29
dataa[3] => Mult0.IN28
dataa[3] => lo.IN0
dataa[3] => lo.IN0
dataa[3] => lo.IN0
dataa[3] => ShiftLeft0.IN28
dataa[3] => ShiftRight0.IN28
dataa[3] => LessThan0.IN61
dataa[3] => Equal0.IN28
dataa[3] => Mux28.IN6
dataa[4] => Add0.IN28
dataa[4] => Mult0.IN27
dataa[4] => lo.IN0
dataa[4] => lo.IN0
dataa[4] => lo.IN0
dataa[4] => ShiftLeft0.IN27
dataa[4] => ShiftRight0.IN27
dataa[4] => LessThan0.IN60
dataa[4] => Equal0.IN27
dataa[4] => Mux27.IN6
dataa[5] => Add0.IN27
dataa[5] => Mult0.IN26
dataa[5] => lo.IN0
dataa[5] => lo.IN0
dataa[5] => lo.IN0
dataa[5] => ShiftLeft0.IN26
dataa[5] => ShiftRight0.IN26
dataa[5] => LessThan0.IN59
dataa[5] => Equal0.IN26
dataa[5] => Mux26.IN6
dataa[6] => Add0.IN26
dataa[6] => Mult0.IN25
dataa[6] => lo.IN0
dataa[6] => lo.IN0
dataa[6] => lo.IN0
dataa[6] => ShiftLeft0.IN25
dataa[6] => ShiftRight0.IN25
dataa[6] => LessThan0.IN58
dataa[6] => Equal0.IN25
dataa[6] => Mux25.IN6
dataa[7] => Add0.IN25
dataa[7] => Mult0.IN24
dataa[7] => lo.IN0
dataa[7] => lo.IN0
dataa[7] => lo.IN0
dataa[7] => ShiftLeft0.IN24
dataa[7] => ShiftRight0.IN24
dataa[7] => LessThan0.IN57
dataa[7] => Equal0.IN24
dataa[7] => Mux24.IN6
dataa[8] => Add0.IN24
dataa[8] => Mult0.IN23
dataa[8] => lo.IN0
dataa[8] => lo.IN0
dataa[8] => lo.IN0
dataa[8] => ShiftLeft0.IN23
dataa[8] => ShiftRight0.IN23
dataa[8] => LessThan0.IN56
dataa[8] => Equal0.IN23
dataa[8] => Mux23.IN6
dataa[9] => Add0.IN23
dataa[9] => Mult0.IN22
dataa[9] => lo.IN0
dataa[9] => lo.IN0
dataa[9] => lo.IN0
dataa[9] => ShiftLeft0.IN22
dataa[9] => ShiftRight0.IN22
dataa[9] => LessThan0.IN55
dataa[9] => Equal0.IN22
dataa[9] => Mux22.IN6
dataa[10] => Add0.IN22
dataa[10] => Mult0.IN21
dataa[10] => lo.IN0
dataa[10] => lo.IN0
dataa[10] => lo.IN0
dataa[10] => ShiftLeft0.IN21
dataa[10] => ShiftRight0.IN21
dataa[10] => LessThan0.IN54
dataa[10] => Equal0.IN21
dataa[10] => Mux21.IN6
dataa[11] => Add0.IN21
dataa[11] => Mult0.IN20
dataa[11] => lo.IN0
dataa[11] => lo.IN0
dataa[11] => lo.IN0
dataa[11] => ShiftLeft0.IN20
dataa[11] => ShiftRight0.IN20
dataa[11] => LessThan0.IN53
dataa[11] => Equal0.IN20
dataa[11] => Mux20.IN6
dataa[12] => Add0.IN20
dataa[12] => Mult0.IN19
dataa[12] => lo.IN0
dataa[12] => lo.IN0
dataa[12] => lo.IN0
dataa[12] => ShiftLeft0.IN19
dataa[12] => ShiftRight0.IN19
dataa[12] => LessThan0.IN52
dataa[12] => Equal0.IN19
dataa[12] => Mux19.IN6
dataa[13] => Add0.IN19
dataa[13] => Mult0.IN18
dataa[13] => lo.IN0
dataa[13] => lo.IN0
dataa[13] => lo.IN0
dataa[13] => ShiftLeft0.IN18
dataa[13] => ShiftRight0.IN18
dataa[13] => LessThan0.IN51
dataa[13] => Equal0.IN18
dataa[13] => Mux18.IN6
dataa[14] => Add0.IN18
dataa[14] => Mult0.IN17
dataa[14] => lo.IN0
dataa[14] => lo.IN0
dataa[14] => lo.IN0
dataa[14] => ShiftLeft0.IN17
dataa[14] => ShiftRight0.IN17
dataa[14] => LessThan0.IN50
dataa[14] => Equal0.IN17
dataa[14] => Mux17.IN6
dataa[15] => Add0.IN17
dataa[15] => Mult0.IN16
dataa[15] => lo.IN0
dataa[15] => lo.IN0
dataa[15] => lo.IN0
dataa[15] => ShiftLeft0.IN16
dataa[15] => ShiftRight0.IN16
dataa[15] => LessThan0.IN49
dataa[15] => Equal0.IN16
dataa[15] => Mux16.IN6
dataa[16] => Add0.IN16
dataa[16] => Mult0.IN15
dataa[16] => lo.IN0
dataa[16] => lo.IN0
dataa[16] => lo.IN0
dataa[16] => ShiftLeft0.IN15
dataa[16] => ShiftRight0.IN15
dataa[16] => LessThan0.IN48
dataa[16] => Equal0.IN15
dataa[16] => Mux15.IN6
dataa[17] => Add0.IN15
dataa[17] => Mult0.IN14
dataa[17] => lo.IN0
dataa[17] => lo.IN0
dataa[17] => lo.IN0
dataa[17] => ShiftLeft0.IN14
dataa[17] => ShiftRight0.IN14
dataa[17] => LessThan0.IN47
dataa[17] => Equal0.IN14
dataa[17] => Mux14.IN6
dataa[18] => Add0.IN14
dataa[18] => Mult0.IN13
dataa[18] => lo.IN0
dataa[18] => lo.IN0
dataa[18] => lo.IN0
dataa[18] => ShiftLeft0.IN13
dataa[18] => ShiftRight0.IN13
dataa[18] => LessThan0.IN46
dataa[18] => Equal0.IN13
dataa[18] => Mux13.IN6
dataa[19] => Add0.IN13
dataa[19] => Mult0.IN12
dataa[19] => lo.IN0
dataa[19] => lo.IN0
dataa[19] => lo.IN0
dataa[19] => ShiftLeft0.IN12
dataa[19] => ShiftRight0.IN12
dataa[19] => LessThan0.IN45
dataa[19] => Equal0.IN12
dataa[19] => Mux12.IN6
dataa[20] => Add0.IN12
dataa[20] => Mult0.IN11
dataa[20] => lo.IN0
dataa[20] => lo.IN0
dataa[20] => lo.IN0
dataa[20] => ShiftLeft0.IN11
dataa[20] => ShiftRight0.IN11
dataa[20] => LessThan0.IN44
dataa[20] => Equal0.IN11
dataa[20] => Mux11.IN6
dataa[21] => Add0.IN11
dataa[21] => Mult0.IN10
dataa[21] => lo.IN0
dataa[21] => lo.IN0
dataa[21] => lo.IN0
dataa[21] => ShiftLeft0.IN10
dataa[21] => ShiftRight0.IN10
dataa[21] => LessThan0.IN43
dataa[21] => Equal0.IN10
dataa[21] => Mux10.IN6
dataa[22] => Add0.IN10
dataa[22] => Mult0.IN9
dataa[22] => lo.IN0
dataa[22] => lo.IN0
dataa[22] => lo.IN0
dataa[22] => ShiftLeft0.IN9
dataa[22] => ShiftRight0.IN9
dataa[22] => LessThan0.IN42
dataa[22] => Equal0.IN9
dataa[22] => Mux9.IN6
dataa[23] => Add0.IN9
dataa[23] => Mult0.IN8
dataa[23] => lo.IN0
dataa[23] => lo.IN0
dataa[23] => lo.IN0
dataa[23] => ShiftLeft0.IN8
dataa[23] => ShiftRight0.IN8
dataa[23] => LessThan0.IN41
dataa[23] => Equal0.IN8
dataa[23] => Mux8.IN6
dataa[24] => Add0.IN8
dataa[24] => Mult0.IN7
dataa[24] => lo.IN0
dataa[24] => lo.IN0
dataa[24] => lo.IN0
dataa[24] => ShiftLeft0.IN7
dataa[24] => ShiftRight0.IN7
dataa[24] => LessThan0.IN40
dataa[24] => Equal0.IN7
dataa[24] => Mux7.IN6
dataa[25] => Add0.IN7
dataa[25] => Mult0.IN6
dataa[25] => lo.IN0
dataa[25] => lo.IN0
dataa[25] => lo.IN0
dataa[25] => ShiftLeft0.IN6
dataa[25] => ShiftRight0.IN6
dataa[25] => LessThan0.IN39
dataa[25] => Equal0.IN6
dataa[25] => Mux6.IN6
dataa[26] => Add0.IN6
dataa[26] => Mult0.IN5
dataa[26] => lo.IN0
dataa[26] => lo.IN0
dataa[26] => lo.IN0
dataa[26] => ShiftLeft0.IN5
dataa[26] => ShiftRight0.IN5
dataa[26] => LessThan0.IN38
dataa[26] => Equal0.IN5
dataa[26] => Mux5.IN6
dataa[27] => Add0.IN5
dataa[27] => Mult0.IN4
dataa[27] => lo.IN0
dataa[27] => lo.IN0
dataa[27] => lo.IN0
dataa[27] => ShiftLeft0.IN4
dataa[27] => ShiftRight0.IN4
dataa[27] => LessThan0.IN37
dataa[27] => Equal0.IN4
dataa[27] => Mux4.IN6
dataa[28] => Add0.IN4
dataa[28] => Mult0.IN3
dataa[28] => lo.IN0
dataa[28] => lo.IN0
dataa[28] => lo.IN0
dataa[28] => ShiftLeft0.IN3
dataa[28] => ShiftRight0.IN3
dataa[28] => LessThan0.IN36
dataa[28] => Equal0.IN3
dataa[28] => Mux3.IN6
dataa[29] => Add0.IN3
dataa[29] => Mult0.IN2
dataa[29] => lo.IN0
dataa[29] => lo.IN0
dataa[29] => lo.IN0
dataa[29] => ShiftLeft0.IN2
dataa[29] => ShiftRight0.IN2
dataa[29] => LessThan0.IN35
dataa[29] => Equal0.IN2
dataa[29] => Mux2.IN6
dataa[30] => Add0.IN2
dataa[30] => Mult0.IN1
dataa[30] => lo.IN0
dataa[30] => lo.IN0
dataa[30] => lo.IN0
dataa[30] => ShiftLeft0.IN1
dataa[30] => ShiftRight0.IN1
dataa[30] => LessThan0.IN34
dataa[30] => Equal0.IN1
dataa[30] => Mux1.IN6
dataa[31] => Add0.IN1
dataa[31] => Mult0.IN0
dataa[31] => lo.IN0
dataa[31] => lo.IN0
dataa[31] => lo.IN0
dataa[31] => LessThan0.IN33
dataa[31] => Equal0.IN0
dataa[31] => Mux0.IN6
datab[0] => Add0.IN64
datab[0] => Mult0.IN63
datab[0] => lo.IN1
datab[0] => lo.IN1
datab[0] => lo.IN1
datab[0] => ShiftLeft0.IN63
datab[0] => ShiftRight0.IN63
datab[0] => Equal0.IN63
datab[0] => Mux31.IN9
datab[1] => Add0.IN63
datab[1] => Mult0.IN62
datab[1] => lo.IN1
datab[1] => lo.IN1
datab[1] => lo.IN1
datab[1] => ShiftLeft0.IN62
datab[1] => ShiftRight0.IN62
datab[1] => Equal0.IN62
datab[1] => Mux30.IN9
datab[2] => Add0.IN62
datab[2] => Mult0.IN61
datab[2] => lo.IN1
datab[2] => lo.IN1
datab[2] => lo.IN1
datab[2] => ShiftLeft0.IN61
datab[2] => ShiftRight0.IN61
datab[2] => Equal0.IN61
datab[2] => Mux29.IN9
datab[3] => Add0.IN61
datab[3] => Mult0.IN60
datab[3] => lo.IN1
datab[3] => lo.IN1
datab[3] => lo.IN1
datab[3] => ShiftLeft0.IN60
datab[3] => ShiftRight0.IN60
datab[3] => Equal0.IN60
datab[3] => Mux28.IN9
datab[4] => Add0.IN60
datab[4] => Mult0.IN59
datab[4] => lo.IN1
datab[4] => lo.IN1
datab[4] => lo.IN1
datab[4] => ShiftLeft0.IN59
datab[4] => ShiftRight0.IN59
datab[4] => Equal0.IN59
datab[4] => Mux27.IN9
datab[5] => Add0.IN59
datab[5] => Mult0.IN58
datab[5] => lo.IN1
datab[5] => lo.IN1
datab[5] => lo.IN1
datab[5] => ShiftLeft0.IN58
datab[5] => ShiftRight0.IN58
datab[5] => Equal0.IN58
datab[5] => Mux26.IN9
datab[6] => Add0.IN58
datab[6] => Mult0.IN57
datab[6] => lo.IN1
datab[6] => lo.IN1
datab[6] => lo.IN1
datab[6] => ShiftLeft0.IN57
datab[6] => ShiftRight0.IN57
datab[6] => Equal0.IN57
datab[6] => Mux25.IN9
datab[7] => Add0.IN57
datab[7] => Mult0.IN56
datab[7] => lo.IN1
datab[7] => lo.IN1
datab[7] => lo.IN1
datab[7] => ShiftLeft0.IN56
datab[7] => ShiftRight0.IN56
datab[7] => Equal0.IN56
datab[7] => Mux24.IN9
datab[8] => Add0.IN56
datab[8] => Mult0.IN55
datab[8] => lo.IN1
datab[8] => lo.IN1
datab[8] => lo.IN1
datab[8] => ShiftLeft0.IN55
datab[8] => ShiftRight0.IN55
datab[8] => Equal0.IN55
datab[8] => Mux23.IN9
datab[9] => Add0.IN55
datab[9] => Mult0.IN54
datab[9] => lo.IN1
datab[9] => lo.IN1
datab[9] => lo.IN1
datab[9] => ShiftLeft0.IN54
datab[9] => ShiftRight0.IN54
datab[9] => Equal0.IN54
datab[9] => Mux22.IN9
datab[10] => Add0.IN54
datab[10] => Mult0.IN53
datab[10] => lo.IN1
datab[10] => lo.IN1
datab[10] => lo.IN1
datab[10] => ShiftLeft0.IN53
datab[10] => ShiftRight0.IN53
datab[10] => Equal0.IN53
datab[10] => Mux21.IN9
datab[11] => Add0.IN53
datab[11] => Mult0.IN52
datab[11] => lo.IN1
datab[11] => lo.IN1
datab[11] => lo.IN1
datab[11] => ShiftLeft0.IN52
datab[11] => ShiftRight0.IN52
datab[11] => Equal0.IN52
datab[11] => Mux20.IN9
datab[12] => Add0.IN52
datab[12] => Mult0.IN51
datab[12] => lo.IN1
datab[12] => lo.IN1
datab[12] => lo.IN1
datab[12] => ShiftLeft0.IN51
datab[12] => ShiftRight0.IN51
datab[12] => Equal0.IN51
datab[12] => Mux19.IN9
datab[13] => Add0.IN51
datab[13] => Mult0.IN50
datab[13] => lo.IN1
datab[13] => lo.IN1
datab[13] => lo.IN1
datab[13] => ShiftLeft0.IN50
datab[13] => ShiftRight0.IN50
datab[13] => Equal0.IN50
datab[13] => Mux18.IN9
datab[14] => Add0.IN50
datab[14] => Mult0.IN49
datab[14] => lo.IN1
datab[14] => lo.IN1
datab[14] => lo.IN1
datab[14] => ShiftLeft0.IN49
datab[14] => ShiftRight0.IN49
datab[14] => Equal0.IN49
datab[14] => Mux17.IN9
datab[15] => Add0.IN49
datab[15] => Mult0.IN48
datab[15] => lo.IN1
datab[15] => lo.IN1
datab[15] => lo.IN1
datab[15] => ShiftLeft0.IN48
datab[15] => ShiftRight0.IN48
datab[15] => Equal0.IN48
datab[15] => Mux16.IN9
datab[16] => Add0.IN48
datab[16] => Mult0.IN47
datab[16] => lo.IN1
datab[16] => lo.IN1
datab[16] => lo.IN1
datab[16] => ShiftLeft0.IN47
datab[16] => ShiftRight0.IN47
datab[16] => Equal0.IN47
datab[16] => Mux15.IN9
datab[17] => Add0.IN47
datab[17] => Mult0.IN46
datab[17] => lo.IN1
datab[17] => lo.IN1
datab[17] => lo.IN1
datab[17] => ShiftLeft0.IN46
datab[17] => ShiftRight0.IN46
datab[17] => Equal0.IN46
datab[17] => Mux14.IN9
datab[18] => Add0.IN46
datab[18] => Mult0.IN45
datab[18] => lo.IN1
datab[18] => lo.IN1
datab[18] => lo.IN1
datab[18] => ShiftLeft0.IN45
datab[18] => ShiftRight0.IN45
datab[18] => Equal0.IN45
datab[18] => Mux13.IN9
datab[19] => Add0.IN45
datab[19] => Mult0.IN44
datab[19] => lo.IN1
datab[19] => lo.IN1
datab[19] => lo.IN1
datab[19] => ShiftLeft0.IN44
datab[19] => ShiftRight0.IN44
datab[19] => Equal0.IN44
datab[19] => Mux12.IN9
datab[20] => Add0.IN44
datab[20] => Mult0.IN43
datab[20] => lo.IN1
datab[20] => lo.IN1
datab[20] => lo.IN1
datab[20] => ShiftLeft0.IN43
datab[20] => ShiftRight0.IN43
datab[20] => Equal0.IN43
datab[20] => Mux11.IN9
datab[21] => Add0.IN43
datab[21] => Mult0.IN42
datab[21] => lo.IN1
datab[21] => lo.IN1
datab[21] => lo.IN1
datab[21] => ShiftLeft0.IN42
datab[21] => ShiftRight0.IN42
datab[21] => Equal0.IN42
datab[21] => Mux10.IN9
datab[22] => Add0.IN42
datab[22] => Mult0.IN41
datab[22] => lo.IN1
datab[22] => lo.IN1
datab[22] => lo.IN1
datab[22] => ShiftLeft0.IN41
datab[22] => ShiftRight0.IN41
datab[22] => Equal0.IN41
datab[22] => Mux9.IN9
datab[23] => Add0.IN41
datab[23] => Mult0.IN40
datab[23] => lo.IN1
datab[23] => lo.IN1
datab[23] => lo.IN1
datab[23] => ShiftLeft0.IN40
datab[23] => ShiftRight0.IN40
datab[23] => Equal0.IN40
datab[23] => Mux8.IN9
datab[24] => Add0.IN40
datab[24] => Mult0.IN39
datab[24] => lo.IN1
datab[24] => lo.IN1
datab[24] => lo.IN1
datab[24] => ShiftLeft0.IN39
datab[24] => ShiftRight0.IN39
datab[24] => Equal0.IN39
datab[24] => Mux7.IN9
datab[25] => Add0.IN39
datab[25] => Mult0.IN38
datab[25] => lo.IN1
datab[25] => lo.IN1
datab[25] => lo.IN1
datab[25] => ShiftLeft0.IN38
datab[25] => ShiftRight0.IN38
datab[25] => Equal0.IN38
datab[25] => Mux6.IN9
datab[26] => Add0.IN38
datab[26] => Mult0.IN37
datab[26] => lo.IN1
datab[26] => lo.IN1
datab[26] => lo.IN1
datab[26] => ShiftLeft0.IN37
datab[26] => ShiftRight0.IN37
datab[26] => Equal0.IN37
datab[26] => Mux5.IN9
datab[27] => Add0.IN37
datab[27] => Mult0.IN36
datab[27] => lo.IN1
datab[27] => lo.IN1
datab[27] => lo.IN1
datab[27] => ShiftLeft0.IN36
datab[27] => ShiftRight0.IN36
datab[27] => Equal0.IN36
datab[27] => Mux4.IN9
datab[28] => Add0.IN36
datab[28] => Mult0.IN35
datab[28] => lo.IN1
datab[28] => lo.IN1
datab[28] => lo.IN1
datab[28] => ShiftLeft0.IN35
datab[28] => ShiftRight0.IN35
datab[28] => Equal0.IN35
datab[28] => Mux3.IN9
datab[29] => Add0.IN35
datab[29] => Mult0.IN34
datab[29] => lo.IN1
datab[29] => lo.IN1
datab[29] => lo.IN1
datab[29] => ShiftLeft0.IN34
datab[29] => ShiftRight0.IN34
datab[29] => Equal0.IN34
datab[29] => Mux2.IN9
datab[30] => Add0.IN34
datab[30] => Mult0.IN33
datab[30] => lo.IN1
datab[30] => lo.IN1
datab[30] => lo.IN1
datab[30] => ShiftLeft0.IN33
datab[30] => ShiftRight0.IN33
datab[30] => Equal0.IN33
datab[30] => Mux1.IN9
datab[31] => Add0.IN33
datab[31] => Mult0.IN32
datab[31] => lo.IN1
datab[31] => lo.IN1
datab[31] => lo.IN1
datab[31] => ShiftLeft0.IN32
datab[31] => ShiftRight0.IN32
datab[31] => Equal0.IN32
datab[31] => Mux0.IN9
ulaop[0] => Mux0.IN15
ulaop[0] => Mux1.IN15
ulaop[0] => Mux2.IN15
ulaop[0] => Mux3.IN15
ulaop[0] => Mux4.IN15
ulaop[0] => Mux5.IN15
ulaop[0] => Mux6.IN15
ulaop[0] => Mux7.IN15
ulaop[0] => Mux8.IN15
ulaop[0] => Mux9.IN15
ulaop[0] => Mux10.IN15
ulaop[0] => Mux11.IN15
ulaop[0] => Mux12.IN15
ulaop[0] => Mux13.IN15
ulaop[0] => Mux14.IN15
ulaop[0] => Mux15.IN15
ulaop[0] => Mux16.IN15
ulaop[0] => Mux17.IN15
ulaop[0] => Mux18.IN15
ulaop[0] => Mux19.IN15
ulaop[0] => Mux20.IN15
ulaop[0] => Mux21.IN15
ulaop[0] => Mux22.IN15
ulaop[0] => Mux23.IN15
ulaop[0] => Mux24.IN15
ulaop[0] => Mux25.IN15
ulaop[0] => Mux26.IN15
ulaop[0] => Mux27.IN15
ulaop[0] => Mux28.IN15
ulaop[0] => Mux29.IN15
ulaop[0] => Mux30.IN15
ulaop[0] => Mux31.IN15
ulaop[0] => Mux32.IN7
ulaop[0] => Mux33.IN7
ulaop[1] => Mux0.IN14
ulaop[1] => Mux1.IN14
ulaop[1] => Mux2.IN14
ulaop[1] => Mux3.IN14
ulaop[1] => Mux4.IN14
ulaop[1] => Mux5.IN14
ulaop[1] => Mux6.IN14
ulaop[1] => Mux7.IN14
ulaop[1] => Mux8.IN14
ulaop[1] => Mux9.IN14
ulaop[1] => Mux10.IN14
ulaop[1] => Mux11.IN14
ulaop[1] => Mux12.IN14
ulaop[1] => Mux13.IN14
ulaop[1] => Mux14.IN14
ulaop[1] => Mux15.IN14
ulaop[1] => Mux16.IN14
ulaop[1] => Mux17.IN14
ulaop[1] => Mux18.IN14
ulaop[1] => Mux19.IN14
ulaop[1] => Mux20.IN14
ulaop[1] => Mux21.IN14
ulaop[1] => Mux22.IN14
ulaop[1] => Mux23.IN14
ulaop[1] => Mux24.IN14
ulaop[1] => Mux25.IN14
ulaop[1] => Mux26.IN14
ulaop[1] => Mux27.IN14
ulaop[1] => Mux28.IN14
ulaop[1] => Mux29.IN14
ulaop[1] => Mux30.IN14
ulaop[1] => Mux31.IN14
ulaop[1] => Mux32.IN6
ulaop[1] => Mux33.IN6
ulaop[2] => Mux0.IN13
ulaop[2] => Mux1.IN13
ulaop[2] => Mux2.IN13
ulaop[2] => Mux3.IN13
ulaop[2] => Mux4.IN13
ulaop[2] => Mux5.IN13
ulaop[2] => Mux6.IN13
ulaop[2] => Mux7.IN13
ulaop[2] => Mux8.IN13
ulaop[2] => Mux9.IN13
ulaop[2] => Mux10.IN13
ulaop[2] => Mux11.IN13
ulaop[2] => Mux12.IN13
ulaop[2] => Mux13.IN13
ulaop[2] => Mux14.IN13
ulaop[2] => Mux15.IN13
ulaop[2] => Mux16.IN13
ulaop[2] => Mux17.IN13
ulaop[2] => Mux18.IN13
ulaop[2] => Mux19.IN13
ulaop[2] => Mux20.IN13
ulaop[2] => Mux21.IN13
ulaop[2] => Mux22.IN13
ulaop[2] => Mux23.IN13
ulaop[2] => Mux24.IN13
ulaop[2] => Mux25.IN13
ulaop[2] => Mux26.IN13
ulaop[2] => Mux27.IN13
ulaop[2] => Mux28.IN13
ulaop[2] => Mux29.IN13
ulaop[2] => Mux30.IN13
ulaop[2] => Mux31.IN13
ulaop[2] => Mux32.IN5
ulaop[2] => Mux33.IN5
ulaop[3] => Mux0.IN12
ulaop[3] => Mux1.IN12
ulaop[3] => Mux2.IN12
ulaop[3] => Mux3.IN12
ulaop[3] => Mux4.IN12
ulaop[3] => Mux5.IN12
ulaop[3] => Mux6.IN12
ulaop[3] => Mux7.IN12
ulaop[3] => Mux8.IN12
ulaop[3] => Mux9.IN12
ulaop[3] => Mux10.IN12
ulaop[3] => Mux11.IN12
ulaop[3] => Mux12.IN12
ulaop[3] => Mux13.IN12
ulaop[3] => Mux14.IN12
ulaop[3] => Mux15.IN12
ulaop[3] => Mux16.IN12
ulaop[3] => Mux17.IN12
ulaop[3] => Mux18.IN12
ulaop[3] => Mux19.IN12
ulaop[3] => Mux20.IN12
ulaop[3] => Mux21.IN12
ulaop[3] => Mux22.IN12
ulaop[3] => Mux23.IN12
ulaop[3] => Mux24.IN12
ulaop[3] => Mux25.IN12
ulaop[3] => Mux26.IN12
ulaop[3] => Mux27.IN12
ulaop[3] => Mux28.IN12
ulaop[3] => Mux29.IN12
ulaop[3] => Mux30.IN12
ulaop[3] => Mux31.IN12
ulaop[3] => Mux32.IN4
ulaop[3] => Mux33.IN4
ulaop[4] => Mux0.IN11
ulaop[4] => Mux1.IN11
ulaop[4] => Mux2.IN11
ulaop[4] => Mux3.IN11
ulaop[4] => Mux4.IN11
ulaop[4] => Mux5.IN11
ulaop[4] => Mux6.IN11
ulaop[4] => Mux7.IN11
ulaop[4] => Mux8.IN11
ulaop[4] => Mux9.IN11
ulaop[4] => Mux10.IN11
ulaop[4] => Mux11.IN11
ulaop[4] => Mux12.IN11
ulaop[4] => Mux13.IN11
ulaop[4] => Mux14.IN11
ulaop[4] => Mux15.IN11
ulaop[4] => Mux16.IN11
ulaop[4] => Mux17.IN11
ulaop[4] => Mux18.IN11
ulaop[4] => Mux19.IN11
ulaop[4] => Mux20.IN11
ulaop[4] => Mux21.IN11
ulaop[4] => Mux22.IN11
ulaop[4] => Mux23.IN11
ulaop[4] => Mux24.IN11
ulaop[4] => Mux25.IN11
ulaop[4] => Mux26.IN11
ulaop[4] => Mux27.IN11
ulaop[4] => Mux28.IN11
ulaop[4] => Mux29.IN11
ulaop[4] => Mux30.IN11
ulaop[4] => Mux31.IN11
ulaop[4] => Mux32.IN3
ulaop[4] => Mux33.IN3
ulaop[5] => Mux0.IN10
ulaop[5] => Mux1.IN10
ulaop[5] => Mux2.IN10
ulaop[5] => Mux3.IN10
ulaop[5] => Mux4.IN10
ulaop[5] => Mux5.IN10
ulaop[5] => Mux6.IN10
ulaop[5] => Mux7.IN10
ulaop[5] => Mux8.IN10
ulaop[5] => Mux9.IN10
ulaop[5] => Mux10.IN10
ulaop[5] => Mux11.IN10
ulaop[5] => Mux12.IN10
ulaop[5] => Mux13.IN10
ulaop[5] => Mux14.IN10
ulaop[5] => Mux15.IN10
ulaop[5] => Mux16.IN10
ulaop[5] => Mux17.IN10
ulaop[5] => Mux18.IN10
ulaop[5] => Mux19.IN10
ulaop[5] => Mux20.IN10
ulaop[5] => Mux21.IN10
ulaop[5] => Mux22.IN10
ulaop[5] => Mux23.IN10
ulaop[5] => Mux24.IN10
ulaop[5] => Mux25.IN10
ulaop[5] => Mux26.IN10
ulaop[5] => Mux27.IN10
ulaop[5] => Mux28.IN10
ulaop[5] => Mux29.IN10
ulaop[5] => Mux30.IN10
ulaop[5] => Mux31.IN10
ulaop[5] => Mux32.IN2
ulaop[5] => Mux33.IN2
equal <= equal~reg0.DB_MAX_OUTPUT_PORT_TYPE
less <= less~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_lsb[0] <= lo[0].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[1] <= lo[1].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[2] <= lo[2].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[3] <= lo[3].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[4] <= lo[4].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[5] <= lo[5].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[6] <= lo[6].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[7] <= lo[7].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[8] <= lo[8].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[9] <= lo[9].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[10] <= lo[10].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[11] <= lo[11].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[12] <= lo[12].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[13] <= lo[13].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[14] <= lo[14].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[15] <= lo[15].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[16] <= lo[16].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[17] <= lo[17].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[18] <= lo[18].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[19] <= lo[19].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[20] <= lo[20].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[21] <= lo[21].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[22] <= lo[22].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[23] <= lo[23].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[24] <= lo[24].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[25] <= lo[25].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[26] <= lo[26].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[27] <= lo[27].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[28] <= lo[28].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[29] <= lo[29].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[30] <= lo[30].DB_MAX_OUTPUT_PORT_TYPE
out_lsb[31] <= lo[31].DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|mux:mux_d
mux_in_0[0] => Selector31.IN3
mux_in_0[1] => Selector30.IN3
mux_in_0[2] => Selector29.IN3
mux_in_0[3] => Selector28.IN3
mux_in_0[4] => Selector27.IN3
mux_in_0[5] => Selector26.IN3
mux_in_0[6] => Selector25.IN3
mux_in_0[7] => Selector24.IN3
mux_in_0[8] => Selector23.IN3
mux_in_0[9] => Selector22.IN3
mux_in_0[10] => Selector21.IN3
mux_in_0[11] => Selector20.IN3
mux_in_0[12] => Selector19.IN3
mux_in_0[13] => Selector18.IN3
mux_in_0[14] => Selector17.IN3
mux_in_0[15] => Selector16.IN3
mux_in_0[16] => Selector15.IN3
mux_in_0[17] => Selector14.IN3
mux_in_0[18] => Selector13.IN3
mux_in_0[19] => Selector12.IN3
mux_in_0[20] => Selector11.IN3
mux_in_0[21] => Selector10.IN3
mux_in_0[22] => Selector9.IN3
mux_in_0[23] => Selector8.IN3
mux_in_0[24] => Selector7.IN3
mux_in_0[25] => Selector6.IN3
mux_in_0[26] => Selector5.IN3
mux_in_0[27] => Selector4.IN3
mux_in_0[28] => Selector3.IN3
mux_in_0[29] => Selector2.IN3
mux_in_0[30] => Selector1.IN3
mux_in_0[31] => Selector0.IN3
mux_in_1[0] => Selector31.IN4
mux_in_1[1] => Selector30.IN4
mux_in_1[2] => Selector29.IN4
mux_in_1[3] => Selector28.IN4
mux_in_1[4] => Selector27.IN4
mux_in_1[5] => Selector26.IN4
mux_in_1[6] => Selector25.IN4
mux_in_1[7] => Selector24.IN4
mux_in_1[8] => Selector23.IN4
mux_in_1[9] => Selector22.IN4
mux_in_1[10] => Selector21.IN4
mux_in_1[11] => Selector20.IN4
mux_in_1[12] => Selector19.IN4
mux_in_1[13] => Selector18.IN4
mux_in_1[14] => Selector17.IN4
mux_in_1[15] => Selector16.IN4
mux_in_1[16] => Selector15.IN4
mux_in_1[17] => Selector14.IN4
mux_in_1[18] => Selector13.IN4
mux_in_1[19] => Selector12.IN4
mux_in_1[20] => Selector11.IN4
mux_in_1[21] => Selector10.IN4
mux_in_1[22] => Selector9.IN4
mux_in_1[23] => Selector8.IN4
mux_in_1[24] => Selector7.IN4
mux_in_1[25] => Selector6.IN4
mux_in_1[26] => Selector5.IN4
mux_in_1[27] => Selector4.IN4
mux_in_1[28] => Selector3.IN4
mux_in_1[29] => Selector2.IN4
mux_in_1[30] => Selector1.IN4
mux_in_1[31] => Selector0.IN4
mux_sel => Selector0.IN5
mux_sel => Selector1.IN5
mux_sel => Selector2.IN5
mux_sel => Selector3.IN5
mux_sel => Selector4.IN5
mux_sel => Selector5.IN5
mux_sel => Selector6.IN5
mux_sel => Selector7.IN5
mux_sel => Selector8.IN5
mux_sel => Selector9.IN5
mux_sel => Selector10.IN5
mux_sel => Selector11.IN5
mux_sel => Selector12.IN5
mux_sel => Selector13.IN5
mux_sel => Selector14.IN5
mux_sel => Selector15.IN5
mux_sel => Selector16.IN5
mux_sel => Selector17.IN5
mux_sel => Selector18.IN5
mux_sel => Selector19.IN5
mux_sel => Selector20.IN5
mux_sel => Selector21.IN5
mux_sel => Selector22.IN5
mux_sel => Selector23.IN5
mux_sel => Selector24.IN5
mux_sel => Selector25.IN5
mux_sel => Selector26.IN5
mux_sel => Selector27.IN5
mux_sel => Selector28.IN5
mux_sel => Selector29.IN5
mux_sel => Selector30.IN5
mux_sel => Selector31.IN5
mux_sel => Selector0.IN1
mux_sel => Selector1.IN1
mux_sel => Selector2.IN1
mux_sel => Selector3.IN1
mux_sel => Selector4.IN1
mux_sel => Selector5.IN1
mux_sel => Selector6.IN1
mux_sel => Selector7.IN1
mux_sel => Selector8.IN1
mux_sel => Selector9.IN1
mux_sel => Selector10.IN1
mux_sel => Selector11.IN1
mux_sel => Selector12.IN1
mux_sel => Selector13.IN1
mux_sel => Selector14.IN1
mux_sel => Selector15.IN1
mux_sel => Selector16.IN1
mux_sel => Selector17.IN1
mux_sel => Selector18.IN1
mux_sel => Selector19.IN1
mux_sel => Selector20.IN1
mux_sel => Selector21.IN1
mux_sel => Selector22.IN1
mux_sel => Selector23.IN1
mux_sel => Selector24.IN1
mux_sel => Selector25.IN1
mux_sel => Selector26.IN1
mux_sel => Selector27.IN1
mux_sel => Selector28.IN1
mux_sel => Selector29.IN1
mux_sel => Selector30.IN1
mux_sel => Selector31.IN1
mux_out[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
mux_out[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|mux:mux_e
mux_in_0[0] => Selector31.IN3
mux_in_0[1] => Selector30.IN3
mux_in_0[2] => Selector29.IN3
mux_in_0[3] => Selector28.IN3
mux_in_0[4] => Selector27.IN3
mux_in_0[5] => Selector26.IN3
mux_in_0[6] => Selector25.IN3
mux_in_0[7] => Selector24.IN3
mux_in_0[8] => Selector23.IN3
mux_in_0[9] => Selector22.IN3
mux_in_0[10] => Selector21.IN3
mux_in_0[11] => Selector20.IN3
mux_in_0[12] => Selector19.IN3
mux_in_0[13] => Selector18.IN3
mux_in_0[14] => Selector17.IN3
mux_in_0[15] => Selector16.IN3
mux_in_0[16] => Selector15.IN3
mux_in_0[17] => Selector14.IN3
mux_in_0[18] => Selector13.IN3
mux_in_0[19] => Selector12.IN3
mux_in_0[20] => Selector11.IN3
mux_in_0[21] => Selector10.IN3
mux_in_0[22] => Selector9.IN3
mux_in_0[23] => Selector8.IN3
mux_in_0[24] => Selector7.IN3
mux_in_0[25] => Selector6.IN3
mux_in_0[26] => Selector5.IN3
mux_in_0[27] => Selector4.IN3
mux_in_0[28] => Selector3.IN3
mux_in_0[29] => Selector2.IN3
mux_in_0[30] => Selector1.IN3
mux_in_0[31] => Selector0.IN3
mux_in_1[0] => Selector31.IN4
mux_in_1[1] => Selector30.IN4
mux_in_1[2] => Selector29.IN4
mux_in_1[3] => Selector28.IN4
mux_in_1[4] => Selector27.IN4
mux_in_1[5] => Selector26.IN4
mux_in_1[6] => Selector25.IN4
mux_in_1[7] => Selector24.IN4
mux_in_1[8] => Selector23.IN4
mux_in_1[9] => Selector22.IN4
mux_in_1[10] => Selector21.IN4
mux_in_1[11] => Selector20.IN4
mux_in_1[12] => Selector19.IN4
mux_in_1[13] => Selector18.IN4
mux_in_1[14] => Selector17.IN4
mux_in_1[15] => Selector16.IN4
mux_in_1[16] => Selector15.IN4
mux_in_1[17] => Selector14.IN4
mux_in_1[18] => Selector13.IN4
mux_in_1[19] => Selector12.IN4
mux_in_1[20] => Selector11.IN4
mux_in_1[21] => Selector10.IN4
mux_in_1[22] => Selector9.IN4
mux_in_1[23] => Selector8.IN4
mux_in_1[24] => Selector7.IN4
mux_in_1[25] => Selector6.IN4
mux_in_1[26] => Selector5.IN4
mux_in_1[27] => Selector4.IN4
mux_in_1[28] => Selector3.IN4
mux_in_1[29] => Selector2.IN4
mux_in_1[30] => Selector1.IN4
mux_in_1[31] => Selector0.IN4
mux_sel => Selector0.IN5
mux_sel => Selector1.IN5
mux_sel => Selector2.IN5
mux_sel => Selector3.IN5
mux_sel => Selector4.IN5
mux_sel => Selector5.IN5
mux_sel => Selector6.IN5
mux_sel => Selector7.IN5
mux_sel => Selector8.IN5
mux_sel => Selector9.IN5
mux_sel => Selector10.IN5
mux_sel => Selector11.IN5
mux_sel => Selector12.IN5
mux_sel => Selector13.IN5
mux_sel => Selector14.IN5
mux_sel => Selector15.IN5
mux_sel => Selector16.IN5
mux_sel => Selector17.IN5
mux_sel => Selector18.IN5
mux_sel => Selector19.IN5
mux_sel => Selector20.IN5
mux_sel => Selector21.IN5
mux_sel => Selector22.IN5
mux_sel => Selector23.IN5
mux_sel => Selector24.IN5
mux_sel => Selector25.IN5
mux_sel => Selector26.IN5
mux_sel => Selector27.IN5
mux_sel => Selector28.IN5
mux_sel => Selector29.IN5
mux_sel => Selector30.IN5
mux_sel => Selector31.IN5
mux_sel => Selector0.IN1
mux_sel => Selector1.IN1
mux_sel => Selector2.IN1
mux_sel => Selector3.IN1
mux_sel => Selector4.IN1
mux_sel => Selector5.IN1
mux_sel => Selector6.IN1
mux_sel => Selector7.IN1
mux_sel => Selector8.IN1
mux_sel => Selector9.IN1
mux_sel => Selector10.IN1
mux_sel => Selector11.IN1
mux_sel => Selector12.IN1
mux_sel => Selector13.IN1
mux_sel => Selector14.IN1
mux_sel => Selector15.IN1
mux_sel => Selector16.IN1
mux_sel => Selector17.IN1
mux_sel => Selector18.IN1
mux_sel => Selector19.IN1
mux_sel => Selector20.IN1
mux_sel => Selector21.IN1
mux_sel => Selector22.IN1
mux_sel => Selector23.IN1
mux_sel => Selector24.IN1
mux_sel => Selector25.IN1
mux_sel => Selector26.IN1
mux_sel => Selector27.IN1
mux_sel => Selector28.IN1
mux_sel => Selector29.IN1
mux_sel => Selector30.IN1
mux_sel => Selector31.IN1
mux_out[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
mux_out[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|mux:mux_c
mux_in_0[0] => Selector31.IN3
mux_in_0[1] => Selector30.IN3
mux_in_0[2] => Selector29.IN3
mux_in_0[3] => Selector28.IN3
mux_in_0[4] => Selector27.IN3
mux_in_0[5] => Selector26.IN3
mux_in_0[6] => Selector25.IN3
mux_in_0[7] => Selector24.IN3
mux_in_0[8] => Selector23.IN3
mux_in_0[9] => Selector22.IN3
mux_in_0[10] => Selector21.IN3
mux_in_0[11] => Selector20.IN3
mux_in_0[12] => Selector19.IN3
mux_in_0[13] => Selector18.IN3
mux_in_0[14] => Selector17.IN3
mux_in_0[15] => Selector16.IN3
mux_in_0[16] => Selector15.IN3
mux_in_0[17] => Selector14.IN3
mux_in_0[18] => Selector13.IN3
mux_in_0[19] => Selector12.IN3
mux_in_0[20] => Selector11.IN3
mux_in_0[21] => Selector10.IN3
mux_in_0[22] => Selector9.IN3
mux_in_0[23] => Selector8.IN3
mux_in_0[24] => Selector7.IN3
mux_in_0[25] => Selector6.IN3
mux_in_0[26] => Selector5.IN3
mux_in_0[27] => Selector4.IN3
mux_in_0[28] => Selector3.IN3
mux_in_0[29] => Selector2.IN3
mux_in_0[30] => Selector1.IN3
mux_in_0[31] => Selector0.IN3
mux_in_1[0] => Selector31.IN4
mux_in_1[1] => Selector30.IN4
mux_in_1[2] => Selector29.IN4
mux_in_1[3] => Selector28.IN4
mux_in_1[4] => Selector27.IN4
mux_in_1[5] => Selector26.IN4
mux_in_1[6] => Selector25.IN4
mux_in_1[7] => Selector24.IN4
mux_in_1[8] => Selector23.IN4
mux_in_1[9] => Selector22.IN4
mux_in_1[10] => Selector21.IN4
mux_in_1[11] => Selector20.IN4
mux_in_1[12] => Selector19.IN4
mux_in_1[13] => Selector18.IN4
mux_in_1[14] => Selector17.IN4
mux_in_1[15] => Selector16.IN4
mux_in_1[16] => Selector15.IN4
mux_in_1[17] => Selector14.IN4
mux_in_1[18] => Selector13.IN4
mux_in_1[19] => Selector12.IN4
mux_in_1[20] => Selector11.IN4
mux_in_1[21] => Selector10.IN4
mux_in_1[22] => Selector9.IN4
mux_in_1[23] => Selector8.IN4
mux_in_1[24] => Selector7.IN4
mux_in_1[25] => Selector6.IN4
mux_in_1[26] => Selector5.IN4
mux_in_1[27] => Selector4.IN4
mux_in_1[28] => Selector3.IN4
mux_in_1[29] => Selector2.IN4
mux_in_1[30] => Selector1.IN4
mux_in_1[31] => Selector0.IN4
mux_sel => Selector0.IN5
mux_sel => Selector1.IN5
mux_sel => Selector2.IN5
mux_sel => Selector3.IN5
mux_sel => Selector4.IN5
mux_sel => Selector5.IN5
mux_sel => Selector6.IN5
mux_sel => Selector7.IN5
mux_sel => Selector8.IN5
mux_sel => Selector9.IN5
mux_sel => Selector10.IN5
mux_sel => Selector11.IN5
mux_sel => Selector12.IN5
mux_sel => Selector13.IN5
mux_sel => Selector14.IN5
mux_sel => Selector15.IN5
mux_sel => Selector16.IN5
mux_sel => Selector17.IN5
mux_sel => Selector18.IN5
mux_sel => Selector19.IN5
mux_sel => Selector20.IN5
mux_sel => Selector21.IN5
mux_sel => Selector22.IN5
mux_sel => Selector23.IN5
mux_sel => Selector24.IN5
mux_sel => Selector25.IN5
mux_sel => Selector26.IN5
mux_sel => Selector27.IN5
mux_sel => Selector28.IN5
mux_sel => Selector29.IN5
mux_sel => Selector30.IN5
mux_sel => Selector31.IN5
mux_sel => Selector0.IN1
mux_sel => Selector1.IN1
mux_sel => Selector2.IN1
mux_sel => Selector3.IN1
mux_sel => Selector4.IN1
mux_sel => Selector5.IN1
mux_sel => Selector6.IN1
mux_sel => Selector7.IN1
mux_sel => Selector8.IN1
mux_sel => Selector9.IN1
mux_sel => Selector10.IN1
mux_sel => Selector11.IN1
mux_sel => Selector12.IN1
mux_sel => Selector13.IN1
mux_sel => Selector14.IN1
mux_sel => Selector15.IN1
mux_sel => Selector16.IN1
mux_sel => Selector17.IN1
mux_sel => Selector18.IN1
mux_sel => Selector19.IN1
mux_sel => Selector20.IN1
mux_sel => Selector21.IN1
mux_sel => Selector22.IN1
mux_sel => Selector23.IN1
mux_sel => Selector24.IN1
mux_sel => Selector25.IN1
mux_sel => Selector26.IN1
mux_sel => Selector27.IN1
mux_sel => Selector28.IN1
mux_sel => Selector29.IN1
mux_sel => Selector30.IN1
mux_sel => Selector31.IN1
mux_out[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
mux_out[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|mux:mux_a
mux_in_0[0] => Selector31.IN3
mux_in_0[1] => Selector30.IN3
mux_in_0[2] => Selector29.IN3
mux_in_0[3] => Selector28.IN3
mux_in_0[4] => Selector27.IN3
mux_in_0[5] => Selector26.IN3
mux_in_0[6] => Selector25.IN3
mux_in_0[7] => Selector24.IN3
mux_in_0[8] => Selector23.IN3
mux_in_0[9] => Selector22.IN3
mux_in_0[10] => Selector21.IN3
mux_in_0[11] => Selector20.IN3
mux_in_0[12] => Selector19.IN3
mux_in_0[13] => Selector18.IN3
mux_in_0[14] => Selector17.IN3
mux_in_0[15] => Selector16.IN3
mux_in_0[16] => Selector15.IN3
mux_in_0[17] => Selector14.IN3
mux_in_0[18] => Selector13.IN3
mux_in_0[19] => Selector12.IN3
mux_in_0[20] => Selector11.IN3
mux_in_0[21] => Selector10.IN3
mux_in_0[22] => Selector9.IN3
mux_in_0[23] => Selector8.IN3
mux_in_0[24] => Selector7.IN3
mux_in_0[25] => Selector6.IN3
mux_in_0[26] => Selector5.IN3
mux_in_0[27] => Selector4.IN3
mux_in_0[28] => Selector3.IN3
mux_in_0[29] => Selector2.IN3
mux_in_0[30] => Selector1.IN3
mux_in_0[31] => Selector0.IN3
mux_in_1[0] => Selector31.IN4
mux_in_1[1] => Selector30.IN4
mux_in_1[2] => Selector29.IN4
mux_in_1[3] => Selector28.IN4
mux_in_1[4] => Selector27.IN4
mux_in_1[5] => Selector26.IN4
mux_in_1[6] => Selector25.IN4
mux_in_1[7] => Selector24.IN4
mux_in_1[8] => Selector23.IN4
mux_in_1[9] => Selector22.IN4
mux_in_1[10] => Selector21.IN4
mux_in_1[11] => Selector20.IN4
mux_in_1[12] => Selector19.IN4
mux_in_1[13] => Selector18.IN4
mux_in_1[14] => Selector17.IN4
mux_in_1[15] => Selector16.IN4
mux_in_1[16] => Selector15.IN4
mux_in_1[17] => Selector14.IN4
mux_in_1[18] => Selector13.IN4
mux_in_1[19] => Selector12.IN4
mux_in_1[20] => Selector11.IN4
mux_in_1[21] => Selector10.IN4
mux_in_1[22] => Selector9.IN4
mux_in_1[23] => Selector8.IN4
mux_in_1[24] => Selector7.IN4
mux_in_1[25] => Selector6.IN4
mux_in_1[26] => Selector5.IN4
mux_in_1[27] => Selector4.IN4
mux_in_1[28] => Selector3.IN4
mux_in_1[29] => Selector2.IN4
mux_in_1[30] => Selector1.IN4
mux_in_1[31] => Selector0.IN4
mux_sel => Selector0.IN5
mux_sel => Selector1.IN5
mux_sel => Selector2.IN5
mux_sel => Selector3.IN5
mux_sel => Selector4.IN5
mux_sel => Selector5.IN5
mux_sel => Selector6.IN5
mux_sel => Selector7.IN5
mux_sel => Selector8.IN5
mux_sel => Selector9.IN5
mux_sel => Selector10.IN5
mux_sel => Selector11.IN5
mux_sel => Selector12.IN5
mux_sel => Selector13.IN5
mux_sel => Selector14.IN5
mux_sel => Selector15.IN5
mux_sel => Selector16.IN5
mux_sel => Selector17.IN5
mux_sel => Selector18.IN5
mux_sel => Selector19.IN5
mux_sel => Selector20.IN5
mux_sel => Selector21.IN5
mux_sel => Selector22.IN5
mux_sel => Selector23.IN5
mux_sel => Selector24.IN5
mux_sel => Selector25.IN5
mux_sel => Selector26.IN5
mux_sel => Selector27.IN5
mux_sel => Selector28.IN5
mux_sel => Selector29.IN5
mux_sel => Selector30.IN5
mux_sel => Selector31.IN5
mux_sel => Selector0.IN1
mux_sel => Selector1.IN1
mux_sel => Selector2.IN1
mux_sel => Selector3.IN1
mux_sel => Selector4.IN1
mux_sel => Selector5.IN1
mux_sel => Selector6.IN1
mux_sel => Selector7.IN1
mux_sel => Selector8.IN1
mux_sel => Selector9.IN1
mux_sel => Selector10.IN1
mux_sel => Selector11.IN1
mux_sel => Selector12.IN1
mux_sel => Selector13.IN1
mux_sel => Selector14.IN1
mux_sel => Selector15.IN1
mux_sel => Selector16.IN1
mux_sel => Selector17.IN1
mux_sel => Selector18.IN1
mux_sel => Selector19.IN1
mux_sel => Selector20.IN1
mux_sel => Selector21.IN1
mux_sel => Selector22.IN1
mux_sel => Selector23.IN1
mux_sel => Selector24.IN1
mux_sel => Selector25.IN1
mux_sel => Selector26.IN1
mux_sel => Selector27.IN1
mux_sel => Selector28.IN1
mux_sel => Selector29.IN1
mux_sel => Selector30.IN1
mux_sel => Selector31.IN1
mux_out[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
mux_out[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
mux_out[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
mux_out[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
mux_out[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
mux_out[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
mux_out[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
mux_out[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
mux_out[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
mux_out[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
mux_out[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
mux_out[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
mux_out[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
mux_out[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
mux_out[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
mux_out[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
mux_out[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
mux_out[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
mux_out[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
mux_out[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
mux_out[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
mux_out[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
mux_out[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
mux_out[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|mux_r:r_mux
mux_in_0[0] => Selector4.IN3
mux_in_0[1] => Selector3.IN3
mux_in_0[2] => Selector2.IN3
mux_in_0[3] => Selector1.IN3
mux_in_0[4] => Selector0.IN3
mux_in_1[0] => Selector4.IN4
mux_in_1[1] => Selector3.IN4
mux_in_1[2] => Selector2.IN4
mux_in_1[3] => Selector1.IN4
mux_in_1[4] => Selector0.IN4
mux_sel => Selector0.IN5
mux_sel => Selector1.IN5
mux_sel => Selector2.IN5
mux_sel => Selector3.IN5
mux_sel => Selector4.IN5
mux_sel => Selector0.IN1
mux_sel => Selector1.IN1
mux_sel => Selector2.IN1
mux_sel => Selector3.IN1
mux_sel => Selector4.IN1
mux_out[0] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
mux_out[1] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
mux_out[2] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
mux_out[3] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
mux_out[4] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|extensao_a:ex_a
shamt[0] => ex_out_a.DATAB
shamt[0] => ex_out_a.DATAB
shamt[1] => ex_out_a.DATAB
shamt[1] => ex_out_a.DATAB
shamt[2] => ex_out_a.DATAB
shamt[2] => ex_out_a.DATAB
shamt[3] => ex_out_a.DATAB
shamt[3] => ex_out_a.DATAB
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a.OUTPUTSELECT
shamt[4] => ex_out_a[31].DATAIN
shamt[4] => ex_out_a[30].DATAIN
shamt[4] => ex_out_a[29].DATAIN
shamt[4] => ex_out_a[28].DATAIN
shamt[4] => ex_out_a[27].DATAIN
shamt[4] => ex_out_a[26].DATAIN
shamt[4] => ex_out_a[25].DATAIN
shamt[4] => ex_out_a[24].DATAIN
shamt[4] => ex_out_a[23].DATAIN
shamt[4] => ex_out_a[22].DATAIN
shamt[4] => ex_out_a[21].DATAIN
shamt[4] => ex_out_a[20].DATAIN
shamt[4] => ex_out_a[19].DATAIN
shamt[4] => ex_out_a[18].DATAIN
shamt[4] => ex_out_a[17].DATAIN
shamt[4] => ex_out_a[16].DATAIN
shamt[4] => ex_out_a[15].DATAIN
shamt[4] => ex_out_a[14].DATAIN
shamt[4] => ex_out_a[13].DATAIN
shamt[4] => ex_out_a[12].DATAIN
shamt[4] => ex_out_a[11].DATAIN
shamt[4] => ex_out_a[10].DATAIN
funct[0] => ex_out_a.DATAB
funct[0] => ex_out_a.DATAB
funct[1] => ex_out_a.DATAB
funct[1] => ex_out_a.DATAB
funct[2] => ex_out_a.DATAB
funct[2] => ex_out_a.DATAB
funct[3] => ex_out_a.DATAB
funct[3] => ex_out_a.DATAB
funct[4] => ex_out_a.DATAB
funct[4] => ex_out_a.DATAB
funct[5] => ex_out_a.DATAB
funct[5] => ex_out_a.DATAB
ex_out_a[0] <= ex_out_a.DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[1] <= ex_out_a.DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[2] <= ex_out_a.DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[3] <= ex_out_a.DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[4] <= ex_out_a.DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[5] <= ex_out_a.DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[6] <= ex_out_a.DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[7] <= ex_out_a.DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[8] <= ex_out_a.DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[9] <= ex_out_a.DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[10] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[11] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[12] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[13] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[14] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[15] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[16] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[17] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[18] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[19] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[20] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[21] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[22] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[23] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[24] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[25] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[26] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[27] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[28] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[29] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[30] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_a[31] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|extensao_b:ex_b
shamt[0] => ex_out_b[0].DATAIN
shamt[1] => ex_out_b[1].DATAIN
shamt[2] => ex_out_b[2].DATAIN
shamt[3] => ex_out_b[3].DATAIN
shamt[4] => ex_out_b[4].DATAIN
ex_out_b[0] <= shamt[0].DB_MAX_OUTPUT_PORT_TYPE
ex_out_b[1] <= shamt[1].DB_MAX_OUTPUT_PORT_TYPE
ex_out_b[2] <= shamt[2].DB_MAX_OUTPUT_PORT_TYPE
ex_out_b[3] <= shamt[3].DB_MAX_OUTPUT_PORT_TYPE
ex_out_b[4] <= shamt[4].DB_MAX_OUTPUT_PORT_TYPE
ex_out_b[5] <= <GND>
ex_out_b[6] <= <GND>
ex_out_b[7] <= <GND>
ex_out_b[8] <= <GND>
ex_out_b[9] <= <GND>
ex_out_b[10] <= <GND>
ex_out_b[11] <= <GND>
ex_out_b[12] <= <GND>
ex_out_b[13] <= <GND>
ex_out_b[14] <= <GND>
ex_out_b[15] <= <GND>
ex_out_b[16] <= <GND>
ex_out_b[17] <= <GND>
ex_out_b[18] <= <GND>
ex_out_b[19] <= <GND>
ex_out_b[20] <= <GND>
ex_out_b[21] <= <GND>
ex_out_b[22] <= <GND>
ex_out_b[23] <= <GND>
ex_out_b[24] <= <GND>
ex_out_b[25] <= <GND>
ex_out_b[26] <= <GND>
ex_out_b[27] <= <GND>
ex_out_b[28] <= <GND>
ex_out_b[29] <= <GND>
ex_out_b[30] <= <GND>
ex_out_b[31] <= <GND>


|de0_lite|mips:log|concat:con
pc_data[0] => ~NO_FANOUT~
pc_data[1] => ~NO_FANOUT~
pc_data[2] => ~NO_FANOUT~
pc_data[3] => ~NO_FANOUT~
pc_data[4] => ~NO_FANOUT~
pc_data[5] => ~NO_FANOUT~
pc_data[6] => ~NO_FANOUT~
pc_data[7] => ~NO_FANOUT~
pc_data[8] => ~NO_FANOUT~
pc_data[9] => ~NO_FANOUT~
pc_data[10] => ~NO_FANOUT~
pc_data[11] => ~NO_FANOUT~
pc_data[12] => ~NO_FANOUT~
pc_data[13] => ~NO_FANOUT~
pc_data[14] => ~NO_FANOUT~
pc_data[15] => ~NO_FANOUT~
pc_data[16] => ~NO_FANOUT~
pc_data[17] => ~NO_FANOUT~
pc_data[18] => ~NO_FANOUT~
pc_data[19] => ~NO_FANOUT~
pc_data[20] => ~NO_FANOUT~
pc_data[21] => ~NO_FANOUT~
pc_data[22] => ~NO_FANOUT~
pc_data[23] => ~NO_FANOUT~
pc_data[24] => ~NO_FANOUT~
pc_data[25] => ~NO_FANOUT~
pc_data[26] => c_out[26].DATAIN
pc_data[27] => c_out[27].DATAIN
pc_data[28] => c_out[28].DATAIN
pc_data[29] => c_out[29].DATAIN
pc_data[30] => c_out[30].DATAIN
pc_data[31] => c_out[31].DATAIN
pseudo_data[0] => c_out[0].DATAIN
pseudo_data[1] => c_out[1].DATAIN
pseudo_data[2] => c_out[2].DATAIN
pseudo_data[3] => c_out[3].DATAIN
pseudo_data[4] => c_out[4].DATAIN
pseudo_data[5] => c_out[5].DATAIN
pseudo_data[6] => c_out[6].DATAIN
pseudo_data[7] => c_out[7].DATAIN
pseudo_data[8] => c_out[8].DATAIN
pseudo_data[9] => c_out[9].DATAIN
pseudo_data[10] => c_out[10].DATAIN
pseudo_data[11] => c_out[11].DATAIN
pseudo_data[12] => c_out[12].DATAIN
pseudo_data[13] => c_out[13].DATAIN
pseudo_data[14] => c_out[14].DATAIN
pseudo_data[15] => c_out[15].DATAIN
pseudo_data[16] => c_out[16].DATAIN
pseudo_data[17] => c_out[17].DATAIN
pseudo_data[18] => c_out[18].DATAIN
pseudo_data[19] => c_out[19].DATAIN
pseudo_data[20] => c_out[20].DATAIN
pseudo_data[21] => c_out[21].DATAIN
pseudo_data[22] => c_out[22].DATAIN
pseudo_data[23] => c_out[23].DATAIN
pseudo_data[24] => c_out[24].DATAIN
pseudo_data[25] => c_out[25].DATAIN
c_out[0] <= pseudo_data[0].DB_MAX_OUTPUT_PORT_TYPE
c_out[1] <= pseudo_data[1].DB_MAX_OUTPUT_PORT_TYPE
c_out[2] <= pseudo_data[2].DB_MAX_OUTPUT_PORT_TYPE
c_out[3] <= pseudo_data[3].DB_MAX_OUTPUT_PORT_TYPE
c_out[4] <= pseudo_data[4].DB_MAX_OUTPUT_PORT_TYPE
c_out[5] <= pseudo_data[5].DB_MAX_OUTPUT_PORT_TYPE
c_out[6] <= pseudo_data[6].DB_MAX_OUTPUT_PORT_TYPE
c_out[7] <= pseudo_data[7].DB_MAX_OUTPUT_PORT_TYPE
c_out[8] <= pseudo_data[8].DB_MAX_OUTPUT_PORT_TYPE
c_out[9] <= pseudo_data[9].DB_MAX_OUTPUT_PORT_TYPE
c_out[10] <= pseudo_data[10].DB_MAX_OUTPUT_PORT_TYPE
c_out[11] <= pseudo_data[11].DB_MAX_OUTPUT_PORT_TYPE
c_out[12] <= pseudo_data[12].DB_MAX_OUTPUT_PORT_TYPE
c_out[13] <= pseudo_data[13].DB_MAX_OUTPUT_PORT_TYPE
c_out[14] <= pseudo_data[14].DB_MAX_OUTPUT_PORT_TYPE
c_out[15] <= pseudo_data[15].DB_MAX_OUTPUT_PORT_TYPE
c_out[16] <= pseudo_data[16].DB_MAX_OUTPUT_PORT_TYPE
c_out[17] <= pseudo_data[17].DB_MAX_OUTPUT_PORT_TYPE
c_out[18] <= pseudo_data[18].DB_MAX_OUTPUT_PORT_TYPE
c_out[19] <= pseudo_data[19].DB_MAX_OUTPUT_PORT_TYPE
c_out[20] <= pseudo_data[20].DB_MAX_OUTPUT_PORT_TYPE
c_out[21] <= pseudo_data[21].DB_MAX_OUTPUT_PORT_TYPE
c_out[22] <= pseudo_data[22].DB_MAX_OUTPUT_PORT_TYPE
c_out[23] <= pseudo_data[23].DB_MAX_OUTPUT_PORT_TYPE
c_out[24] <= pseudo_data[24].DB_MAX_OUTPUT_PORT_TYPE
c_out[25] <= pseudo_data[25].DB_MAX_OUTPUT_PORT_TYPE
c_out[26] <= pc_data[26].DB_MAX_OUTPUT_PORT_TYPE
c_out[27] <= pc_data[27].DB_MAX_OUTPUT_PORT_TYPE
c_out[28] <= pc_data[28].DB_MAX_OUTPUT_PORT_TYPE
c_out[29] <= pc_data[29].DB_MAX_OUTPUT_PORT_TYPE
c_out[30] <= pc_data[30].DB_MAX_OUTPUT_PORT_TYPE
c_out[31] <= pc_data[31].DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|branch:bc
pc_data[0] => Add0.IN48
pc_data[0] => Add1.IN48
pc_data[1] => Add0.IN47
pc_data[1] => Add1.IN47
pc_data[2] => Add0.IN46
pc_data[2] => Add1.IN46
pc_data[3] => Add0.IN45
pc_data[3] => Add1.IN45
pc_data[4] => Add0.IN44
pc_data[4] => Add1.IN44
pc_data[5] => Add0.IN43
pc_data[5] => Add1.IN43
pc_data[6] => Add0.IN42
pc_data[6] => Add1.IN42
pc_data[7] => Add0.IN41
pc_data[7] => Add1.IN41
pc_data[8] => Add0.IN40
pc_data[8] => Add1.IN40
pc_data[9] => Add0.IN39
pc_data[9] => Add1.IN39
pc_data[10] => Add0.IN38
pc_data[10] => Add1.IN38
pc_data[11] => Add0.IN37
pc_data[11] => Add1.IN37
pc_data[12] => Add0.IN36
pc_data[12] => Add1.IN36
pc_data[13] => Add0.IN35
pc_data[13] => Add1.IN35
pc_data[14] => Add0.IN34
pc_data[14] => Add1.IN34
pc_data[15] => Add0.IN33
pc_data[15] => Add1.IN33
pc_data[16] => Add0.IN32
pc_data[16] => Add1.IN32
pc_data[17] => Add0.IN31
pc_data[17] => Add1.IN31
pc_data[18] => Add0.IN30
pc_data[18] => Add1.IN30
pc_data[19] => Add0.IN29
pc_data[19] => Add1.IN29
pc_data[20] => Add0.IN28
pc_data[20] => Add1.IN28
pc_data[21] => Add0.IN27
pc_data[21] => Add1.IN27
pc_data[22] => Add0.IN26
pc_data[22] => Add1.IN26
pc_data[23] => Add0.IN25
pc_data[23] => Add1.IN25
pc_data[24] => Add0.IN24
pc_data[24] => Add1.IN24
pc_data[25] => Add0.IN23
pc_data[25] => Add1.IN23
pc_data[26] => Add0.IN22
pc_data[26] => Add1.IN22
pc_data[27] => Add0.IN21
pc_data[27] => Add1.IN21
pc_data[28] => Add0.IN20
pc_data[28] => Add1.IN20
pc_data[29] => Add0.IN19
pc_data[29] => Add1.IN19
pc_data[30] => Add0.IN18
pc_data[30] => Add1.IN18
pc_data[31] => Add0.IN17
pc_data[31] => Add1.IN17
address[0] => Add0.IN64
address[0] => Add1.IN64
address[1] => Add0.IN63
address[1] => Add1.IN63
address[2] => Add0.IN62
address[2] => Add1.IN62
address[3] => Add0.IN61
address[3] => Add1.IN61
address[4] => Add0.IN60
address[4] => Add1.IN60
address[5] => Add0.IN59
address[5] => Add1.IN59
address[6] => Add0.IN58
address[6] => Add1.IN58
address[7] => Add0.IN57
address[7] => Add1.IN57
address[8] => Add0.IN56
address[8] => Add1.IN56
address[9] => Add0.IN55
address[9] => Add1.IN55
address[10] => Add0.IN54
address[10] => Add1.IN54
address[11] => Add0.IN53
address[11] => Add1.IN53
address[12] => Add0.IN52
address[12] => Add1.IN52
address[13] => Add0.IN51
address[13] => Add1.IN51
address[14] => Add0.IN50
address[14] => Add1.IN50
address[15] => Add0.IN49
address[15] => Add1.IN49
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
address[15] => b_add.OUTPUTSELECT
b_add[0] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[1] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[2] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[3] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[4] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[5] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[6] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[7] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[8] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[9] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[10] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[11] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[12] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[13] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[14] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[15] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[16] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[17] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[18] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[19] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[20] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[21] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[22] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[23] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[24] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[25] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[26] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[27] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[28] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[29] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[30] <= b_add.DB_MAX_OUTPUT_PORT_TYPE
b_add[31] <= b_add.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|fsm:machine
clk => state~1.DATAIN
rst => state~3.DATAIN
ir_opcode[0] => Selector9.IN3
ir_opcode[0] => Equal0.IN5
ir_opcode[0] => Equal1.IN5
ir_opcode[0] => Equal3.IN5
ir_opcode[0] => Equal4.IN3
ir_opcode[0] => Equal5.IN4
ir_opcode[0] => Equal6.IN5
ir_opcode[0] => Equal7.IN5
ir_opcode[0] => Equal10.IN4
ir_opcode[0] => Equal11.IN5
ir_opcode[1] => Selector8.IN3
ir_opcode[1] => Equal0.IN3
ir_opcode[1] => Equal1.IN4
ir_opcode[1] => Equal3.IN3
ir_opcode[1] => Equal4.IN5
ir_opcode[1] => Equal5.IN5
ir_opcode[1] => Equal6.IN4
ir_opcode[1] => Equal7.IN4
ir_opcode[1] => Equal10.IN3
ir_opcode[1] => Equal11.IN4
ir_opcode[2] => Selector7.IN4
ir_opcode[2] => Equal0.IN2
ir_opcode[2] => Equal1.IN3
ir_opcode[2] => Equal3.IN4
ir_opcode[2] => Equal4.IN4
ir_opcode[2] => Equal5.IN3
ir_opcode[2] => Equal6.IN2
ir_opcode[2] => Equal7.IN1
ir_opcode[2] => Equal10.IN5
ir_opcode[2] => Equal11.IN3
ir_opcode[3] => Selector6.IN2
ir_opcode[3] => Equal0.IN4
ir_opcode[3] => Equal1.IN2
ir_opcode[3] => Equal3.IN2
ir_opcode[3] => Equal4.IN2
ir_opcode[3] => Equal5.IN2
ir_opcode[3] => Equal6.IN1
ir_opcode[3] => Equal7.IN3
ir_opcode[3] => Equal10.IN2
ir_opcode[3] => Equal11.IN2
ir_opcode[4] => Selector5.IN2
ir_opcode[4] => Equal0.IN1
ir_opcode[4] => Equal1.IN1
ir_opcode[4] => Equal3.IN1
ir_opcode[4] => Equal4.IN1
ir_opcode[4] => Equal5.IN1
ir_opcode[4] => Equal6.IN0
ir_opcode[4] => Equal7.IN0
ir_opcode[4] => Equal10.IN1
ir_opcode[4] => Equal11.IN1
ir_opcode[5] => Selector4.IN2
ir_opcode[5] => Equal0.IN0
ir_opcode[5] => Equal1.IN0
ir_opcode[5] => Equal3.IN0
ir_opcode[5] => Equal4.IN0
ir_opcode[5] => Equal5.IN0
ir_opcode[5] => Equal6.IN3
ir_opcode[5] => Equal7.IN2
ir_opcode[5] => Equal10.IN0
ir_opcode[5] => Equal11.IN0
ir_funct[0] => Selector9.IN4
ir_funct[0] => Equal2.IN5
ir_funct[0] => Equal8.IN5
ir_funct[0] => Equal9.IN4
ir_funct[1] => Selector8.IN4
ir_funct[1] => Equal2.IN2
ir_funct[1] => Equal8.IN4
ir_funct[1] => Equal9.IN5
ir_funct[2] => Selector7.IN5
ir_funct[2] => Equal2.IN4
ir_funct[2] => Equal8.IN3
ir_funct[2] => Equal9.IN3
ir_funct[3] => Selector6.IN3
ir_funct[3] => Equal2.IN3
ir_funct[3] => Equal8.IN2
ir_funct[3] => Equal9.IN2
ir_funct[4] => Selector5.IN3
ir_funct[4] => Equal2.IN1
ir_funct[4] => Equal8.IN1
ir_funct[4] => Equal9.IN1
ir_funct[5] => Selector4.IN3
ir_funct[5] => Equal2.IN0
ir_funct[5] => Equal8.IN0
ir_funct[5] => Equal9.IN0
ula_equal => pc_load.DATAB
ula_equal => pc_inc.DATAA
ula_equal => pc_load.DATAA
ula_equal => pc_inc.DATAB
ula_less => pc_load.DATAB
ula_less => pc_inc.DATAA
ula_less => pc_load.DATAA
ula_less => pc_inc.DATAB
pc_load <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
pc_inc <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
rom_en <= <VCC>
ir_load <= ir_load.DB_MAX_OUTPUT_PORT_TYPE
br_p_w <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ulaop[0] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
ulaop[1] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
ulaop[2] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
ulaop[3] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
ulaop[4] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
ulaop[5] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
mux_d_sel <= mux_d_sel.DB_MAX_OUTPUT_PORT_TYPE
mux_e_sel <= mux_e_sel.DB_MAX_OUTPUT_PORT_TYPE
mux_r_sel <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
mux_c_sel <= mux_c_sel.DB_MAX_OUTPUT_PORT_TYPE
mux_a_sel <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
ram_r_en <= ram_r_en.DB_MAX_OUTPUT_PORT_TYPE
ram_w_en <= ram_w_en.DB_MAX_OUTPUT_PORT_TYPE
halt_sig <= halt_sig.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|add_ram:add_0
offset[0] => Add0.IN32
offset[1] => Add0.IN31
offset[2] => Add0.IN30
offset[3] => Add0.IN29
offset[4] => Add0.IN28
offset[5] => Add0.IN27
offset[6] => Add0.IN26
offset[7] => Add0.IN25
offset[8] => Add0.IN24
offset[9] => Add0.IN23
offset[10] => Add0.IN22
offset[11] => Add0.IN21
offset[12] => Add0.IN20
offset[13] => Add0.IN19
offset[14] => Add0.IN18
offset[15] => Add0.IN17
offset[16] => Add0.IN16
offset[17] => Add0.IN15
offset[18] => Add0.IN14
offset[19] => Add0.IN13
offset[20] => Add0.IN12
offset[21] => Add0.IN11
offset[22] => Add0.IN10
offset[23] => Add0.IN9
offset[24] => Add0.IN8
offset[25] => Add0.IN7
offset[26] => Add0.IN6
offset[27] => Add0.IN5
offset[28] => Add0.IN4
offset[29] => Add0.IN3
offset[30] => Add0.IN2
offset[31] => Add0.IN1
outa[0] => Add0.IN64
outa[1] => Add0.IN63
outa[2] => Add0.IN62
outa[3] => Add0.IN61
outa[4] => Add0.IN60
outa[5] => Add0.IN59
outa[6] => Add0.IN58
outa[7] => Add0.IN57
outa[8] => Add0.IN56
outa[9] => Add0.IN55
outa[10] => Add0.IN54
outa[11] => Add0.IN53
outa[12] => Add0.IN52
outa[13] => Add0.IN51
outa[14] => Add0.IN50
outa[15] => Add0.IN49
outa[16] => Add0.IN48
outa[17] => Add0.IN47
outa[18] => Add0.IN46
outa[19] => Add0.IN45
outa[20] => Add0.IN44
outa[21] => Add0.IN43
outa[22] => Add0.IN42
outa[23] => Add0.IN41
outa[24] => Add0.IN40
outa[25] => Add0.IN39
outa[26] => Add0.IN38
outa[27] => Add0.IN37
outa[28] => Add0.IN36
outa[29] => Add0.IN35
outa[30] => Add0.IN34
outa[31] => Add0.IN33
addr[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
addr[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|de0_lite|mips:log|ram_mips:ram_0
clk => memoria~39.CLK
clk => memoria~0.CLK
clk => memoria~1.CLK
clk => memoria~2.CLK
clk => memoria~3.CLK
clk => memoria~4.CLK
clk => memoria~5.CLK
clk => memoria~6.CLK
clk => memoria~7.CLK
clk => memoria~8.CLK
clk => memoria~9.CLK
clk => memoria~10.CLK
clk => memoria~11.CLK
clk => memoria~12.CLK
clk => memoria~13.CLK
clk => memoria~14.CLK
clk => memoria~15.CLK
clk => memoria~16.CLK
clk => memoria~17.CLK
clk => memoria~18.CLK
clk => memoria~19.CLK
clk => memoria~20.CLK
clk => memoria~21.CLK
clk => memoria~22.CLK
clk => memoria~23.CLK
clk => memoria~24.CLK
clk => memoria~25.CLK
clk => memoria~26.CLK
clk => memoria~27.CLK
clk => memoria~28.CLK
clk => memoria~29.CLK
clk => memoria~30.CLK
clk => memoria~31.CLK
clk => memoria~32.CLK
clk => memoria~33.CLK
clk => memoria~34.CLK
clk => memoria~35.CLK
clk => memoria~36.CLK
clk => memoria~37.CLK
clk => memoria~38.CLK
clk => out_ram[0]~reg0.CLK
clk => out_ram[1]~reg0.CLK
clk => out_ram[2]~reg0.CLK
clk => out_ram[3]~reg0.CLK
clk => out_ram[4]~reg0.CLK
clk => out_ram[5]~reg0.CLK
clk => out_ram[6]~reg0.CLK
clk => out_ram[7]~reg0.CLK
clk => out_ram[8]~reg0.CLK
clk => out_ram[9]~reg0.CLK
clk => out_ram[10]~reg0.CLK
clk => out_ram[11]~reg0.CLK
clk => out_ram[12]~reg0.CLK
clk => out_ram[13]~reg0.CLK
clk => out_ram[14]~reg0.CLK
clk => out_ram[15]~reg0.CLK
clk => out_ram[16]~reg0.CLK
clk => out_ram[17]~reg0.CLK
clk => out_ram[18]~reg0.CLK
clk => out_ram[19]~reg0.CLK
clk => out_ram[20]~reg0.CLK
clk => out_ram[21]~reg0.CLK
clk => out_ram[22]~reg0.CLK
clk => out_ram[23]~reg0.CLK
clk => out_ram[24]~reg0.CLK
clk => out_ram[25]~reg0.CLK
clk => out_ram[26]~reg0.CLK
clk => out_ram[27]~reg0.CLK
clk => out_ram[28]~reg0.CLK
clk => out_ram[29]~reg0.CLK
clk => out_ram[30]~reg0.CLK
clk => out_ram[31]~reg0.CLK
clk => data_display[0]~reg0.CLK
clk => data_display[1]~reg0.CLK
clk => data_display[2]~reg0.CLK
clk => data_led[0]~reg0.CLK
clk => data_led[1]~reg0.CLK
clk => data_led[2]~reg0.CLK
clk => data_led[3]~reg0.CLK
clk => data_led[4]~reg0.CLK
clk => data_led[5]~reg0.CLK
clk => data_led[6]~reg0.CLK
clk => data_led[7]~reg0.CLK
clk => data_led[8]~reg0.CLK
clk => data_led[9]~reg0.CLK
clk => memoria.CLK0
rst => memoria.OUTPUTSELECT
rst => data_display[0]~reg0.PRESET
rst => data_display[1]~reg0.PRESET
rst => data_display[2]~reg0.PRESET
rst => data_led[0]~reg0.ACLR
rst => data_led[1]~reg0.ACLR
rst => data_led[2]~reg0.ACLR
rst => data_led[3]~reg0.ACLR
rst => data_led[4]~reg0.ACLR
rst => data_led[5]~reg0.ACLR
rst => data_led[6]~reg0.ACLR
rst => data_led[7]~reg0.ACLR
rst => data_led[8]~reg0.ACLR
rst => data_led[9]~reg0.ACLR
rst => out_ram[0]~reg0.ENA
rst => out_ram[31]~reg0.ENA
rst => out_ram[30]~reg0.ENA
rst => out_ram[29]~reg0.ENA
rst => out_ram[28]~reg0.ENA
rst => out_ram[27]~reg0.ENA
rst => out_ram[26]~reg0.ENA
rst => out_ram[25]~reg0.ENA
rst => out_ram[24]~reg0.ENA
rst => out_ram[23]~reg0.ENA
rst => out_ram[22]~reg0.ENA
rst => out_ram[21]~reg0.ENA
rst => out_ram[20]~reg0.ENA
rst => out_ram[19]~reg0.ENA
rst => out_ram[18]~reg0.ENA
rst => out_ram[17]~reg0.ENA
rst => out_ram[16]~reg0.ENA
rst => out_ram[15]~reg0.ENA
rst => out_ram[14]~reg0.ENA
rst => out_ram[13]~reg0.ENA
rst => out_ram[12]~reg0.ENA
rst => out_ram[11]~reg0.ENA
rst => out_ram[10]~reg0.ENA
rst => out_ram[9]~reg0.ENA
rst => out_ram[8]~reg0.ENA
rst => out_ram[7]~reg0.ENA
rst => out_ram[6]~reg0.ENA
rst => out_ram[5]~reg0.ENA
rst => out_ram[4]~reg0.ENA
rst => out_ram[3]~reg0.ENA
rst => out_ram[2]~reg0.ENA
rst => out_ram[1]~reg0.ENA
addr[0] => process_0.IN0
addr[0] => memoria~6.DATAIN
addr[0] => process_0.IN0
addr[0] => process_0.IN0
addr[0] => memoria.WADDR
addr[0] => memoria.RADDR
addr[1] => process_0.IN1
addr[1] => memoria~5.DATAIN
addr[1] => memoria.WADDR1
addr[1] => memoria.RADDR1
addr[2] => memoria~4.DATAIN
addr[2] => memoria.WADDR2
addr[2] => memoria.RADDR2
addr[3] => memoria~3.DATAIN
addr[3] => memoria.WADDR3
addr[3] => memoria.RADDR3
addr[4] => memoria~2.DATAIN
addr[4] => memoria.WADDR4
addr[4] => memoria.RADDR4
addr[5] => memoria~1.DATAIN
addr[5] => memoria.WADDR5
addr[5] => memoria.RADDR5
addr[6] => memoria~0.DATAIN
addr[6] => memoria.WADDR6
addr[6] => memoria.RADDR6
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => out_ram.OUTPUTSELECT
addr[7] => memoria.OUTPUTSELECT
addr[7] => data_led[9]~reg0.ENA
addr[7] => data_led[8]~reg0.ENA
addr[7] => data_led[7]~reg0.ENA
addr[7] => data_led[6]~reg0.ENA
addr[7] => data_led[5]~reg0.ENA
addr[7] => data_led[4]~reg0.ENA
addr[7] => data_led[3]~reg0.ENA
addr[7] => data_led[2]~reg0.ENA
addr[7] => data_led[1]~reg0.ENA
addr[7] => data_led[0]~reg0.ENA
addr[7] => data_display[2]~reg0.ENA
addr[7] => data_display[1]~reg0.ENA
addr[7] => data_display[0]~reg0.ENA
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
ram_r_en => process_0.IN1
ram_r_en => memoria.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_r_en => out_ram.OUTPUTSELECT
ram_w_en => process_0.IN1
ram_w_en => process_0.IN1
ram_w_en => memoria.DATAA
data[0] => data_led.DATAB
data[0] => data_display.DATAB
data[0] => memoria~38.DATAIN
data[0] => memoria.DATAIN
data[1] => data_led.DATAB
data[1] => data_display.DATAB
data[1] => memoria~37.DATAIN
data[1] => memoria.DATAIN1
data[2] => data_led.DATAB
data[2] => data_display.DATAB
data[2] => memoria~36.DATAIN
data[2] => memoria.DATAIN2
data[3] => data_led.DATAB
data[3] => memoria~35.DATAIN
data[3] => memoria.DATAIN3
data[4] => data_led.DATAB
data[4] => memoria~34.DATAIN
data[4] => memoria.DATAIN4
data[5] => data_led.DATAB
data[5] => memoria~33.DATAIN
data[5] => memoria.DATAIN5
data[6] => data_led.DATAB
data[6] => memoria~32.DATAIN
data[6] => memoria.DATAIN6
data[7] => data_led.DATAB
data[7] => memoria~31.DATAIN
data[7] => memoria.DATAIN7
data[8] => data_led.DATAB
data[8] => memoria~30.DATAIN
data[8] => memoria.DATAIN8
data[9] => data_led.DATAB
data[9] => memoria~29.DATAIN
data[9] => memoria.DATAIN9
data[10] => memoria~28.DATAIN
data[10] => memoria.DATAIN10
data[11] => memoria~27.DATAIN
data[11] => memoria.DATAIN11
data[12] => memoria~26.DATAIN
data[12] => memoria.DATAIN12
data[13] => memoria~25.DATAIN
data[13] => memoria.DATAIN13
data[14] => memoria~24.DATAIN
data[14] => memoria.DATAIN14
data[15] => memoria~23.DATAIN
data[15] => memoria.DATAIN15
data[16] => memoria~22.DATAIN
data[16] => memoria.DATAIN16
data[17] => memoria~21.DATAIN
data[17] => memoria.DATAIN17
data[18] => memoria~20.DATAIN
data[18] => memoria.DATAIN18
data[19] => memoria~19.DATAIN
data[19] => memoria.DATAIN19
data[20] => memoria~18.DATAIN
data[20] => memoria.DATAIN20
data[21] => memoria~17.DATAIN
data[21] => memoria.DATAIN21
data[22] => memoria~16.DATAIN
data[22] => memoria.DATAIN22
data[23] => memoria~15.DATAIN
data[23] => memoria.DATAIN23
data[24] => memoria~14.DATAIN
data[24] => memoria.DATAIN24
data[25] => memoria~13.DATAIN
data[25] => memoria.DATAIN25
data[26] => memoria~12.DATAIN
data[26] => memoria.DATAIN26
data[27] => memoria~11.DATAIN
data[27] => memoria.DATAIN27
data[28] => memoria~10.DATAIN
data[28] => memoria.DATAIN28
data[29] => memoria~9.DATAIN
data[29] => memoria.DATAIN29
data[30] => memoria~8.DATAIN
data[30] => memoria.DATAIN30
data[31] => memoria~7.DATAIN
data[31] => memoria.DATAIN31
out_ram[0] <= out_ram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[1] <= out_ram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[2] <= out_ram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[3] <= out_ram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[4] <= out_ram[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[5] <= out_ram[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[6] <= out_ram[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[7] <= out_ram[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[8] <= out_ram[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[9] <= out_ram[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[10] <= out_ram[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[11] <= out_ram[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[12] <= out_ram[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[13] <= out_ram[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[14] <= out_ram[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[15] <= out_ram[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[16] <= out_ram[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[17] <= out_ram[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[18] <= out_ram[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[19] <= out_ram[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[20] <= out_ram[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[21] <= out_ram[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[22] <= out_ram[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[23] <= out_ram[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[24] <= out_ram[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[25] <= out_ram[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[26] <= out_ram[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[27] <= out_ram[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[28] <= out_ram[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[29] <= out_ram[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[30] <= out_ram[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_ram[31] <= out_ram[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_sw[0] => out_ram.DATAB
data_sw[1] => out_ram.DATAB
data_sw[2] => out_ram.DATAB
data_sw[3] => out_ram.DATAB
data_sw[4] => out_ram.DATAB
data_sw[5] => out_ram.DATAB
data_sw[6] => out_ram.DATAB
data_sw[7] => out_ram.DATAB
data_sw[8] => out_ram.DATAB
data_led[0] <= data_led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_led[1] <= data_led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_led[2] <= data_led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_led[3] <= data_led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_led[4] <= data_led[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_led[5] <= data_led[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_led[6] <= data_led[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_led[7] <= data_led[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_led[8] <= data_led[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_led[9] <= data_led[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_display[0] <= data_display[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_display[1] <= data_display[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_display[2] <= data_display[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


