
*** Running vivado
    with args -log quicksort_ip_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source quicksort_ip_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source quicksort_ip_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lais/Documents/ROB307/rob_307/quicksort/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top quicksort_ip_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_axi_dma_0_0/quicksort_ip_axi_dma_0_0.dcp' for cell 'quicksort_ip_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_axi_timer_0_0/quicksort_ip_axi_timer_0_0.dcp' for cell 'quicksort_ip_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_processing_system7_0_0/quicksort_ip_processing_system7_0_0.dcp' for cell 'quicksort_ip_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_quickSortIterativeV2_0_1/quicksort_ip_quickSortIterativeV2_0_1.dcp' for cell 'quicksort_ip_i/quickSortIterativeV2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_rst_ps7_0_100M_0/quicksort_ip_rst_ps7_0_100M_0.dcp' for cell 'quicksort_ip_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_xlconcat_0_0/quicksort_ip_xlconcat_0_0.dcp' for cell 'quicksort_ip_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_xbar_1/quicksort_ip_xbar_1.dcp' for cell 'quicksort_ip_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_auto_pc_1/quicksort_ip_auto_pc_1.dcp' for cell 'quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_auto_us_0/quicksort_ip_auto_us_0.dcp' for cell 'quicksort_ip_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_auto_us_1/quicksort_ip_auto_us_1.dcp' for cell 'quicksort_ip_i/axi_interconnect_0/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_xbar_0/quicksort_ip_xbar_0.dcp' for cell 'quicksort_ip_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_auto_pc_0/quicksort_ip_auto_pc_0.dcp' for cell 'quicksort_ip_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 193 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_processing_system7_0_0/quicksort_ip_processing_system7_0_0.xdc] for cell 'quicksort_ip_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_processing_system7_0_0/quicksort_ip_processing_system7_0_0.xdc] for cell 'quicksort_ip_i/processing_system7_0/inst'
Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_axi_timer_0_0/quicksort_ip_axi_timer_0_0.xdc] for cell 'quicksort_ip_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_axi_timer_0_0/quicksort_ip_axi_timer_0_0.xdc] for cell 'quicksort_ip_i/axi_timer_0/U0'
Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_axi_dma_0_0/quicksort_ip_axi_dma_0_0.xdc] for cell 'quicksort_ip_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_axi_dma_0_0/quicksort_ip_axi_dma_0_0.xdc] for cell 'quicksort_ip_i/axi_dma_0/U0'
Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_rst_ps7_0_100M_0/quicksort_ip_rst_ps7_0_100M_0_board.xdc] for cell 'quicksort_ip_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_rst_ps7_0_100M_0/quicksort_ip_rst_ps7_0_100M_0_board.xdc] for cell 'quicksort_ip_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_rst_ps7_0_100M_0/quicksort_ip_rst_ps7_0_100M_0.xdc] for cell 'quicksort_ip_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_rst_ps7_0_100M_0/quicksort_ip_rst_ps7_0_100M_0.xdc] for cell 'quicksort_ip_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_axi_dma_0_0/quicksort_ip_axi_dma_0_0_clocks.xdc] for cell 'quicksort_ip_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_axi_dma_0_0/quicksort_ip_axi_dma_0_0_clocks.xdc] for cell 'quicksort_ip_i/axi_dma_0/U0'
Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_auto_us_1/quicksort_ip_auto_us_1_clocks.xdc] for cell 'quicksort_ip_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_auto_us_1/quicksort_ip_auto_us_1_clocks.xdc] for cell 'quicksort_ip_i/axi_interconnect_0/s01_couplers/auto_us/inst'
Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_auto_us_0/quicksort_ip_auto_us_0_clocks.xdc] for cell 'quicksort_ip_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.srcs/sources_1/bd/quicksort_ip/ip/quicksort_ip_auto_us_0/quicksort_ip_auto_us_0_clocks.xdc] for cell 'quicksort_ip_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2144.965 ; gain = 542.594 ; free physical = 7779 ; free virtual = 11484
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:38 . Memory (MB): peak = 2313.047 ; gain = 1089.695 ; free physical = 7783 ; free virtual = 11490
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2313.047 ; gain = 0.000 ; free physical = 7774 ; free virtual = 11485

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c2427842

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2313.047 ; gain = 0.000 ; free physical = 7766 ; free virtual = 11477

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19d8e72eb

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2313.047 ; gain = 0.000 ; free physical = 7773 ; free virtual = 11484
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 1b8291c17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2313.047 ; gain = 0.000 ; free physical = 7773 ; free virtual = 11484
INFO: [Opt 31-389] Phase Constant propagation created 256 cells and removed 860 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ae992b86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2313.047 ; gain = 0.000 ; free physical = 7773 ; free virtual = 11484
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 726 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ae992b86

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2313.047 ; gain = 0.000 ; free physical = 7773 ; free virtual = 11484
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f143f4d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2313.047 ; gain = 0.000 ; free physical = 7773 ; free virtual = 11484
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f143f4d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2313.047 ; gain = 0.000 ; free physical = 7773 ; free virtual = 11484
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2313.047 ; gain = 0.000 ; free physical = 7773 ; free virtual = 11484
Ending Logic Optimization Task | Checksum: 1f143f4d6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2313.047 ; gain = 0.000 ; free physical = 7773 ; free virtual = 11484

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.150 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 18f5b7004

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2545.398 ; gain = 0.000 ; free physical = 7749 ; free virtual = 11460
Ending Power Optimization Task | Checksum: 18f5b7004

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2545.398 ; gain = 232.352 ; free physical = 7757 ; free virtual = 11468

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18f5b7004

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.398 ; gain = 0.000 ; free physical = 7757 ; free virtual = 11468
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2545.398 ; gain = 232.352 ; free physical = 7757 ; free virtual = 11468
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2545.398 ; gain = 0.000 ; free physical = 7750 ; free virtual = 11464
INFO: [Common 17-1381] The checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.runs/impl_1/quicksort_ip_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file quicksort_ip_wrapper_drc_opted.rpt -pb quicksort_ip_wrapper_drc_opted.pb -rpx quicksort_ip_wrapper_drc_opted.rpx
Command: report_drc -file quicksort_ip_wrapper_drc_opted.rpt -pb quicksort_ip_wrapper_drc_opted.pb -rpx quicksort_ip_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.runs/impl_1/quicksort_ip_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2545.398 ; gain = 0.000 ; free physical = 7752 ; free virtual = 11463
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 172cbc0c5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2545.398 ; gain = 0.000 ; free physical = 7752 ; free virtual = 11463
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2545.398 ; gain = 0.000 ; free physical = 7756 ; free virtual = 11467

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 28b1c107

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2545.398 ; gain = 0.000 ; free physical = 7745 ; free virtual = 11456

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f31b0079

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2545.398 ; gain = 0.000 ; free physical = 7727 ; free virtual = 11438

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f31b0079

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2545.398 ; gain = 0.000 ; free physical = 7727 ; free virtual = 11438
Phase 1 Placer Initialization | Checksum: f31b0079

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2545.398 ; gain = 0.000 ; free physical = 7727 ; free virtual = 11438

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: eb361b37

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2545.398 ; gain = 0.000 ; free physical = 7717 ; free virtual = 11428

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7706 ; free virtual = 11413

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ea0b8551

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7705 ; free virtual = 11412
Phase 2 Global Placement | Checksum: 14215196c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7705 ; free virtual = 11415

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14215196c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7705 ; free virtual = 11415

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fb7a9b99

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7702 ; free virtual = 11413

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 184a9db3e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7702 ; free virtual = 11413

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1967da362

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7702 ; free virtual = 11413

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1af879822

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7701 ; free virtual = 11408

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14c44e997

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7701 ; free virtual = 11408

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14c44e997

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7701 ; free virtual = 11408
Phase 3 Detail Placement | Checksum: 14c44e997

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7701 ; free virtual = 11408

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23c52eb57

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 23c52eb57

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7705 ; free virtual = 11412
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.926. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19012b6fa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7705 ; free virtual = 11412
Phase 4.1 Post Commit Optimization | Checksum: 19012b6fa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7705 ; free virtual = 11412

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19012b6fa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7706 ; free virtual = 11413

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19012b6fa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7706 ; free virtual = 11413

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 182704330

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7706 ; free virtual = 11413
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 182704330

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7706 ; free virtual = 11413
Ending Placer Task | Checksum: 16a47d93b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7724 ; free virtual = 11431
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2553.402 ; gain = 8.004 ; free physical = 7724 ; free virtual = 11431
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7708 ; free virtual = 11430
INFO: [Common 17-1381] The checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.runs/impl_1/quicksort_ip_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file quicksort_ip_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7702 ; free virtual = 11417
INFO: [runtcl-4] Executing : report_utilization -file quicksort_ip_wrapper_utilization_placed.rpt -pb quicksort_ip_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7711 ; free virtual = 11426
INFO: [runtcl-4] Executing : report_control_sets -verbose -file quicksort_ip_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7712 ; free virtual = 11427
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9257e889 ConstDB: 0 ShapeSum: d7eff0b2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 24c185cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7574 ; free virtual = 11286
Post Restoration Checksum: NetGraph: 2398bf8e NumContArr: 128c63d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 24c185cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7574 ; free virtual = 11286

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 24c185cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7543 ; free virtual = 11255

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 24c185cb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7543 ; free virtual = 11255
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d515b782

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7529 ; free virtual = 11241
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.187  | TNS=0.000  | WHS=-0.283 | THS=-114.795|

Phase 2 Router Initialization | Checksum: 1866e95b2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7527 ; free virtual = 11239

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17d61dd48

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7527 ; free virtual = 11239

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 625
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.563  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b02964b5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7518 ; free virtual = 11233

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.563  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: da19e12e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7518 ; free virtual = 11233
Phase 4 Rip-up And Reroute | Checksum: da19e12e

Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7518 ; free virtual = 11233

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 165e14360

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7518 ; free virtual = 11233
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.563  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 165e14360

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7518 ; free virtual = 11233

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 165e14360

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7518 ; free virtual = 11233
Phase 5 Delay and Skew Optimization | Checksum: 165e14360

Time (s): cpu = 00:00:43 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7518 ; free virtual = 11233

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1076a9aad

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7518 ; free virtual = 11233
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.563  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 104d170fb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7518 ; free virtual = 11233
Phase 6 Post Hold Fix | Checksum: 104d170fb

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7518 ; free virtual = 11233

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.4475 %
  Global Horizontal Routing Utilization  = 1.66912 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1527d2efd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7517 ; free virtual = 11232

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1527d2efd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7517 ; free virtual = 11232

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16fda0a85

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7517 ; free virtual = 11232

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.563  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 16fda0a85

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7518 ; free virtual = 11233
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:19 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7553 ; free virtual = 11268

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7553 ; free virtual = 11268
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2553.402 ; gain = 0.000 ; free physical = 7537 ; free virtual = 11267
INFO: [Common 17-1381] The checkpoint '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.runs/impl_1/quicksort_ip_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file quicksort_ip_wrapper_drc_routed.rpt -pb quicksort_ip_wrapper_drc_routed.pb -rpx quicksort_ip_wrapper_drc_routed.rpx
Command: report_drc -file quicksort_ip_wrapper_drc_routed.rpt -pb quicksort_ip_wrapper_drc_routed.pb -rpx quicksort_ip_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.runs/impl_1/quicksort_ip_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file quicksort_ip_wrapper_methodology_drc_routed.rpt -pb quicksort_ip_wrapper_methodology_drc_routed.pb -rpx quicksort_ip_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file quicksort_ip_wrapper_methodology_drc_routed.rpt -pb quicksort_ip_wrapper_methodology_drc_routed.pb -rpx quicksort_ip_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.runs/impl_1/quicksort_ip_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file quicksort_ip_wrapper_power_routed.rpt -pb quicksort_ip_wrapper_power_summary_routed.pb -rpx quicksort_ip_wrapper_power_routed.rpx
Command: report_power -file quicksort_ip_wrapper_power_routed.rpt -pb quicksort_ip_wrapper_power_summary_routed.pb -rpx quicksort_ip_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file quicksort_ip_wrapper_route_status.rpt -pb quicksort_ip_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file quicksort_ip_wrapper_timing_summary_routed.rpt -pb quicksort_ip_wrapper_timing_summary_routed.pb -rpx quicksort_ip_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file quicksort_ip_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file quicksort_ip_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file quicksort_ip_wrapper_bus_skew_routed.rpt -pb quicksort_ip_wrapper_bus_skew_routed.pb -rpx quicksort_ip_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <quicksort_ip_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <quicksort_ip_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force quicksort_ip_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, and quicksort_ip_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (quicksort_ip_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./quicksort_ip_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/lais/Documents/ROB307/rob_307/quicksort/hw_ip_only/hw_ip_only.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Dec  9 01:11:09 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2776.754 ; gain = 223.352 ; free physical = 7456 ; free virtual = 11186
INFO: [Common 17-206] Exiting Vivado at Sun Dec  9 01:11:09 2018...
