LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY binary4_to_bcd8_vector IS
	PORT ( BIN        : IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
			 BCD0, BCD1 : OUT STD_LOGIC_VECTOR (3 DOWNTO 0) );
END binary4_to_bcd8_vector;
ARCHITECTURE data_flow OF binary4_to_bcd8_vector IS
BEGIN
	BDC0(0) <= BIN(0);
	BDC0(1) <= (BIN(3) AND BIN(2) AND (NOT BIN(1))) OR ((NOT BIN(3)) AND BIN(2));
	BDC0(2) <= ((NOT BIN(3)) AND BIN(2)) OR (BIN(2) AND BIN(1));
	BDC0(3) <= BIN(3) AND (NOT BIN(2)) AND (NOT BIN(1));
	BDC1(0) <= (BIN(3) AND BIN(2)) OR (BIN(3) AND BIN(1));
	BDC1(1) <= '0';
	BDC1(2) <= '0';
	BDC1(3) <= '0'; 
END data_flow;