// Seed: 3575466785
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input wor  id_2
);
  parameter id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wand id_3,
    output wand id_4,
    output wire id_5,
    output tri id_6
);
  assign id_3 = id_0;
  final $clog2(32);
  ;
  logic id_8;
  ;
  wire  id_9;
  wire  id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_11 = 32'd36,
    parameter id_8  = 32'd9
) (
    output tri1 id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wand id_4,
    input wire id_5,
    input wand id_6,
    input wand id_7,
    input tri0 _id_8,
    output supply1 id_9,
    input wire id_10
    , id_15,
    input wand _id_11,
    output wor id_12,
    output supply1 id_13
);
  wire [id_11 : id_8  >>  id_11] id_16;
  module_0 modCall_1 (
      id_7,
      id_10,
      id_5
  );
endmodule
