-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_last is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    input_V_ce0 : OUT STD_LOGIC;
    input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_weight_V_AWVALID : OUT STD_LOGIC;
    m_axi_weight_V_AWREADY : IN STD_LOGIC;
    m_axi_weight_V_AWADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weight_V_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weight_V_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weight_V_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weight_V_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weight_V_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weight_V_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weight_V_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weight_V_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weight_V_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weight_V_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weight_V_WVALID : OUT STD_LOGIC;
    m_axi_weight_V_WREADY : IN STD_LOGIC;
    m_axi_weight_V_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_weight_V_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weight_V_WLAST : OUT STD_LOGIC;
    m_axi_weight_V_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weight_V_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weight_V_ARVALID : OUT STD_LOGIC;
    m_axi_weight_V_ARREADY : IN STD_LOGIC;
    m_axi_weight_V_ARADDR : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weight_V_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weight_V_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_weight_V_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weight_V_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weight_V_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weight_V_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weight_V_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_weight_V_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weight_V_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_weight_V_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weight_V_RVALID : IN STD_LOGIC;
    m_axi_weight_V_RREADY : OUT STD_LOGIC;
    m_axi_weight_V_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    m_axi_weight_V_RLAST : IN STD_LOGIC;
    m_axi_weight_V_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weight_V_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weight_V_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weight_V_BVALID : IN STD_LOGIC;
    m_axi_weight_V_BREADY : OUT STD_LOGIC;
    m_axi_weight_V_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_weight_V_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_weight_V_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    conv_last_weight_V9 : IN STD_LOGIC_VECTOR (31 downto 0);
    bias_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    bias_V_ce0 : OUT STD_LOGIC;
    bias_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_last_output_V_0_ce0 : OUT STD_LOGIC;
    conv_last_output_V_0_we0 : OUT STD_LOGIC;
    conv_last_output_V_0_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_last_output_V_1_ce0 : OUT STD_LOGIC;
    conv_last_output_V_1_we0 : OUT STD_LOGIC;
    conv_last_output_V_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_last_output_V_2_ce0 : OUT STD_LOGIC;
    conv_last_output_V_2_we0 : OUT STD_LOGIC;
    conv_last_output_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_last_output_V_3_ce0 : OUT STD_LOGIC;
    conv_last_output_V_3_we0 : OUT STD_LOGIC;
    conv_last_output_V_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_last_output_V_4_ce0 : OUT STD_LOGIC;
    conv_last_output_V_4_we0 : OUT STD_LOGIC;
    conv_last_output_V_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_last_output_V_5_ce0 : OUT STD_LOGIC;
    conv_last_output_V_5_we0 : OUT STD_LOGIC;
    conv_last_output_V_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_last_output_V_6_ce0 : OUT STD_LOGIC;
    conv_last_output_V_6_we0 : OUT STD_LOGIC;
    conv_last_output_V_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_last_output_V_7_ce0 : OUT STD_LOGIC;
    conv_last_output_V_7_we0 : OUT STD_LOGIC;
    conv_last_output_V_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv_last_output_V_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of conv_last is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv17_18000 : STD_LOGIC_VECTOR (16 downto 0) := "11000000000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv8_C0 : STD_LOGIC_VECTOR (7 downto 0) := "11000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_8 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal weight_V_blk_n_AR : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_flag00000000 : BOOLEAN;
    signal exitcond_flatten_reg_3393 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_exitcond_flatten_reg_3393 : STD_LOGIC_VECTOR (0 downto 0);
    signal weight_V_blk_n_R : STD_LOGIC;
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_reg_pp0_iter8_exitcond_flatten_reg_3393 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_644 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_reg_655 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_reg_666 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten10_reg_754 : STD_LOGIC_VECTOR (13 downto 0);
    signal i_2_reg_765 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten6_reg_776 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_2_reg_787 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_1_reg_798 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_cast_fu_809_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_cast_reg_3388 : STD_LOGIC_VECTOR (32 downto 0);
    signal exitcond_flatten_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_sig_ioackin_m_axi_weight_V_ARREADY : STD_LOGIC;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp0_iter2_exitcond_flatten_reg_3393 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter3_exitcond_flatten_reg_3393 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter4_exitcond_flatten_reg_3393 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter5_exitcond_flatten_reg_3393 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter6_exitcond_flatten_reg_3393 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter7_exitcond_flatten_reg_3393 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_819_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal j_mid2_fu_837_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_mid2_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter1_j_mid2_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter2_j_mid2_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter3_j_mid2_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter4_j_mid2_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter5_j_mid2_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter6_j_mid2_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter7_j_mid2_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter8_j_mid2_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter9_j_mid2_reg_3402 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_mid2_v_fu_845_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_mid2_v_reg_3408 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_570_fu_853_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_570_reg_3415 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter1_tmp_570_reg_3415 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter2_tmp_570_reg_3415 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter3_tmp_570_reg_3415 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter4_tmp_570_reg_3415 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter5_tmp_570_reg_3415 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter6_tmp_570_reg_3415 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter7_tmp_570_reg_3415 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter8_tmp_570_reg_3415 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter9_tmp_570_reg_3415 : STD_LOGIC_VECTOR (2 downto 0);
    signal newIndex15_mid2_v_reg_3419 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter1_newIndex15_mid2_v_reg_3419 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter2_newIndex15_mid2_v_reg_3419 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter3_newIndex15_mid2_v_reg_3419 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter4_newIndex15_mid2_v_reg_3419 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter5_newIndex15_mid2_v_reg_3419 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter6_newIndex15_mid2_v_reg_3419 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter7_newIndex15_mid2_v_reg_3419 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter8_newIndex15_mid2_v_reg_3419 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_reg_pp0_iter9_newIndex15_mid2_v_reg_3419 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_3_fu_867_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_V_addr_reg_3430 : STD_LOGIC_VECTOR (31 downto 0);
    signal weight_V_addr_read_reg_3436 : STD_LOGIC_VECTOR (7 downto 0);
    signal h_29_fu_984_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal h_29_reg_3451 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal tmp_cast10_fu_990_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_cast10_reg_3456 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond22_fu_978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_cast_fu_994_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_cast_reg_3461 : STD_LOGIC_VECTOR (10 downto 0);
    signal w_34_fu_1004_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal w_34_reg_3469 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_233_cast1_fu_1010_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_233_cast1_reg_3474 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond24_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_233_cast_fu_1014_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_233_cast_reg_3479 : STD_LOGIC_VECTOR (12 downto 0);
    signal ci_8_fu_1024_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ci_8_reg_3487 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal tmp_239_cast_fu_1030_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_239_cast_reg_3492 : STD_LOGIC_VECTOR (14 downto 0);
    signal exitcond26_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_reg_3497 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_503_fu_1110_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_503_reg_3505 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal exitcond29_fu_1069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal co_35_7_fu_1158_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal co_35_7_reg_3550 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_5_reg_3555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal conv_last_output_V_6_reg_3560 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_3_reg_3565 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_7_reg_3570 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_4_reg_3575 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_0_reg_3580 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_2_reg_3585 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_1_reg_3590 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_temp_0_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_0_0_0_4_reg_3595 : STD_LOGIC_VECTOR (7 downto 0);
    signal input_V_load_reg_3600 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_1_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_1_0_0_3_reg_3605 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_2_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_2_0_0_3_reg_3610 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_3_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_3_0_0_3_reg_3615 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_4_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_4_0_0_3_reg_3620 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_5_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_5_0_0_3_reg_3625 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_6_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_6_0_0_3_reg_3630 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_7_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_7_0_0_3_reg_3635 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_1181_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_3640 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal conv_last_output_V_0_1_reg_3645 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_577_reg_3650 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_84_1_fu_1198_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_84_1_reg_3655 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_last_output_V_1_1_reg_3660 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_582_reg_3665 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_84_2_fu_1215_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_84_2_reg_3670 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_last_output_V_2_1_reg_3675 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_587_reg_3680 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_84_3_fu_1232_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_84_3_reg_3685 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_last_output_V_3_1_reg_3690 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_592_reg_3695 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_84_4_fu_1249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_84_4_reg_3700 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_last_output_V_4_1_reg_3705 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_597_reg_3710 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_84_5_fu_1266_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_84_5_reg_3715 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_last_output_V_5_1_reg_3720 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_602_reg_3725 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_84_6_fu_1283_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_84_6_reg_3730 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_last_output_V_6_1_reg_3735 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_607_reg_3740 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_84_7_fu_1300_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_84_7_reg_3745 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_last_output_V_7_1_reg_3750 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_612_reg_3755 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_3_fu_1325_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_reg_3760 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal tmp_576_reg_3765 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_1359_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_reg_3772 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_579_fu_1365_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_579_reg_3778 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_s_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_s_reg_3784 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_247_reg_3791 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_85_1_fu_1406_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_85_1_reg_3797 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_581_reg_3802 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_1_fu_1440_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_1_reg_3809 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_584_fu_1446_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_584_reg_3815 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_1_fu_1460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_1_reg_3821 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_250_reg_3828 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_85_2_fu_1487_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_85_2_reg_3834 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_586_reg_3839 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_2_fu_1521_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_2_reg_3846 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_589_fu_1527_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_589_reg_3852 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_2_fu_1541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_2_reg_3858 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_251_reg_3865 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_85_3_fu_1568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_85_3_reg_3871 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_591_reg_3876 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_3_fu_1602_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_3_reg_3883 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_594_fu_1608_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_594_reg_3889 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_3_fu_1622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_3_reg_3895 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_252_reg_3902 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_85_4_fu_1649_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_85_4_reg_3908 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_596_reg_3913 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_4_fu_1683_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_4_reg_3920 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_599_fu_1689_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_599_reg_3926 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_4_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_4_reg_3932 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_253_reg_3939 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_85_5_fu_1730_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_85_5_reg_3945 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_601_reg_3950 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_5_fu_1764_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_5_reg_3957 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_604_fu_1770_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_604_reg_3963 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_5_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_5_reg_3969 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_254_reg_3976 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_85_6_fu_1811_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_85_6_reg_3982 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_606_reg_3987 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_6_fu_1845_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_6_reg_3994 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_609_fu_1851_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_609_reg_4000 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_6_fu_1865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_6_reg_4006 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_255_reg_4013 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Val2_85_7_fu_1892_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_85_7_reg_4019 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_611_reg_4024 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_7_fu_1926_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_7_reg_4031 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_614_fu_1932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_614_reg_4037 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_7_fu_1946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_14_7_reg_4043 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_256_reg_4050 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_38_i_i_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_reg_4056 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal tmp_249_fu_2020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_249_reg_4061 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_fu_2031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_reg_4066 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_4071 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_fu_2053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_reg_4076 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_1_fu_2101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_1_reg_4081 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_1_fu_2117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_1_reg_4086 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_35_fu_2128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_35_reg_4091 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_2145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_reg_4096 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_1_fu_2150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_1_reg_4101 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_2_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_2_reg_4106 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_2_fu_2214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_2_reg_4111 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_29_fu_2225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_29_reg_4116 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_2242_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_reg_4121 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_2_fu_2247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_2_reg_4126 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_3_fu_2295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_3_reg_4131 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_3_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_3_reg_4136 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_30_fu_2322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_30_reg_4141 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_2339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_reg_4146 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_3_fu_2344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_3_reg_4151 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_4_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_4_reg_4156 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_4_fu_2408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_4_reg_4161 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_31_fu_2419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_31_reg_4166 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_2436_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_reg_4171 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_4_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_4_reg_4176 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_5_fu_2489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_5_reg_4181 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_5_fu_2505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_5_reg_4186 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_32_fu_2516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_32_reg_4191 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_2533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_reg_4196 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_5_fu_2538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_5_reg_4201 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_6_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_6_reg_4206 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_6_fu_2602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_6_reg_4211 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_33_fu_2613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_33_reg_4216 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_fu_2630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_reg_4221 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_6_fu_2635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_6_reg_4226 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_7_fu_2683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_38_i_i_7_reg_4231 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_7_fu_2699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_431_7_reg_4236 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_34_fu_2710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge40_demorgan_i_34_reg_4241 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_2727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_reg_4246 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_7_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_7_reg_4251 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond23_fu_2978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal i_4_fu_2984_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_4_reg_4260 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_571_fu_2995_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_571_reg_4265 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_620_cast_fu_3017_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_620_cast_reg_4270 : STD_LOGIC_VECTOR (9 downto 0);
    signal bias_V_addr_reg_4275 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_4_fu_3027_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_4_reg_4283 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal tmp_630_cast_fu_3042_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_630_cast_reg_4288 : STD_LOGIC_VECTOR (11 downto 0);
    signal exitcond25_fu_3021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_3_fu_3056_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_3_reg_4296 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal conv_last_output_V_5_2_reg_4301 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond28_fu_3050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_last_output_V_6_2_reg_4306 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_3_2_reg_4311 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_7_2_reg_4316 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_4_2_reg_4321 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_0_2_reg_4326 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_2_2_reg_4331 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_1_2_reg_4336 : STD_LOGIC_VECTOR (9 downto 0);
    signal isneg_reg_4341 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal p_Val2_2_fu_3126_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_reg_4348 : STD_LOGIC_VECTOR (7 downto 0);
    signal newsignbit_reg_4354 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten14_fu_3194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten14_reg_4361 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state29_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state31_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_flag00011001 : BOOLEAN;
    signal indvar_flatten_next1_fu_3200_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal indvar_flatten_next1_reg_4365 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal j_2_mid_fu_3218_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_2_mid_reg_4370 : STD_LOGIC_VECTOR (2 downto 0);
    signal arrayNo8_mid2_v_fu_3226_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal arrayNo8_mid2_v_reg_4376 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_572_fu_3234_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_572_reg_4381 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp1_iter1_tmp_572_reg_4381 : STD_LOGIC_VECTOR (2 downto 0);
    signal newIndex18_mid2_v_reg_4386 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond_mid_fu_3260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_mid_reg_4391 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_1_mid2_fu_3272_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_1_mid2_reg_4396 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_next7_fu_3286_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_next7_reg_4402 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_242_mid2_fu_3299_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_242_mid2_reg_4407 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_block_state30_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state32_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_pp1_stage1_flag00011001 : BOOLEAN;
    signal k_2_fu_3305_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_2_reg_4413 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv_last_output_V_5_4_reg_4418 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_6_4_reg_4423 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_3_4_reg_4428 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_7_4_reg_4433 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_4_4_reg_4438 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_0_4_reg_4443 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_2_4_reg_4448 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_last_output_V_1_4_reg_4453 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state29 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage1_flag00011011 : BOOLEAN;
    signal weight_temp_0_0_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weight_temp_0_0_0_ce0 : STD_LOGIC;
    signal weight_temp_0_0_0_we0 : STD_LOGIC;
    signal weight_temp_0_0_0_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal weight_temp_1_0_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weight_temp_1_0_0_ce0 : STD_LOGIC;
    signal weight_temp_1_0_0_we0 : STD_LOGIC;
    signal weight_temp_2_0_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weight_temp_2_0_0_ce0 : STD_LOGIC;
    signal weight_temp_2_0_0_we0 : STD_LOGIC;
    signal weight_temp_3_0_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weight_temp_3_0_0_ce0 : STD_LOGIC;
    signal weight_temp_3_0_0_we0 : STD_LOGIC;
    signal weight_temp_4_0_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weight_temp_4_0_0_ce0 : STD_LOGIC;
    signal weight_temp_4_0_0_we0 : STD_LOGIC;
    signal weight_temp_5_0_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weight_temp_5_0_0_ce0 : STD_LOGIC;
    signal weight_temp_5_0_0_we0 : STD_LOGIC;
    signal weight_temp_6_0_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weight_temp_6_0_0_ce0 : STD_LOGIC;
    signal weight_temp_6_0_0_we0 : STD_LOGIC;
    signal weight_temp_7_0_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weight_temp_7_0_0_ce0 : STD_LOGIC;
    signal weight_temp_7_0_0_we0 : STD_LOGIC;
    signal i_phi_fu_659_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal h_reg_677 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal w_reg_688 : STD_LOGIC_VECTOR (2 downto 0);
    signal ci_reg_699 : STD_LOGIC_VECTOR (7 downto 0);
    signal co_reg_710 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal i_1_reg_721 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_1_reg_732 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_reg_743 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal indvar_flatten10_phi_fu_758_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_pp1_stage0_flag00000000 : BOOLEAN;
    signal i_2_phi_fu_769_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal indvar_flatten6_phi_fu_780_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_2_phi_fu_791_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_1_phi_fu_802_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_618_cast_fu_966_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_636_cast_fu_1064_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_647_cast_fu_1146_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_643_cast_fu_1164_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_232_fu_2990_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_637_cast_fu_3071_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_627_cast_fu_3347_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_cast_fu_923_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_m_axi_weight_V_ARREADY : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_flag00001001 : BOOLEAN;
    signal this_assign_1_fu_2759_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal this_assign_43_1_fu_3178_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_573_fu_3380_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp1_stage1_flag00000000 : BOOLEAN;
    signal this_assign_1_1_fu_2789_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_2_fu_2819_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_3_fu_2849_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_4_fu_2879_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_5_fu_2909_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_6_fu_2939_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal this_assign_1_7_fu_2969_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_3_fu_825_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_873_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_s_fu_884_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_shl2_cast_fu_880_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_shl3_cast_fu_891_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_485_fu_895_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_231_cast_fu_905_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_613_cast_fu_901_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_489_fu_908_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_617_cast_fu_914_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sum_fu_918_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_487_fu_940_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_486_fu_933_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl1_cast_fu_947_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_231_cast1_fu_957_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_488_fu_951_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_490_fu_960_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_497_fu_1034_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_632_cast_fu_1042_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_498_fu_1046_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_635_cast_fu_1051_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_499_fu_1059_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal newIndex1_fu_1075_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_501_fu_1085_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_639_cast_fu_1093_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_502_fu_1097_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_642_cast_fu_1102_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_505_fu_1123_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_504_fu_1115_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl5_cast_fu_1131_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_506_fu_1135_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_507_fu_1141_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_s_fu_1181_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP2_V_fu_1178_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_fu_1181_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_1_fu_1198_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_1_fu_1198_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_2_fu_1215_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_2_fu_1215_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_3_fu_1232_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_3_fu_1232_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_4_fu_1249_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_4_fu_1249_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_5_fu_1266_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_5_fu_1266_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_6_fu_1283_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_6_fu_1283_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_7_fu_1300_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_84_7_fu_1300_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_244_fu_1314_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_267_cast_fu_1321_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_245_fu_1348_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_1338_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_578_fu_1351_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_246_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_414_1_fu_1395_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_414_1_cast_fu_1402_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_418_1_fu_1429_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_86_1_fu_1419_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_583_fu_1432_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_424_1_fu_1454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_414_2_fu_1476_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_414_2_cast_fu_1483_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_418_2_fu_1510_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_86_2_fu_1500_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_588_fu_1513_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_424_2_fu_1535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_414_3_fu_1557_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_414_3_cast_fu_1564_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_418_3_fu_1591_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_86_3_fu_1581_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_593_fu_1594_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_424_3_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_414_4_fu_1638_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_414_4_cast_fu_1645_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_418_4_fu_1672_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_86_4_fu_1662_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_598_fu_1675_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_424_4_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_414_5_fu_1719_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_414_5_cast_fu_1726_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_418_5_fu_1753_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_86_5_fu_1743_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_603_fu_1756_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_424_5_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_414_6_fu_1800_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_414_6_cast_fu_1807_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_418_6_fu_1834_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_86_6_fu_1824_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_608_fu_1837_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_424_6_fu_1859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_414_7_fu_1881_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_414_7_cast_fu_1888_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_418_7_fu_1915_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_86_7_fu_1905_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_613_fu_1918_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_424_7_fu_1940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_1969_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_580_fu_1962_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_248_fu_1986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_fu_1992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_1979_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_fu_2009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_fu_2015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_1997_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_demorgan_fu_2036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_2071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_585_fu_2059_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_429_1_fu_2083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_1_fu_2089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_2076_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_1_fu_2106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_1_fu_2112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_2094_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_demorgan_fu_2133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_fu_2139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_2163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_2168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_590_fu_2156_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_429_2_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_2_fu_2186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_2173_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_2_fu_2203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_2_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_2191_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_demorgan_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_2236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_2260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_2265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_595_fu_2253_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_429_3_fu_2277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_3_fu_2283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_2270_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_3_fu_2300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_3_fu_2306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_2288_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_demorgan_fu_2327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_2333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_2316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_4_fu_2357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_2362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_600_fu_2350_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_429_4_fu_2374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_4_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_2367_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_4_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_4_fu_2403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_4_fu_2385_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_demorgan_fu_2424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_2413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_fu_2454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_2459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_605_fu_2447_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_429_5_fu_2471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_5_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_fu_2464_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_5_fu_2494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_5_fu_2500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_fu_2482_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_demorgan_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_fu_2527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_2510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_fu_2551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_2556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_610_fu_2544_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_429_6_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_6_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_6_fu_2561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_6_fu_2591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_6_fu_2597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_fu_2579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_demorgan_fu_2618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_fu_2624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_fu_2607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_fu_2648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_7_fu_2653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_615_fu_2641_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_429_7_fu_2665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_41_i_i_7_fu_2671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_7_fu_2658_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_not_i_i_7_fu_2688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i8_7_fu_2694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_fu_2676_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_demorgan_fu_2715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_fu_2721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_fu_2704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_2738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_mux_fu_2747_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_2753_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp5_fu_2768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_1_fu_2772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_mux_1_fu_2777_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_1_177_fu_2783_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp7_fu_2798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_2_fu_2802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_mux_2_fu_2807_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_2_178_fu_2813_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp9_fu_2828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_3_fu_2832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_mux_3_fu_2837_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_3_179_fu_2843_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp11_fu_2858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_4_fu_2862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_mux_4_fu_2867_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_4_180_fu_2873_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp13_fu_2888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_5_fu_2892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_mux_5_fu_2897_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_5_181_fu_2903_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp15_fu_2918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_6_fu_2922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_mux_6_fu_2927_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_6_182_fu_2933_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp17_fu_2948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_7_fu_2952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_87_mux_7_fu_2957_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_87_7_183_fu_2963_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal newIndex_fu_2999_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_491_fu_3009_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_238_cast_fu_3033_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_496_fu_3037_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_240_cast_fu_3062_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_500_fu_3066_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_187_fu_3083_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_241_fu_3104_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_242_fu_3108_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_1_188_fu_3112_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_243_fu_3140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_not_fu_3154_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_fu_3150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_10_fu_3145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_3159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_82_mux_fu_3164_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_189_fu_3171_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond_flatten15_fu_3212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_5_fu_3206_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond27_fu_3254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_3248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_493_fu_3266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten6_op_fu_3280_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_5_fu_3294_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_492_fu_3310_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_622_cast_fu_3317_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_242_mid2_cast_fu_3321_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_494_fu_3324_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_626_cast_fu_3330_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_235_cast_fu_3338_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_495_fu_3341_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_236_fu_3359_p10 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component ShuffleNetV2_mux_jbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component conv_last_weight_kbM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    weight_temp_0_0_0_U : component conv_last_weight_kbM
    generic map (
        DataWidth => 8,
        AddressRange => 12288,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weight_temp_0_0_0_address0,
        ce0 => weight_temp_0_0_0_ce0,
        we0 => weight_temp_0_0_0_we0,
        d0 => weight_temp_0_0_0_d0,
        q0 => weight_temp_0_0_0_q0);

    weight_temp_1_0_0_U : component conv_last_weight_kbM
    generic map (
        DataWidth => 8,
        AddressRange => 12288,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weight_temp_1_0_0_address0,
        ce0 => weight_temp_1_0_0_ce0,
        we0 => weight_temp_1_0_0_we0,
        d0 => weight_V_addr_read_reg_3436,
        q0 => weight_temp_1_0_0_q0);

    weight_temp_2_0_0_U : component conv_last_weight_kbM
    generic map (
        DataWidth => 8,
        AddressRange => 12288,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weight_temp_2_0_0_address0,
        ce0 => weight_temp_2_0_0_ce0,
        we0 => weight_temp_2_0_0_we0,
        d0 => weight_V_addr_read_reg_3436,
        q0 => weight_temp_2_0_0_q0);

    weight_temp_3_0_0_U : component conv_last_weight_kbM
    generic map (
        DataWidth => 8,
        AddressRange => 12288,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weight_temp_3_0_0_address0,
        ce0 => weight_temp_3_0_0_ce0,
        we0 => weight_temp_3_0_0_we0,
        d0 => weight_V_addr_read_reg_3436,
        q0 => weight_temp_3_0_0_q0);

    weight_temp_4_0_0_U : component conv_last_weight_kbM
    generic map (
        DataWidth => 8,
        AddressRange => 12288,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weight_temp_4_0_0_address0,
        ce0 => weight_temp_4_0_0_ce0,
        we0 => weight_temp_4_0_0_we0,
        d0 => weight_V_addr_read_reg_3436,
        q0 => weight_temp_4_0_0_q0);

    weight_temp_5_0_0_U : component conv_last_weight_kbM
    generic map (
        DataWidth => 8,
        AddressRange => 12288,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weight_temp_5_0_0_address0,
        ce0 => weight_temp_5_0_0_ce0,
        we0 => weight_temp_5_0_0_we0,
        d0 => weight_V_addr_read_reg_3436,
        q0 => weight_temp_5_0_0_q0);

    weight_temp_6_0_0_U : component conv_last_weight_kbM
    generic map (
        DataWidth => 8,
        AddressRange => 12288,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weight_temp_6_0_0_address0,
        ce0 => weight_temp_6_0_0_ce0,
        we0 => weight_temp_6_0_0_we0,
        d0 => weight_V_addr_read_reg_3436,
        q0 => weight_temp_6_0_0_q0);

    weight_temp_7_0_0_U : component conv_last_weight_kbM
    generic map (
        DataWidth => 8,
        AddressRange => 12288,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weight_temp_7_0_0_address0,
        ce0 => weight_temp_7_0_0_ce0,
        we0 => weight_temp_7_0_0_we0,
        d0 => weight_V_addr_read_reg_3436,
        q0 => weight_temp_7_0_0_q0);

    ShuffleNetV2_mux_jbC_x_U311 : component ShuffleNetV2_mux_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => conv_last_output_V_0_q0,
        din2 => conv_last_output_V_1_q0,
        din3 => conv_last_output_V_2_q0,
        din4 => conv_last_output_V_3_q0,
        din5 => conv_last_output_V_4_q0,
        din6 => conv_last_output_V_5_q0,
        din7 => conv_last_output_V_6_q0,
        din8 => conv_last_output_V_7_q0,
        din9 => tmp_571_reg_4265,
        dout => p_Val2_s_187_fu_3083_p10);

    ShuffleNetV2_mux_jbC_x_U312 : component ShuffleNetV2_mux_jbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din1 => conv_last_output_V_0_q0,
        din2 => conv_last_output_V_1_q0,
        din3 => conv_last_output_V_2_q0,
        din4 => conv_last_output_V_3_q0,
        din5 => conv_last_output_V_4_q0,
        din6 => conv_last_output_V_5_q0,
        din7 => conv_last_output_V_6_q0,
        din8 => conv_last_output_V_7_q0,
        din9 => ap_reg_pp1_iter1_tmp_572_reg_4381,
        dout => tmp_236_fu_3359_p10);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state29))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (exitcond23_fu_2978_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state29) and (ap_block_pp1_stage1_flag00011011 = ap_const_boolean_0))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state29 xor ap_const_logic_1);
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011011 = ap_const_boolean_0))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (exitcond23_fu_2978_p2 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_m_axi_weight_V_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ioackin_m_axi_weight_V_ARREADY <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_3393))) then
                    if ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0)) then 
                        ap_reg_ioackin_m_axi_weight_V_ARREADY <= ap_const_logic_0;
                    elsif (((ap_const_logic_1 = m_axi_weight_V_ARREADY) and (ap_block_pp0_stage0_flag00001001 = ap_const_boolean_0))) then 
                        ap_reg_ioackin_m_axi_weight_V_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ci_reg_699_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (exitcond29_fu_1069_p2 = ap_const_lv1_1))) then 
                ci_reg_699 <= ci_8_reg_3487;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_0 = exitcond24_fu_998_p2))) then 
                ci_reg_699 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    co_reg_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_0 = exitcond26_fu_1018_p2))) then 
                co_reg_710 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                co_reg_710 <= co_35_7_reg_3550;
            end if; 
        end if;
    end process;

    h_reg_677_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                h_reg_677 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (exitcond24_fu_998_p2 = ap_const_lv1_1))) then 
                h_reg_677 <= h_29_reg_3451;
            end if; 
        end if;
    end process;

    i_1_reg_721_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (exitcond22_fu_978_p2 = ap_const_lv1_1))) then 
                i_1_reg_721 <= ap_const_lv10_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state24) and (exitcond25_fu_3021_p2 = ap_const_lv1_1))) then 
                i_1_reg_721 <= i_4_reg_4260;
            end if; 
        end if;
    end process;

    i_2_reg_765_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (exitcond23_fu_2978_p2 = ap_const_lv1_1))) then 
                i_2_reg_765 <= ap_const_lv10_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
                i_2_reg_765 <= arrayNo8_mid2_v_reg_4376;
            end if; 
        end if;
    end process;

    i_reg_655_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten_reg_3393) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
                i_reg_655 <= tmp_mid2_v_reg_3408;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_reg_655 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    indvar_flatten10_reg_754_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (exitcond23_fu_2978_p2 = ap_const_lv1_1))) then 
                indvar_flatten10_reg_754 <= ap_const_lv14_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
                indvar_flatten10_reg_754 <= indvar_flatten_next1_reg_4365;
            end if; 
        end if;
    end process;

    indvar_flatten6_reg_776_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (exitcond23_fu_2978_p2 = ap_const_lv1_1))) then 
                indvar_flatten6_reg_776 <= ap_const_lv6_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
                indvar_flatten6_reg_776 <= indvar_flatten_next7_reg_4402;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_644_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_813_p2))) then 
                indvar_flatten_reg_644 <= indvar_flatten_next_fu_819_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_644 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    j_1_reg_732_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond28_fu_3050_p2 = ap_const_lv1_1))) then 
                j_1_reg_732 <= j_4_reg_4283;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_lv1_0 = exitcond23_fu_2978_p2))) then 
                j_1_reg_732 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    j_2_reg_787_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (exitcond23_fu_2978_p2 = ap_const_lv1_1))) then 
                j_2_reg_787 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
                j_2_reg_787 <= tmp_242_mid2_reg_4407;
            end if; 
        end if;
    end process;

    j_reg_666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_813_p2))) then 
                j_reg_666 <= j_3_fu_867_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                j_reg_666 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    k_1_reg_798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (exitcond23_fu_2978_p2 = ap_const_lv1_1))) then 
                k_1_reg_798 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
                k_1_reg_798 <= k_2_reg_4413;
            end if; 
        end if;
    end process;

    k_reg_743_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (ap_const_lv1_0 = exitcond25_fu_3021_p2))) then 
                k_reg_743 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                k_reg_743 <= k_3_reg_4296;
            end if; 
        end if;
    end process;

    w_reg_688_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (exitcond26_fu_1018_p2 = ap_const_lv1_1))) then 
                w_reg_688 <= w_34_reg_3469;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv1_0 = exitcond22_fu_978_p2))) then 
                w_reg_688 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter1_exitcond_flatten_reg_3393 <= exitcond_flatten_reg_3393;
                ap_reg_pp0_iter1_j_mid2_reg_3402 <= j_mid2_reg_3402;
                ap_reg_pp0_iter1_newIndex15_mid2_v_reg_3419 <= newIndex15_mid2_v_reg_3419;
                ap_reg_pp0_iter1_tmp_570_reg_3415 <= tmp_570_reg_3415;
                exitcond_flatten_reg_3393 <= exitcond_flatten_fu_813_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0)) then
                ap_reg_pp0_iter2_exitcond_flatten_reg_3393 <= ap_reg_pp0_iter1_exitcond_flatten_reg_3393;
                ap_reg_pp0_iter2_j_mid2_reg_3402 <= ap_reg_pp0_iter1_j_mid2_reg_3402;
                ap_reg_pp0_iter2_newIndex15_mid2_v_reg_3419 <= ap_reg_pp0_iter1_newIndex15_mid2_v_reg_3419;
                ap_reg_pp0_iter2_tmp_570_reg_3415 <= ap_reg_pp0_iter1_tmp_570_reg_3415;
                ap_reg_pp0_iter3_exitcond_flatten_reg_3393 <= ap_reg_pp0_iter2_exitcond_flatten_reg_3393;
                ap_reg_pp0_iter3_j_mid2_reg_3402 <= ap_reg_pp0_iter2_j_mid2_reg_3402;
                ap_reg_pp0_iter3_newIndex15_mid2_v_reg_3419 <= ap_reg_pp0_iter2_newIndex15_mid2_v_reg_3419;
                ap_reg_pp0_iter3_tmp_570_reg_3415 <= ap_reg_pp0_iter2_tmp_570_reg_3415;
                ap_reg_pp0_iter4_exitcond_flatten_reg_3393 <= ap_reg_pp0_iter3_exitcond_flatten_reg_3393;
                ap_reg_pp0_iter4_j_mid2_reg_3402 <= ap_reg_pp0_iter3_j_mid2_reg_3402;
                ap_reg_pp0_iter4_newIndex15_mid2_v_reg_3419 <= ap_reg_pp0_iter3_newIndex15_mid2_v_reg_3419;
                ap_reg_pp0_iter4_tmp_570_reg_3415 <= ap_reg_pp0_iter3_tmp_570_reg_3415;
                ap_reg_pp0_iter5_exitcond_flatten_reg_3393 <= ap_reg_pp0_iter4_exitcond_flatten_reg_3393;
                ap_reg_pp0_iter5_j_mid2_reg_3402 <= ap_reg_pp0_iter4_j_mid2_reg_3402;
                ap_reg_pp0_iter5_newIndex15_mid2_v_reg_3419 <= ap_reg_pp0_iter4_newIndex15_mid2_v_reg_3419;
                ap_reg_pp0_iter5_tmp_570_reg_3415 <= ap_reg_pp0_iter4_tmp_570_reg_3415;
                ap_reg_pp0_iter6_exitcond_flatten_reg_3393 <= ap_reg_pp0_iter5_exitcond_flatten_reg_3393;
                ap_reg_pp0_iter6_j_mid2_reg_3402 <= ap_reg_pp0_iter5_j_mid2_reg_3402;
                ap_reg_pp0_iter6_newIndex15_mid2_v_reg_3419 <= ap_reg_pp0_iter5_newIndex15_mid2_v_reg_3419;
                ap_reg_pp0_iter6_tmp_570_reg_3415 <= ap_reg_pp0_iter5_tmp_570_reg_3415;
                ap_reg_pp0_iter7_exitcond_flatten_reg_3393 <= ap_reg_pp0_iter6_exitcond_flatten_reg_3393;
                ap_reg_pp0_iter7_j_mid2_reg_3402 <= ap_reg_pp0_iter6_j_mid2_reg_3402;
                ap_reg_pp0_iter7_newIndex15_mid2_v_reg_3419 <= ap_reg_pp0_iter6_newIndex15_mid2_v_reg_3419;
                ap_reg_pp0_iter7_tmp_570_reg_3415 <= ap_reg_pp0_iter6_tmp_570_reg_3415;
                ap_reg_pp0_iter8_exitcond_flatten_reg_3393 <= ap_reg_pp0_iter7_exitcond_flatten_reg_3393;
                ap_reg_pp0_iter8_j_mid2_reg_3402 <= ap_reg_pp0_iter7_j_mid2_reg_3402;
                ap_reg_pp0_iter8_newIndex15_mid2_v_reg_3419 <= ap_reg_pp0_iter7_newIndex15_mid2_v_reg_3419;
                ap_reg_pp0_iter8_tmp_570_reg_3415 <= ap_reg_pp0_iter7_tmp_570_reg_3415;
                ap_reg_pp0_iter9_j_mid2_reg_3402 <= ap_reg_pp0_iter8_j_mid2_reg_3402;
                ap_reg_pp0_iter9_newIndex15_mid2_v_reg_3419 <= ap_reg_pp0_iter8_newIndex15_mid2_v_reg_3419;
                ap_reg_pp0_iter9_tmp_570_reg_3415 <= ap_reg_pp0_iter8_tmp_570_reg_3415;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp1_iter1_tmp_572_reg_4381 <= tmp_572_reg_4381;
                exitcond_flatten14_reg_4361 <= exitcond_flatten14_fu_3194_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten14_fu_3194_p2))) then
                arrayNo8_mid2_v_reg_4376 <= arrayNo8_mid2_v_fu_3226_p3;
                indvar_flatten_next7_reg_4402 <= indvar_flatten_next7_fu_3286_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state23) and (ap_const_lv1_0 = exitcond23_fu_2978_p2))) then
                bias_V_addr_reg_4275 <= tmp_232_fu_2990_p1(9 - 1 downto 0);
                tmp_571_reg_4265 <= tmp_571_fu_2995_p1;
                    tmp_620_cast_reg_4270(8 downto 2) <= tmp_620_cast_fu_3017_p1(8 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                brmerge40_demorgan_i_29_reg_4116 <= brmerge40_demorgan_i_29_fu_2225_p2;
                brmerge40_demorgan_i_30_reg_4141 <= brmerge40_demorgan_i_30_fu_2322_p2;
                brmerge40_demorgan_i_31_reg_4166 <= brmerge40_demorgan_i_31_fu_2419_p2;
                brmerge40_demorgan_i_32_reg_4191 <= brmerge40_demorgan_i_32_fu_2516_p2;
                brmerge40_demorgan_i_33_reg_4216 <= brmerge40_demorgan_i_33_fu_2613_p2;
                brmerge40_demorgan_i_34_reg_4241 <= brmerge40_demorgan_i_34_fu_2710_p2;
                brmerge40_demorgan_i_35_reg_4091 <= brmerge40_demorgan_i_35_fu_2128_p2;
                brmerge40_demorgan_i_reg_4066 <= brmerge40_demorgan_i_fu_2031_p2;
                brmerge_i_i_i_1_reg_4101 <= brmerge_i_i_i_1_fu_2150_p2;
                brmerge_i_i_i_2_reg_4126 <= brmerge_i_i_i_2_fu_2247_p2;
                brmerge_i_i_i_3_reg_4151 <= brmerge_i_i_i_3_fu_2344_p2;
                brmerge_i_i_i_4_reg_4176 <= brmerge_i_i_i_4_fu_2441_p2;
                brmerge_i_i_i_5_reg_4201 <= brmerge_i_i_i_5_fu_2538_p2;
                brmerge_i_i_i_6_reg_4226 <= brmerge_i_i_i_6_fu_2635_p2;
                brmerge_i_i_i_7_reg_4251 <= brmerge_i_i_i_7_fu_2732_p2;
                brmerge_i_i_i_reg_4076 <= brmerge_i_i_i_fu_2053_p2;
                p_38_i_i_1_reg_4081 <= p_38_i_i_1_fu_2101_p2;
                p_38_i_i_2_reg_4106 <= p_38_i_i_2_fu_2198_p2;
                p_38_i_i_3_reg_4131 <= p_38_i_i_3_fu_2295_p2;
                p_38_i_i_4_reg_4156 <= p_38_i_i_4_fu_2392_p2;
                p_38_i_i_5_reg_4181 <= p_38_i_i_5_fu_2489_p2;
                p_38_i_i_6_reg_4206 <= p_38_i_i_6_fu_2586_p2;
                p_38_i_i_7_reg_4231 <= p_38_i_i_7_fu_2683_p2;
                p_38_i_i_reg_4056 <= p_38_i_i_fu_2004_p2;
                tmp_249_reg_4061 <= tmp_249_fu_2020_p2;
                tmp_431_1_reg_4086 <= tmp_431_1_fu_2117_p2;
                tmp_431_2_reg_4111 <= tmp_431_2_fu_2214_p2;
                tmp_431_3_reg_4136 <= tmp_431_3_fu_2311_p2;
                tmp_431_4_reg_4161 <= tmp_431_4_fu_2408_p2;
                tmp_431_5_reg_4186 <= tmp_431_5_fu_2505_p2;
                tmp_431_6_reg_4211 <= tmp_431_6_fu_2602_p2;
                tmp_431_7_reg_4236 <= tmp_431_7_fu_2699_p2;
                underflow_1_reg_4096 <= underflow_1_fu_2145_p2;
                underflow_2_reg_4121 <= underflow_2_fu_2242_p2;
                underflow_3_reg_4146 <= underflow_3_fu_2339_p2;
                underflow_4_reg_4171 <= underflow_4_fu_2436_p2;
                underflow_5_reg_4196 <= underflow_5_fu_2533_p2;
                underflow_6_reg_4221 <= underflow_6_fu_2630_p2;
                underflow_7_reg_4246 <= underflow_7_fu_2727_p2;
                underflow_reg_4071 <= underflow_fu_2048_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                carry_14_1_reg_3821 <= carry_14_1_fu_1460_p2;
                carry_14_2_reg_3858 <= carry_14_2_fu_1541_p2;
                carry_14_3_reg_3895 <= carry_14_3_fu_1622_p2;
                carry_14_4_reg_3932 <= carry_14_4_fu_1703_p2;
                carry_14_5_reg_3969 <= carry_14_5_fu_1784_p2;
                carry_14_6_reg_4006 <= carry_14_6_fu_1865_p2;
                carry_14_7_reg_4043 <= carry_14_7_fu_1946_p2;
                carry_s_reg_3784 <= carry_s_fu_1379_p2;
                p_Val2_3_reg_3760 <= p_Val2_3_fu_1325_p2;
                p_Val2_5_reg_3772 <= p_Val2_5_fu_1359_p2;
                p_Val2_85_1_reg_3797 <= p_Val2_85_1_fu_1406_p2;
                p_Val2_85_2_reg_3834 <= p_Val2_85_2_fu_1487_p2;
                p_Val2_85_3_reg_3871 <= p_Val2_85_3_fu_1568_p2;
                p_Val2_85_4_reg_3908 <= p_Val2_85_4_fu_1649_p2;
                p_Val2_85_5_reg_3945 <= p_Val2_85_5_fu_1730_p2;
                p_Val2_85_6_reg_3982 <= p_Val2_85_6_fu_1811_p2;
                p_Val2_85_7_reg_4019 <= p_Val2_85_7_fu_1892_p2;
                p_Val2_87_1_reg_3809 <= p_Val2_87_1_fu_1440_p2;
                p_Val2_87_2_reg_3846 <= p_Val2_87_2_fu_1521_p2;
                p_Val2_87_3_reg_3883 <= p_Val2_87_3_fu_1602_p2;
                p_Val2_87_4_reg_3920 <= p_Val2_87_4_fu_1683_p2;
                p_Val2_87_5_reg_3957 <= p_Val2_87_5_fu_1764_p2;
                p_Val2_87_6_reg_3994 <= p_Val2_87_6_fu_1845_p2;
                p_Val2_87_7_reg_4031 <= p_Val2_87_7_fu_1926_p2;
                tmp_247_reg_3791 <= p_Val2_3_fu_1325_p2(15 downto 14);
                tmp_250_reg_3828 <= p_Val2_85_1_fu_1406_p2(15 downto 14);
                tmp_251_reg_3865 <= p_Val2_85_2_fu_1487_p2(15 downto 14);
                tmp_252_reg_3902 <= p_Val2_85_3_fu_1568_p2(15 downto 14);
                tmp_253_reg_3939 <= p_Val2_85_4_fu_1649_p2(15 downto 14);
                tmp_254_reg_3976 <= p_Val2_85_5_fu_1730_p2(15 downto 14);
                tmp_255_reg_4013 <= p_Val2_85_6_fu_1811_p2(15 downto 14);
                tmp_256_reg_4050 <= p_Val2_85_7_fu_1892_p2(15 downto 14);
                tmp_576_reg_3765 <= p_Val2_3_fu_1325_p2(15 downto 15);
                tmp_579_reg_3778 <= p_Val2_5_fu_1359_p2(7 downto 7);
                tmp_581_reg_3802 <= p_Val2_85_1_fu_1406_p2(15 downto 15);
                tmp_584_reg_3815 <= p_Val2_87_1_fu_1440_p2(7 downto 7);
                tmp_586_reg_3839 <= p_Val2_85_2_fu_1487_p2(15 downto 15);
                tmp_589_reg_3852 <= p_Val2_87_2_fu_1521_p2(7 downto 7);
                tmp_591_reg_3876 <= p_Val2_85_3_fu_1568_p2(15 downto 15);
                tmp_594_reg_3889 <= p_Val2_87_3_fu_1602_p2(7 downto 7);
                tmp_596_reg_3913 <= p_Val2_85_4_fu_1649_p2(15 downto 15);
                tmp_599_reg_3926 <= p_Val2_87_4_fu_1683_p2(7 downto 7);
                tmp_601_reg_3950 <= p_Val2_85_5_fu_1730_p2(15 downto 15);
                tmp_604_reg_3963 <= p_Val2_87_5_fu_1764_p2(7 downto 7);
                tmp_606_reg_3987 <= p_Val2_85_6_fu_1811_p2(15 downto 15);
                tmp_609_reg_4000 <= p_Val2_87_6_fu_1845_p2(7 downto 7);
                tmp_611_reg_4024 <= p_Val2_85_7_fu_1892_p2(15 downto 15);
                tmp_614_reg_4037 <= p_Val2_87_7_fu_1926_p2(7 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                ci_8_reg_3487 <= ci_8_fu_1024_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_lv1_0 = exitcond29_fu_1069_p2))) then
                co_35_7_reg_3550 <= co_35_7_fu_1158_p2;
                tmp_503_reg_3505 <= tmp_503_fu_1110_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                conv_last_output_V_0_1_reg_3645 <= conv_last_output_V_0_q0;
                conv_last_output_V_1_1_reg_3660 <= conv_last_output_V_1_q0;
                conv_last_output_V_2_1_reg_3675 <= conv_last_output_V_2_q0;
                conv_last_output_V_3_1_reg_3690 <= conv_last_output_V_3_q0;
                conv_last_output_V_4_1_reg_3705 <= conv_last_output_V_4_q0;
                conv_last_output_V_5_1_reg_3720 <= conv_last_output_V_5_q0;
                conv_last_output_V_6_1_reg_3735 <= conv_last_output_V_6_q0;
                conv_last_output_V_7_1_reg_3750 <= conv_last_output_V_7_q0;
                p_Val2_84_1_reg_3655 <= p_Val2_84_1_fu_1198_p2;
                p_Val2_84_2_reg_3670 <= p_Val2_84_2_fu_1215_p2;
                p_Val2_84_3_reg_3685 <= p_Val2_84_3_fu_1232_p2;
                p_Val2_84_4_reg_3700 <= p_Val2_84_4_fu_1249_p2;
                p_Val2_84_5_reg_3715 <= p_Val2_84_5_fu_1266_p2;
                p_Val2_84_6_reg_3730 <= p_Val2_84_6_fu_1283_p2;
                p_Val2_84_7_reg_3745 <= p_Val2_84_7_fu_1300_p2;
                p_Val2_s_reg_3640 <= p_Val2_s_fu_1181_p2;
                tmp_577_reg_3650 <= p_Val2_s_fu_1181_p2(5 downto 5);
                tmp_582_reg_3665 <= p_Val2_84_1_fu_1198_p2(5 downto 5);
                tmp_587_reg_3680 <= p_Val2_84_2_fu_1215_p2(5 downto 5);
                tmp_592_reg_3695 <= p_Val2_84_3_fu_1232_p2(5 downto 5);
                tmp_597_reg_3710 <= p_Val2_84_4_fu_1249_p2(5 downto 5);
                tmp_602_reg_3725 <= p_Val2_84_5_fu_1266_p2(5 downto 5);
                tmp_607_reg_3740 <= p_Val2_84_6_fu_1283_p2(5 downto 5);
                tmp_612_reg_3755 <= p_Val2_84_7_fu_1300_p2(5 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_lv1_0 = exitcond28_fu_3050_p2))) then
                conv_last_output_V_0_2_reg_4326 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
                conv_last_output_V_1_2_reg_4336 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
                conv_last_output_V_2_2_reg_4331 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
                conv_last_output_V_3_2_reg_4311 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
                conv_last_output_V_4_2_reg_4321 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
                conv_last_output_V_5_2_reg_4301 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
                conv_last_output_V_6_2_reg_4306 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
                conv_last_output_V_7_2_reg_4316 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361))) then
                conv_last_output_V_0_4_reg_4443 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
                conv_last_output_V_1_4_reg_4453 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
                conv_last_output_V_2_4_reg_4448 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
                conv_last_output_V_3_4_reg_4428 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
                conv_last_output_V_4_4_reg_4438 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
                conv_last_output_V_5_4_reg_4418 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
                conv_last_output_V_6_4_reg_4423 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
                conv_last_output_V_7_4_reg_4433 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                conv_last_output_V_0_reg_3580 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
                conv_last_output_V_1_reg_3590 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
                conv_last_output_V_2_reg_3585 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
                conv_last_output_V_3_reg_3565 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
                conv_last_output_V_4_reg_3575 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
                conv_last_output_V_5_reg_3555 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
                conv_last_output_V_6_reg_3560 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
                conv_last_output_V_7_reg_3570 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
                input_V_load_reg_3600 <= input_V_q0;
                weight_temp_0_0_0_4_reg_3595 <= weight_temp_0_0_0_q0;
                weight_temp_1_0_0_3_reg_3605 <= weight_temp_1_0_0_q0;
                weight_temp_2_0_0_3_reg_3610 <= weight_temp_2_0_0_q0;
                weight_temp_3_0_0_3_reg_3615 <= weight_temp_3_0_0_q0;
                weight_temp_4_0_0_3_reg_3620 <= weight_temp_4_0_0_q0;
                weight_temp_5_0_0_3_reg_3625 <= weight_temp_5_0_0_q0;
                weight_temp_6_0_0_3_reg_3630 <= weight_temp_6_0_0_q0;
                weight_temp_7_0_0_3_reg_3635 <= weight_temp_7_0_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten14_fu_3194_p2))) then
                exitcond_mid_reg_4391 <= exitcond_mid_fu_3260_p2;
                j_2_mid_reg_4370 <= j_2_mid_fu_3218_p3;
                k_1_mid2_reg_4396 <= k_1_mid2_fu_3272_p3;
                newIndex18_mid2_v_reg_4386 <= arrayNo8_mid2_v_fu_3226_p3(9 downto 3);
                tmp_572_reg_4381 <= tmp_572_fu_3234_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                h_29_reg_3451 <= h_29_fu_984_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                i_4_reg_4260 <= i_4_fu_2984_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0))) then
                indvar_flatten_next1_reg_4365 <= indvar_flatten_next1_fu_3200_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_0 = exitcond26_fu_1018_p2))) then
                input_V_addr_reg_3497 <= tmp_636_cast_fu_1064_p1(12 - 1 downto 0);
                    tmp_239_cast_reg_3492(7 downto 0) <= tmp_239_cast_fu_1030_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                isneg_reg_4341 <= p_Val2_1_188_fu_3112_p2(8 downto 8);
                newsignbit_reg_4354 <= p_Val2_2_fu_3126_p2(7 downto 7);
                p_Val2_2_reg_4348 <= p_Val2_2_fu_3126_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                j_4_reg_4283 <= j_4_fu_3027_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten_fu_813_p2))) then
                j_mid2_reg_3402 <= j_mid2_fu_837_p3;
                newIndex15_mid2_v_reg_3419 <= tmp_mid2_v_fu_845_p3(9 downto 3);
                tmp_570_reg_3415 <= tmp_570_fu_853_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361))) then
                k_2_reg_4413 <= k_2_fu_3305_p2;
                tmp_242_mid2_reg_4407 <= tmp_242_mid2_fu_3299_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                k_3_reg_4296 <= k_3_fu_3056_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                sext_cast_reg_3388 <= sext_cast_fu_809_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_0 = exitcond24_fu_998_p2))) then
                    tmp_233_cast1_reg_3474(2 downto 0) <= tmp_233_cast1_fu_1010_p1(2 downto 0);
                    tmp_233_cast_reg_3479(2 downto 0) <= tmp_233_cast_fu_1014_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (ap_const_lv1_0 = exitcond25_fu_3021_p2))) then
                    tmp_630_cast_reg_4288(11 downto 2) <= tmp_630_cast_fu_3042_p3(11 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_lv1_0 = exitcond22_fu_978_p2))) then
                    tmp_cast10_reg_3456(2 downto 0) <= tmp_cast10_fu_990_p1(2 downto 0);
                    tmp_cast_reg_3461(2 downto 0) <= tmp_cast_fu_994_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_flatten_fu_813_p2))) then
                tmp_mid2_v_reg_3408 <= tmp_mid2_v_fu_845_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                w_34_reg_3469 <= w_34_fu_1004_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = ap_reg_pp0_iter8_exitcond_flatten_reg_3393) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                weight_V_addr_read_reg_3436 <= m_axi_weight_V_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten_reg_3393))) then
                weight_V_addr_reg_3430 <= sum_cast_fu_923_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    tmp_cast10_reg_3456(9 downto 3) <= "0000000";
    tmp_cast_reg_3461(10 downto 3) <= "00000000";
    tmp_233_cast1_reg_3474(11 downto 3) <= "000000000";
    tmp_233_cast_reg_3479(12 downto 3) <= "0000000000";
    tmp_239_cast_reg_3492(14 downto 8) <= "0000000";
    tmp_620_cast_reg_4270(1 downto 0) <= "00";
    tmp_620_cast_reg_4270(9) <= '0';
    tmp_630_cast_reg_4288(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter9, exitcond_flatten_fu_813_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state14, exitcond22_fu_978_p2, ap_CS_fsm_state15, exitcond24_fu_998_p2, ap_CS_fsm_state16, exitcond26_fu_1018_p2, ap_CS_fsm_state17, exitcond29_fu_1069_p2, exitcond23_fu_2978_p2, ap_CS_fsm_state23, ap_CS_fsm_state24, exitcond25_fu_3021_p2, ap_CS_fsm_state25, exitcond28_fu_3050_p2, exitcond_flatten14_fu_3194_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage1, ap_block_pp0_stage0_flag00011011, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_pp1_stage0_flag00011011, ap_enable_reg_pp1_iter1, ap_block_pp1_stage1_flag00011011)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten_fu_813_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten_fu_813_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (exitcond22_fu_978_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (exitcond24_fu_998_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (exitcond26_fu_1018_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (exitcond29_fu_1069_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (exitcond23_fu_2978_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (exitcond25_fu_3021_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and (exitcond28_fu_3050_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_pp1_stage0 => 
                if (((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten14_fu_3194_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten14_fu_3194_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if (((ap_block_pp1_stage1_flag00011011 = ap_const_boolean_0) and not(((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
        OP2_V_fu_1178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(input_V_load_reg_3600),16));

    Range1_all_ones_1_fu_2066_p2 <= "1" when (tmp_250_reg_3828 = ap_const_lv2_3) else "0";
    Range1_all_ones_2_fu_2163_p2 <= "1" when (tmp_251_reg_3865 = ap_const_lv2_3) else "0";
    Range1_all_ones_3_fu_2260_p2 <= "1" when (tmp_252_reg_3902 = ap_const_lv2_3) else "0";
    Range1_all_ones_4_fu_2357_p2 <= "1" when (tmp_253_reg_3939 = ap_const_lv2_3) else "0";
    Range1_all_ones_5_fu_2454_p2 <= "1" when (tmp_254_reg_3976 = ap_const_lv2_3) else "0";
    Range1_all_ones_6_fu_2551_p2 <= "1" when (tmp_255_reg_4013 = ap_const_lv2_3) else "0";
    Range1_all_ones_7_fu_2648_p2 <= "1" when (tmp_256_reg_4050 = ap_const_lv2_3) else "0";
    Range1_all_ones_fu_1969_p2 <= "1" when (tmp_247_reg_3791 = ap_const_lv2_3) else "0";
    Range1_all_zeros_1_fu_2071_p2 <= "1" when (tmp_250_reg_3828 = ap_const_lv2_0) else "0";
    Range1_all_zeros_2_fu_2168_p2 <= "1" when (tmp_251_reg_3865 = ap_const_lv2_0) else "0";
    Range1_all_zeros_3_fu_2265_p2 <= "1" when (tmp_252_reg_3902 = ap_const_lv2_0) else "0";
    Range1_all_zeros_4_fu_2362_p2 <= "1" when (tmp_253_reg_3939 = ap_const_lv2_0) else "0";
    Range1_all_zeros_5_fu_2459_p2 <= "1" when (tmp_254_reg_3976 = ap_const_lv2_0) else "0";
    Range1_all_zeros_6_fu_2556_p2 <= "1" when (tmp_255_reg_4013 = ap_const_lv2_0) else "0";
    Range1_all_zeros_7_fu_2653_p2 <= "1" when (tmp_256_reg_4050 = ap_const_lv2_0) else "0";
    Range1_all_zeros_fu_1974_p2 <= "1" when (tmp_247_reg_3791 = ap_const_lv2_0) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(18);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(19);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(2);
    ap_CS_fsm_state14 <= ap_CS_fsm(3);
    ap_CS_fsm_state15 <= ap_CS_fsm(4);
    ap_CS_fsm_state16 <= ap_CS_fsm(5);
    ap_CS_fsm_state17 <= ap_CS_fsm(6);
    ap_CS_fsm_state18 <= ap_CS_fsm(7);
    ap_CS_fsm_state19 <= ap_CS_fsm(8);
    ap_CS_fsm_state20 <= ap_CS_fsm(9);
    ap_CS_fsm_state21 <= ap_CS_fsm(10);
    ap_CS_fsm_state22 <= ap_CS_fsm(11);
    ap_CS_fsm_state23 <= ap_CS_fsm(12);
    ap_CS_fsm_state24 <= ap_CS_fsm(13);
    ap_CS_fsm_state25 <= ap_CS_fsm(14);
    ap_CS_fsm_state26 <= ap_CS_fsm(15);
    ap_CS_fsm_state27 <= ap_CS_fsm(16);
    ap_CS_fsm_state28 <= ap_CS_fsm(17);
    ap_CS_fsm_state33 <= ap_CS_fsm(20);
        ap_block_pp0_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_flag00001001_assign_proc : process(m_axi_weight_V_RVALID, ap_enable_reg_pp0_iter9, ap_reg_pp0_iter8_exitcond_flatten_reg_3393)
    begin
                ap_block_pp0_stage0_flag00001001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter9) and (ap_const_lv1_0 = ap_reg_pp0_iter8_exitcond_flatten_reg_3393) and (ap_const_logic_0 = m_axi_weight_V_RVALID));
    end process;


    ap_block_pp0_stage0_flag00011001_assign_proc : process(m_axi_weight_V_RVALID, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, ap_reg_pp0_iter8_exitcond_flatten_reg_3393, ap_block_state4_io)
    begin
                ap_block_pp0_stage0_flag00011001 <= (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_boolean_1 = ap_block_state4_io)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter9) and (ap_const_lv1_0 = ap_reg_pp0_iter8_exitcond_flatten_reg_3393) and (ap_const_logic_0 = m_axi_weight_V_RVALID)));
    end process;


    ap_block_pp0_stage0_flag00011011_assign_proc : process(m_axi_weight_V_RVALID, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, ap_reg_pp0_iter8_exitcond_flatten_reg_3393, ap_block_state4_io)
    begin
                ap_block_pp0_stage0_flag00011011 <= (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_boolean_1 = ap_block_state4_io)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter9) and (ap_const_lv1_0 = ap_reg_pp0_iter8_exitcond_flatten_reg_3393) and (ap_const_logic_0 = m_axi_weight_V_RVALID)));
    end process;

        ap_block_pp1_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter9_assign_proc : process(m_axi_weight_V_RVALID, ap_reg_pp0_iter8_exitcond_flatten_reg_3393)
    begin
                ap_block_state11_pp0_stage0_iter9 <= ((ap_const_lv1_0 = ap_reg_pp0_iter8_exitcond_flatten_reg_3393) and (ap_const_logic_0 = m_axi_weight_V_RVALID));
    end process;

        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(ap_reg_pp0_iter1_exitcond_flatten_reg_3393, ap_sig_ioackin_m_axi_weight_V_ARREADY)
    begin
                ap_block_state4_io <= ((ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_3393) and (ap_const_logic_0 = ap_sig_ioackin_m_axi_weight_V_ARREADY));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten_fu_813_p2)
    begin
        if ((exitcond_flatten_fu_813_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state29_assign_proc : process(exitcond_flatten14_fu_3194_p2)
    begin
        if ((exitcond_flatten14_fu_3194_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state29 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state29 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state33)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4) and (ap_const_logic_0 = ap_enable_reg_pp0_iter5) and (ap_const_logic_0 = ap_enable_reg_pp0_iter6) and (ap_const_logic_0 = ap_enable_reg_pp0_iter7) and (ap_const_logic_0 = ap_enable_reg_pp0_iter8) and (ap_const_logic_0 = ap_enable_reg_pp0_iter9) and (ap_const_logic_0 = ap_enable_reg_pp0_iter10))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp1_iter0) and (ap_const_logic_0 = ap_enable_reg_pp1_iter1))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_m_axi_weight_V_ARREADY_assign_proc : process(m_axi_weight_V_ARREADY, ap_reg_ioackin_m_axi_weight_V_ARREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_m_axi_weight_V_ARREADY)) then 
            ap_sig_ioackin_m_axi_weight_V_ARREADY <= m_axi_weight_V_ARREADY;
        else 
            ap_sig_ioackin_m_axi_weight_V_ARREADY <= ap_const_logic_1;
        end if; 
    end process;

    arrayNo8_mid2_v_fu_3226_p3 <= 
        i_5_fu_3206_p2 when (exitcond_flatten15_fu_3212_p2(0) = '1') else 
        i_2_phi_fu_769_p4;
    bias_V_address0 <= bias_V_addr_reg_4275;

    bias_V_ce0_assign_proc : process(ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            bias_V_ce0 <= ap_const_logic_1;
        else 
            bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge40_demorgan_i_29_fu_2225_p2 <= (tmp_589_reg_3852 and deleted_ones_2_fu_2191_p3);
    brmerge40_demorgan_i_30_fu_2322_p2 <= (tmp_594_reg_3889 and deleted_ones_3_fu_2288_p3);
    brmerge40_demorgan_i_31_fu_2419_p2 <= (tmp_599_reg_3926 and deleted_ones_4_fu_2385_p3);
    brmerge40_demorgan_i_32_fu_2516_p2 <= (tmp_604_reg_3963 and deleted_ones_5_fu_2482_p3);
    brmerge40_demorgan_i_33_fu_2613_p2 <= (tmp_609_reg_4000 and deleted_ones_6_fu_2579_p3);
    brmerge40_demorgan_i_34_fu_2710_p2 <= (tmp_614_reg_4037 and deleted_ones_7_fu_2676_p3);
    brmerge40_demorgan_i_35_fu_2128_p2 <= (tmp_584_reg_3815 and deleted_ones_1_fu_2094_p3);
    brmerge40_demorgan_i_fu_2031_p2 <= (tmp_579_reg_3778 and deleted_ones_fu_1997_p3);
    brmerge_fu_3159_p2 <= (newsignbit_reg_4354 or isneg_not_fu_3154_p2);
    brmerge_i_i8_1_fu_2112_p2 <= (tmp_584_reg_3815 or p_not_i_i_1_fu_2106_p2);
    brmerge_i_i8_2_fu_2209_p2 <= (tmp_589_reg_3852 or p_not_i_i_2_fu_2203_p2);
    brmerge_i_i8_3_fu_2306_p2 <= (tmp_594_reg_3889 or p_not_i_i_3_fu_2300_p2);
    brmerge_i_i8_4_fu_2403_p2 <= (tmp_599_reg_3926 or p_not_i_i_4_fu_2397_p2);
    brmerge_i_i8_5_fu_2500_p2 <= (tmp_604_reg_3963 or p_not_i_i_5_fu_2494_p2);
    brmerge_i_i8_6_fu_2597_p2 <= (tmp_609_reg_4000 or p_not_i_i_6_fu_2591_p2);
    brmerge_i_i8_7_fu_2694_p2 <= (tmp_614_reg_4037 or p_not_i_i_7_fu_2688_p2);
    brmerge_i_i8_fu_2015_p2 <= (tmp_579_reg_3778 or p_not_i_i_fu_2009_p2);
    brmerge_i_i_fu_3150_p2 <= (isneg_reg_4341 xor newsignbit_reg_4354);
    brmerge_i_i_i_1_fu_2150_p2 <= (underflow_1_fu_2145_p2 or overflow_1_fu_2122_p2);
    brmerge_i_i_i_2_fu_2247_p2 <= (underflow_2_fu_2242_p2 or overflow_2_fu_2219_p2);
    brmerge_i_i_i_3_fu_2344_p2 <= (underflow_3_fu_2339_p2 or overflow_3_fu_2316_p2);
    brmerge_i_i_i_4_fu_2441_p2 <= (underflow_4_fu_2436_p2 or overflow_4_fu_2413_p2);
    brmerge_i_i_i_5_fu_2538_p2 <= (underflow_5_fu_2533_p2 or overflow_5_fu_2510_p2);
    brmerge_i_i_i_6_fu_2635_p2 <= (underflow_6_fu_2630_p2 or overflow_6_fu_2607_p2);
    brmerge_i_i_i_7_fu_2732_p2 <= (underflow_7_fu_2727_p2 or overflow_7_fu_2704_p2);
    brmerge_i_i_i_fu_2053_p2 <= (underflow_fu_2048_p2 or overflow_fu_2025_p2);
    carry_14_1_fu_1460_p2 <= (tmp_583_fu_1432_p3 and tmp_424_1_fu_1454_p2);
    carry_14_2_fu_1541_p2 <= (tmp_588_fu_1513_p3 and tmp_424_2_fu_1535_p2);
    carry_14_3_fu_1622_p2 <= (tmp_593_fu_1594_p3 and tmp_424_3_fu_1616_p2);
    carry_14_4_fu_1703_p2 <= (tmp_598_fu_1675_p3 and tmp_424_4_fu_1697_p2);
    carry_14_5_fu_1784_p2 <= (tmp_603_fu_1756_p3 and tmp_424_5_fu_1778_p2);
    carry_14_6_fu_1865_p2 <= (tmp_608_fu_1837_p3 and tmp_424_6_fu_1859_p2);
    carry_14_7_fu_1946_p2 <= (tmp_613_fu_1918_p3 and tmp_424_7_fu_1940_p2);
    carry_s_fu_1379_p2 <= (tmp_578_fu_1351_p3 and tmp_246_fu_1373_p2);
    ci_8_fu_1024_p2 <= std_logic_vector(unsigned(ci_reg_699) + unsigned(ap_const_lv8_1));
    co_35_7_fu_1158_p2 <= std_logic_vector(unsigned(co_reg_710) + unsigned(ap_const_lv10_8));

    conv_last_output_V_0_address0_assign_proc : process(ap_CS_fsm_state18, conv_last_output_V_0_reg_3580, ap_CS_fsm_state25, conv_last_output_V_0_2_reg_4326, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, conv_last_output_V_0_4_reg_4443, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_block_pp1_stage0_flag00000000, tmp_643_cast_fu_1164_p1, tmp_637_cast_fu_3071_p1, tmp_627_cast_fu_3347_p1, ap_CS_fsm_state27, ap_block_pp1_stage1_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_0_address0 <= conv_last_output_V_0_4_reg_4443;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_0_address0 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_0_address0 <= conv_last_output_V_0_2_reg_4326;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            conv_last_output_V_0_address0 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_0_address0 <= conv_last_output_V_0_reg_3580;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            conv_last_output_V_0_address0 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
        else 
            conv_last_output_V_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_0_ce0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_flag00011001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)) or (ap_const_logic_1 = ap_CS_fsm_state27) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)))) then 
            conv_last_output_V_0_ce0 <= ap_const_logic_1;
        else 
            conv_last_output_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_0_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, this_assign_1_fu_2759_p3, ap_CS_fsm_state27, this_assign_43_1_fu_3178_p3, ap_block_pp1_stage1_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_0_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_0_d0 <= this_assign_43_1_fu_3178_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_0_d0 <= this_assign_1_fu_2759_p3;
        else 
            conv_last_output_V_0_d0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_0_we0_assign_proc : process(tmp_571_reg_4265, ap_reg_pp1_iter1_tmp_572_reg_4381, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, tmp_573_fu_3380_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (ap_const_lv3_0 = tmp_571_reg_4265)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_1 = tmp_573_fu_3380_p3) and (ap_const_lv3_0 = ap_reg_pp1_iter1_tmp_572_reg_4381)))) then 
            conv_last_output_V_0_we0 <= ap_const_logic_1;
        else 
            conv_last_output_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_1_address0_assign_proc : process(ap_CS_fsm_state18, conv_last_output_V_1_reg_3590, ap_CS_fsm_state25, conv_last_output_V_1_2_reg_4336, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, conv_last_output_V_1_4_reg_4453, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_block_pp1_stage0_flag00000000, tmp_643_cast_fu_1164_p1, tmp_637_cast_fu_3071_p1, tmp_627_cast_fu_3347_p1, ap_CS_fsm_state27, ap_block_pp1_stage1_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_1_address0 <= conv_last_output_V_1_4_reg_4453;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_1_address0 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_1_address0 <= conv_last_output_V_1_2_reg_4336;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            conv_last_output_V_1_address0 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_1_address0 <= conv_last_output_V_1_reg_3590;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            conv_last_output_V_1_address0 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
        else 
            conv_last_output_V_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_1_ce0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_flag00011001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)) or (ap_const_logic_1 = ap_CS_fsm_state27) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)))) then 
            conv_last_output_V_1_ce0 <= ap_const_logic_1;
        else 
            conv_last_output_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_1_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, this_assign_43_1_fu_3178_p3, ap_block_pp1_stage1_flag00000000, this_assign_1_1_fu_2789_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_1_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_1_d0 <= this_assign_43_1_fu_3178_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_1_d0 <= this_assign_1_1_fu_2789_p3;
        else 
            conv_last_output_V_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_1_we0_assign_proc : process(tmp_571_reg_4265, ap_reg_pp1_iter1_tmp_572_reg_4381, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, tmp_573_fu_3380_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (tmp_571_reg_4265 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_1 = tmp_573_fu_3380_p3) and (ap_reg_pp1_iter1_tmp_572_reg_4381 = ap_const_lv3_1)))) then 
            conv_last_output_V_1_we0 <= ap_const_logic_1;
        else 
            conv_last_output_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_2_address0_assign_proc : process(ap_CS_fsm_state18, conv_last_output_V_2_reg_3585, ap_CS_fsm_state25, conv_last_output_V_2_2_reg_4331, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, conv_last_output_V_2_4_reg_4448, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_block_pp1_stage0_flag00000000, tmp_643_cast_fu_1164_p1, tmp_637_cast_fu_3071_p1, tmp_627_cast_fu_3347_p1, ap_CS_fsm_state27, ap_block_pp1_stage1_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_2_address0 <= conv_last_output_V_2_4_reg_4448;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_2_address0 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_2_address0 <= conv_last_output_V_2_2_reg_4331;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            conv_last_output_V_2_address0 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_2_address0 <= conv_last_output_V_2_reg_3585;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            conv_last_output_V_2_address0 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
        else 
            conv_last_output_V_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_2_ce0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_flag00011001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)) or (ap_const_logic_1 = ap_CS_fsm_state27) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)))) then 
            conv_last_output_V_2_ce0 <= ap_const_logic_1;
        else 
            conv_last_output_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_2_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, this_assign_43_1_fu_3178_p3, ap_block_pp1_stage1_flag00000000, this_assign_1_2_fu_2819_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_2_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_2_d0 <= this_assign_43_1_fu_3178_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_2_d0 <= this_assign_1_2_fu_2819_p3;
        else 
            conv_last_output_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_2_we0_assign_proc : process(tmp_571_reg_4265, ap_reg_pp1_iter1_tmp_572_reg_4381, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, tmp_573_fu_3380_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (tmp_571_reg_4265 = ap_const_lv3_2)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_1 = tmp_573_fu_3380_p3) and (ap_reg_pp1_iter1_tmp_572_reg_4381 = ap_const_lv3_2)))) then 
            conv_last_output_V_2_we0 <= ap_const_logic_1;
        else 
            conv_last_output_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_3_address0_assign_proc : process(ap_CS_fsm_state18, conv_last_output_V_3_reg_3565, ap_CS_fsm_state25, conv_last_output_V_3_2_reg_4311, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, conv_last_output_V_3_4_reg_4428, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_block_pp1_stage0_flag00000000, tmp_643_cast_fu_1164_p1, tmp_637_cast_fu_3071_p1, tmp_627_cast_fu_3347_p1, ap_CS_fsm_state27, ap_block_pp1_stage1_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_3_address0 <= conv_last_output_V_3_4_reg_4428;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_3_address0 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_3_address0 <= conv_last_output_V_3_2_reg_4311;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            conv_last_output_V_3_address0 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_3_address0 <= conv_last_output_V_3_reg_3565;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            conv_last_output_V_3_address0 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
        else 
            conv_last_output_V_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_3_ce0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_flag00011001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)) or (ap_const_logic_1 = ap_CS_fsm_state27) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)))) then 
            conv_last_output_V_3_ce0 <= ap_const_logic_1;
        else 
            conv_last_output_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_3_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, this_assign_43_1_fu_3178_p3, ap_block_pp1_stage1_flag00000000, this_assign_1_3_fu_2849_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_3_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_3_d0 <= this_assign_43_1_fu_3178_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_3_d0 <= this_assign_1_3_fu_2849_p3;
        else 
            conv_last_output_V_3_d0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_3_we0_assign_proc : process(tmp_571_reg_4265, ap_reg_pp1_iter1_tmp_572_reg_4381, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, tmp_573_fu_3380_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (tmp_571_reg_4265 = ap_const_lv3_3)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_1 = tmp_573_fu_3380_p3) and (ap_reg_pp1_iter1_tmp_572_reg_4381 = ap_const_lv3_3)))) then 
            conv_last_output_V_3_we0 <= ap_const_logic_1;
        else 
            conv_last_output_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_4_address0_assign_proc : process(ap_CS_fsm_state18, conv_last_output_V_4_reg_3575, ap_CS_fsm_state25, conv_last_output_V_4_2_reg_4321, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, conv_last_output_V_4_4_reg_4438, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_block_pp1_stage0_flag00000000, tmp_643_cast_fu_1164_p1, tmp_637_cast_fu_3071_p1, tmp_627_cast_fu_3347_p1, ap_CS_fsm_state27, ap_block_pp1_stage1_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_4_address0 <= conv_last_output_V_4_4_reg_4438;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_4_address0 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_4_address0 <= conv_last_output_V_4_2_reg_4321;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            conv_last_output_V_4_address0 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_4_address0 <= conv_last_output_V_4_reg_3575;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            conv_last_output_V_4_address0 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
        else 
            conv_last_output_V_4_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_4_ce0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_flag00011001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)) or (ap_const_logic_1 = ap_CS_fsm_state27) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)))) then 
            conv_last_output_V_4_ce0 <= ap_const_logic_1;
        else 
            conv_last_output_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_4_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, this_assign_43_1_fu_3178_p3, ap_block_pp1_stage1_flag00000000, this_assign_1_4_fu_2879_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_4_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_4_d0 <= this_assign_43_1_fu_3178_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_4_d0 <= this_assign_1_4_fu_2879_p3;
        else 
            conv_last_output_V_4_d0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_4_we0_assign_proc : process(tmp_571_reg_4265, ap_reg_pp1_iter1_tmp_572_reg_4381, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, tmp_573_fu_3380_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (tmp_571_reg_4265 = ap_const_lv3_4)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_1 = tmp_573_fu_3380_p3) and (ap_reg_pp1_iter1_tmp_572_reg_4381 = ap_const_lv3_4)))) then 
            conv_last_output_V_4_we0 <= ap_const_logic_1;
        else 
            conv_last_output_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_5_address0_assign_proc : process(conv_last_output_V_5_reg_3555, ap_CS_fsm_state18, ap_CS_fsm_state25, conv_last_output_V_5_2_reg_4301, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, conv_last_output_V_5_4_reg_4418, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_block_pp1_stage0_flag00000000, tmp_643_cast_fu_1164_p1, tmp_637_cast_fu_3071_p1, tmp_627_cast_fu_3347_p1, ap_CS_fsm_state27, ap_block_pp1_stage1_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_5_address0 <= conv_last_output_V_5_4_reg_4418;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_5_address0 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_5_address0 <= conv_last_output_V_5_2_reg_4301;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            conv_last_output_V_5_address0 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_5_address0 <= conv_last_output_V_5_reg_3555;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            conv_last_output_V_5_address0 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
        else 
            conv_last_output_V_5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_5_ce0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_flag00011001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)) or (ap_const_logic_1 = ap_CS_fsm_state27) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)))) then 
            conv_last_output_V_5_ce0 <= ap_const_logic_1;
        else 
            conv_last_output_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_5_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, this_assign_43_1_fu_3178_p3, ap_block_pp1_stage1_flag00000000, this_assign_1_5_fu_2909_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_5_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_5_d0 <= this_assign_43_1_fu_3178_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_5_d0 <= this_assign_1_5_fu_2909_p3;
        else 
            conv_last_output_V_5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_5_we0_assign_proc : process(tmp_571_reg_4265, ap_reg_pp1_iter1_tmp_572_reg_4381, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, tmp_573_fu_3380_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (tmp_571_reg_4265 = ap_const_lv3_5)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_1 = tmp_573_fu_3380_p3) and (ap_reg_pp1_iter1_tmp_572_reg_4381 = ap_const_lv3_5)))) then 
            conv_last_output_V_5_we0 <= ap_const_logic_1;
        else 
            conv_last_output_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_6_address0_assign_proc : process(ap_CS_fsm_state18, conv_last_output_V_6_reg_3560, ap_CS_fsm_state25, conv_last_output_V_6_2_reg_4306, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, conv_last_output_V_6_4_reg_4423, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_block_pp1_stage0_flag00000000, tmp_643_cast_fu_1164_p1, tmp_637_cast_fu_3071_p1, tmp_627_cast_fu_3347_p1, ap_CS_fsm_state27, ap_block_pp1_stage1_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_6_address0 <= conv_last_output_V_6_4_reg_4423;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_6_address0 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_6_address0 <= conv_last_output_V_6_2_reg_4306;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            conv_last_output_V_6_address0 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_6_address0 <= conv_last_output_V_6_reg_3560;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            conv_last_output_V_6_address0 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
        else 
            conv_last_output_V_6_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_6_ce0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_flag00011001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)) or (ap_const_logic_1 = ap_CS_fsm_state27) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)))) then 
            conv_last_output_V_6_ce0 <= ap_const_logic_1;
        else 
            conv_last_output_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_6_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, this_assign_43_1_fu_3178_p3, ap_block_pp1_stage1_flag00000000, this_assign_1_6_fu_2939_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_6_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_6_d0 <= this_assign_43_1_fu_3178_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_6_d0 <= this_assign_1_6_fu_2939_p3;
        else 
            conv_last_output_V_6_d0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_6_we0_assign_proc : process(tmp_571_reg_4265, ap_reg_pp1_iter1_tmp_572_reg_4381, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, tmp_573_fu_3380_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (tmp_571_reg_4265 = ap_const_lv3_6)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_1 = tmp_573_fu_3380_p3) and (ap_reg_pp1_iter1_tmp_572_reg_4381 = ap_const_lv3_6)))) then 
            conv_last_output_V_6_we0 <= ap_const_logic_1;
        else 
            conv_last_output_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_7_address0_assign_proc : process(ap_CS_fsm_state18, conv_last_output_V_7_reg_3570, ap_CS_fsm_state25, conv_last_output_V_7_2_reg_4316, ap_CS_fsm_pp1_stage0, ap_CS_fsm_pp1_stage1, conv_last_output_V_7_4_reg_4433, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_block_pp1_stage0_flag00000000, tmp_643_cast_fu_1164_p1, tmp_637_cast_fu_3071_p1, tmp_627_cast_fu_3347_p1, ap_CS_fsm_state27, ap_block_pp1_stage1_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_7_address0 <= conv_last_output_V_7_4_reg_4433;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_7_address0 <= tmp_627_cast_fu_3347_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_7_address0 <= conv_last_output_V_7_2_reg_4316;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            conv_last_output_V_7_address0 <= tmp_637_cast_fu_3071_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_7_address0 <= conv_last_output_V_7_reg_3570;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            conv_last_output_V_7_address0 <= tmp_643_cast_fu_1164_p1(10 - 1 downto 0);
        else 
            conv_last_output_V_7_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_7_ce0_assign_proc : process(ap_CS_fsm_state18, ap_CS_fsm_state25, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_flag00011001, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)) or (ap_const_logic_1 = ap_CS_fsm_state27) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1)))) then 
            conv_last_output_V_7_ce0 <= ap_const_logic_1;
        else 
            conv_last_output_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_last_output_V_7_d0_assign_proc : process(ap_CS_fsm_pp1_stage1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, this_assign_43_1_fu_3178_p3, ap_block_pp1_stage1_flag00000000, this_assign_1_7_fu_2969_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage1_flag00000000 = ap_const_boolean_0))) then 
            conv_last_output_V_7_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            conv_last_output_V_7_d0 <= this_assign_43_1_fu_3178_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            conv_last_output_V_7_d0 <= this_assign_1_7_fu_2969_p3;
        else 
            conv_last_output_V_7_d0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_last_output_V_7_we0_assign_proc : process(tmp_571_reg_4265, ap_reg_pp1_iter1_tmp_572_reg_4381, ap_CS_fsm_pp1_stage1, ap_block_pp1_stage1_flag00011001, ap_enable_reg_pp1_iter1, ap_CS_fsm_state22, ap_CS_fsm_state27, tmp_573_fu_3380_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_state27) and (tmp_571_reg_4265 = ap_const_lv3_7)) or ((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_block_pp1_stage1_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_1 = tmp_573_fu_3380_p3) and (ap_reg_pp1_iter1_tmp_572_reg_4381 = ap_const_lv3_7)))) then 
            conv_last_output_V_7_we0 <= ap_const_logic_1;
        else 
            conv_last_output_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;

    deleted_ones_1_fu_2094_p3 <= 
        p_41_i_i_1_fu_2089_p2 when (carry_14_1_reg_3821(0) = '1') else 
        Range1_all_ones_1_fu_2066_p2;
    deleted_ones_2_fu_2191_p3 <= 
        p_41_i_i_2_fu_2186_p2 when (carry_14_2_reg_3858(0) = '1') else 
        Range1_all_ones_2_fu_2163_p2;
    deleted_ones_3_fu_2288_p3 <= 
        p_41_i_i_3_fu_2283_p2 when (carry_14_3_reg_3895(0) = '1') else 
        Range1_all_ones_3_fu_2260_p2;
    deleted_ones_4_fu_2385_p3 <= 
        p_41_i_i_4_fu_2380_p2 when (carry_14_4_reg_3932(0) = '1') else 
        Range1_all_ones_4_fu_2357_p2;
    deleted_ones_5_fu_2482_p3 <= 
        p_41_i_i_5_fu_2477_p2 when (carry_14_5_reg_3969(0) = '1') else 
        Range1_all_ones_5_fu_2454_p2;
    deleted_ones_6_fu_2579_p3 <= 
        p_41_i_i_6_fu_2574_p2 when (carry_14_6_reg_4006(0) = '1') else 
        Range1_all_ones_6_fu_2551_p2;
    deleted_ones_7_fu_2676_p3 <= 
        p_41_i_i_7_fu_2671_p2 when (carry_14_7_reg_4043(0) = '1') else 
        Range1_all_ones_7_fu_2648_p2;
    deleted_ones_fu_1997_p3 <= 
        p_41_i_i_fu_1992_p2 when (carry_s_reg_3784(0) = '1') else 
        Range1_all_ones_fu_1969_p2;
    deleted_zeros_1_fu_2076_p3 <= 
        Range1_all_ones_1_fu_2066_p2 when (carry_14_1_reg_3821(0) = '1') else 
        Range1_all_zeros_1_fu_2071_p2;
    deleted_zeros_2_fu_2173_p3 <= 
        Range1_all_ones_2_fu_2163_p2 when (carry_14_2_reg_3858(0) = '1') else 
        Range1_all_zeros_2_fu_2168_p2;
    deleted_zeros_3_fu_2270_p3 <= 
        Range1_all_ones_3_fu_2260_p2 when (carry_14_3_reg_3895(0) = '1') else 
        Range1_all_zeros_3_fu_2265_p2;
    deleted_zeros_4_fu_2367_p3 <= 
        Range1_all_ones_4_fu_2357_p2 when (carry_14_4_reg_3932(0) = '1') else 
        Range1_all_zeros_4_fu_2362_p2;
    deleted_zeros_5_fu_2464_p3 <= 
        Range1_all_ones_5_fu_2454_p2 when (carry_14_5_reg_3969(0) = '1') else 
        Range1_all_zeros_5_fu_2459_p2;
    deleted_zeros_6_fu_2561_p3 <= 
        Range1_all_ones_6_fu_2551_p2 when (carry_14_6_reg_4006(0) = '1') else 
        Range1_all_zeros_6_fu_2556_p2;
    deleted_zeros_7_fu_2658_p3 <= 
        Range1_all_ones_7_fu_2648_p2 when (carry_14_7_reg_4043(0) = '1') else 
        Range1_all_zeros_7_fu_2653_p2;
    deleted_zeros_fu_1979_p3 <= 
        Range1_all_ones_fu_1969_p2 when (carry_s_reg_3784(0) = '1') else 
        Range1_all_zeros_fu_1974_p2;
    exitcond22_fu_978_p2 <= "1" when (h_reg_677 = ap_const_lv3_4) else "0";
    exitcond23_fu_2978_p2 <= "1" when (i_1_reg_721 = ap_const_lv10_200) else "0";
    exitcond24_fu_998_p2 <= "1" when (w_reg_688 = ap_const_lv3_4) else "0";
    exitcond25_fu_3021_p2 <= "1" when (j_1_reg_732 = ap_const_lv3_4) else "0";
    exitcond26_fu_1018_p2 <= "1" when (ci_reg_699 = ap_const_lv8_C0) else "0";
    exitcond27_fu_3254_p2 <= "1" when (k_1_phi_fu_802_p4 = ap_const_lv3_4) else "0";
    exitcond28_fu_3050_p2 <= "1" when (k_reg_743 = ap_const_lv3_4) else "0";
    exitcond29_fu_1069_p2 <= "1" when (co_reg_710 = ap_const_lv10_200) else "0";
    exitcond_flatten14_fu_3194_p2 <= "1" when (indvar_flatten10_phi_fu_758_p4 = ap_const_lv14_2000) else "0";
    exitcond_flatten15_fu_3212_p2 <= "1" when (indvar_flatten6_phi_fu_780_p4 = ap_const_lv6_10) else "0";
    exitcond_flatten_fu_813_p2 <= "1" when (indvar_flatten_reg_644 = ap_const_lv17_18000) else "0";
    exitcond_fu_831_p2 <= "1" when (j_reg_666 = ap_const_lv8_C0) else "0";
    exitcond_mid_fu_3260_p2 <= (exitcond27_fu_3254_p2 and not_exitcond_flatten_fu_3248_p2);
    h_29_fu_984_p2 <= std_logic_vector(unsigned(h_reg_677) + unsigned(ap_const_lv3_1));

    i_2_phi_fu_769_p4_assign_proc : process(i_2_reg_765, exitcond_flatten14_reg_4361, ap_CS_fsm_pp1_stage0, arrayNo8_mid2_v_reg_4376, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            i_2_phi_fu_769_p4 <= arrayNo8_mid2_v_reg_4376;
        else 
            i_2_phi_fu_769_p4 <= i_2_reg_765;
        end if; 
    end process;

    i_3_fu_825_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(i_phi_fu_659_p4));
    i_4_fu_2984_p2 <= std_logic_vector(unsigned(i_1_reg_721) + unsigned(ap_const_lv10_1));
    i_5_fu_3206_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(i_2_phi_fu_769_p4));

    i_phi_fu_659_p4_assign_proc : process(ap_block_pp0_stage0_flag00000000, exitcond_flatten_reg_3393, i_reg_655, ap_CS_fsm_pp0_stage0, tmp_mid2_v_reg_3408, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond_flatten_reg_3393) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            i_phi_fu_659_p4 <= tmp_mid2_v_reg_3408;
        else 
            i_phi_fu_659_p4 <= i_reg_655;
        end if; 
    end process;


    indvar_flatten10_phi_fu_758_p4_assign_proc : process(indvar_flatten10_reg_754, exitcond_flatten14_reg_4361, ap_CS_fsm_pp1_stage0, indvar_flatten_next1_reg_4365, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            indvar_flatten10_phi_fu_758_p4 <= indvar_flatten_next1_reg_4365;
        else 
            indvar_flatten10_phi_fu_758_p4 <= indvar_flatten10_reg_754;
        end if; 
    end process;

    indvar_flatten6_op_fu_3280_p2 <= std_logic_vector(unsigned(indvar_flatten6_phi_fu_780_p4) + unsigned(ap_const_lv6_1));

    indvar_flatten6_phi_fu_780_p4_assign_proc : process(indvar_flatten6_reg_776, exitcond_flatten14_reg_4361, ap_CS_fsm_pp1_stage0, indvar_flatten_next7_reg_4402, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            indvar_flatten6_phi_fu_780_p4 <= indvar_flatten_next7_reg_4402;
        else 
            indvar_flatten6_phi_fu_780_p4 <= indvar_flatten6_reg_776;
        end if; 
    end process;

    indvar_flatten_next1_fu_3200_p2 <= std_logic_vector(unsigned(indvar_flatten10_phi_fu_758_p4) + unsigned(ap_const_lv14_1));
    indvar_flatten_next7_fu_3286_p3 <= 
        ap_const_lv6_1 when (exitcond_flatten15_fu_3212_p2(0) = '1') else 
        indvar_flatten6_op_fu_3280_p2;
    indvar_flatten_next_fu_819_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_644) + unsigned(ap_const_lv17_1));
    input_V_address0 <= input_V_addr_reg_3497;

    input_V_ce0_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            input_V_ce0 <= ap_const_logic_1;
        else 
            input_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    isneg_not_fu_3154_p2 <= (isneg_reg_4341 xor ap_const_lv1_1);
    j_2_mid_fu_3218_p3 <= 
        ap_const_lv3_0 when (exitcond_flatten15_fu_3212_p2(0) = '1') else 
        j_2_phi_fu_791_p4;

    j_2_phi_fu_791_p4_assign_proc : process(j_2_reg_787, exitcond_flatten14_reg_4361, ap_CS_fsm_pp1_stage0, tmp_242_mid2_reg_4407, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            j_2_phi_fu_791_p4 <= tmp_242_mid2_reg_4407;
        else 
            j_2_phi_fu_791_p4 <= j_2_reg_787;
        end if; 
    end process;

    j_3_fu_867_p2 <= std_logic_vector(unsigned(j_mid2_fu_837_p3) + unsigned(ap_const_lv8_1));
    j_4_fu_3027_p2 <= std_logic_vector(unsigned(j_1_reg_732) + unsigned(ap_const_lv3_1));
    j_5_fu_3294_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(j_2_mid_reg_4370));
    j_mid2_fu_837_p3 <= 
        ap_const_lv8_0 when (exitcond_fu_831_p2(0) = '1') else 
        j_reg_666;
    k_1_mid2_fu_3272_p3 <= 
        ap_const_lv3_0 when (tmp_493_fu_3266_p2(0) = '1') else 
        k_1_phi_fu_802_p4;

    k_1_phi_fu_802_p4_assign_proc : process(k_1_reg_798, exitcond_flatten14_reg_4361, ap_CS_fsm_pp1_stage0, k_2_reg_4413, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_lv1_0 = exitcond_flatten14_reg_4361) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            k_1_phi_fu_802_p4 <= k_2_reg_4413;
        else 
            k_1_phi_fu_802_p4 <= k_1_reg_798;
        end if; 
    end process;

    k_2_fu_3305_p2 <= std_logic_vector(unsigned(k_1_mid2_reg_4396) + unsigned(ap_const_lv3_1));
    k_3_fu_3056_p2 <= std_logic_vector(unsigned(k_reg_743) + unsigned(ap_const_lv3_1));
    m_axi_weight_V_ARADDR <= weight_V_addr_reg_3430;
    m_axi_weight_V_ARBURST <= ap_const_lv2_0;
    m_axi_weight_V_ARCACHE <= ap_const_lv4_0;
    m_axi_weight_V_ARID <= ap_const_lv1_0;
    m_axi_weight_V_ARLEN <= ap_const_lv32_1;
    m_axi_weight_V_ARLOCK <= ap_const_lv2_0;
    m_axi_weight_V_ARPROT <= ap_const_lv3_0;
    m_axi_weight_V_ARQOS <= ap_const_lv4_0;
    m_axi_weight_V_ARREGION <= ap_const_lv4_0;
    m_axi_weight_V_ARSIZE <= ap_const_lv3_0;
    m_axi_weight_V_ARUSER <= ap_const_lv1_0;

    m_axi_weight_V_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter2, ap_reg_pp0_iter1_exitcond_flatten_reg_3393, ap_reg_ioackin_m_axi_weight_V_ARREADY, ap_block_pp0_stage0_flag00001001)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_3393) and (ap_block_pp0_stage0_flag00001001 = ap_const_boolean_0) and (ap_const_logic_0 = ap_reg_ioackin_m_axi_weight_V_ARREADY))) then 
            m_axi_weight_V_ARVALID <= ap_const_logic_1;
        else 
            m_axi_weight_V_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weight_V_AWADDR <= ap_const_lv32_0;
    m_axi_weight_V_AWBURST <= ap_const_lv2_0;
    m_axi_weight_V_AWCACHE <= ap_const_lv4_0;
    m_axi_weight_V_AWID <= ap_const_lv1_0;
    m_axi_weight_V_AWLEN <= ap_const_lv32_0;
    m_axi_weight_V_AWLOCK <= ap_const_lv2_0;
    m_axi_weight_V_AWPROT <= ap_const_lv3_0;
    m_axi_weight_V_AWQOS <= ap_const_lv4_0;
    m_axi_weight_V_AWREGION <= ap_const_lv4_0;
    m_axi_weight_V_AWSIZE <= ap_const_lv3_0;
    m_axi_weight_V_AWUSER <= ap_const_lv1_0;
    m_axi_weight_V_AWVALID <= ap_const_logic_0;
    m_axi_weight_V_BREADY <= ap_const_logic_0;

    m_axi_weight_V_RREADY_assign_proc : process(ap_enable_reg_pp0_iter9, ap_reg_pp0_iter8_exitcond_flatten_reg_3393, ap_block_pp0_stage0_flag00011001)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter9) and (ap_const_lv1_0 = ap_reg_pp0_iter8_exitcond_flatten_reg_3393) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then 
            m_axi_weight_V_RREADY <= ap_const_logic_1;
        else 
            m_axi_weight_V_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_weight_V_WDATA <= ap_const_lv8_0;
    m_axi_weight_V_WID <= ap_const_lv1_0;
    m_axi_weight_V_WLAST <= ap_const_logic_0;
    m_axi_weight_V_WSTRB <= ap_const_lv1_0;
    m_axi_weight_V_WUSER <= ap_const_lv1_0;
    m_axi_weight_V_WVALID <= ap_const_logic_0;
    newIndex1_fu_1075_p4 <= co_reg_710(9 downto 3);
    newIndex_fu_2999_p4 <= i_1_reg_721(9 downto 3);
    not_exitcond_flatten_fu_3248_p2 <= (exitcond_flatten15_fu_3212_p2 xor ap_const_lv1_1);
    overflow_1_fu_2122_p2 <= (brmerge_i_i8_1_fu_2112_p2 and tmp_431_1_fu_2117_p2);
    overflow_2_fu_2219_p2 <= (brmerge_i_i8_2_fu_2209_p2 and tmp_431_2_fu_2214_p2);
    overflow_3_fu_2316_p2 <= (brmerge_i_i8_3_fu_2306_p2 and tmp_431_3_fu_2311_p2);
    overflow_4_fu_2413_p2 <= (brmerge_i_i8_4_fu_2403_p2 and tmp_431_4_fu_2408_p2);
    overflow_5_fu_2510_p2 <= (brmerge_i_i8_5_fu_2500_p2 and tmp_431_5_fu_2505_p2);
    overflow_6_fu_2607_p2 <= (brmerge_i_i8_6_fu_2597_p2 and tmp_431_6_fu_2602_p2);
    overflow_7_fu_2704_p2 <= (brmerge_i_i8_7_fu_2694_p2 and tmp_431_7_fu_2699_p2);
    overflow_fu_2025_p2 <= (brmerge_i_i8_fu_2015_p2 and tmp_249_fu_2020_p2);
    p_38_i_i_1_fu_2101_p2 <= (carry_14_1_reg_3821 and Range1_all_ones_1_fu_2066_p2);
    p_38_i_i_2_fu_2198_p2 <= (carry_14_2_reg_3858 and Range1_all_ones_2_fu_2163_p2);
    p_38_i_i_3_fu_2295_p2 <= (carry_14_3_reg_3895 and Range1_all_ones_3_fu_2260_p2);
    p_38_i_i_4_fu_2392_p2 <= (carry_14_4_reg_3932 and Range1_all_ones_4_fu_2357_p2);
    p_38_i_i_5_fu_2489_p2 <= (carry_14_5_reg_3969 and Range1_all_ones_5_fu_2454_p2);
    p_38_i_i_6_fu_2586_p2 <= (carry_14_6_reg_4006 and Range1_all_ones_6_fu_2551_p2);
    p_38_i_i_7_fu_2683_p2 <= (carry_14_7_reg_4043 and Range1_all_ones_7_fu_2648_p2);
    p_38_i_i_fu_2004_p2 <= (carry_s_reg_3784 and Range1_all_ones_fu_1969_p2);
    p_41_i_i_1_fu_2089_p2 <= (tmp_581_reg_3802 and tmp_429_1_fu_2083_p2);
    p_41_i_i_2_fu_2186_p2 <= (tmp_586_reg_3839 and tmp_429_2_fu_2180_p2);
    p_41_i_i_3_fu_2283_p2 <= (tmp_591_reg_3876 and tmp_429_3_fu_2277_p2);
    p_41_i_i_4_fu_2380_p2 <= (tmp_596_reg_3913 and tmp_429_4_fu_2374_p2);
    p_41_i_i_5_fu_2477_p2 <= (tmp_601_reg_3950 and tmp_429_5_fu_2471_p2);
    p_41_i_i_6_fu_2574_p2 <= (tmp_606_reg_3987 and tmp_429_6_fu_2568_p2);
    p_41_i_i_7_fu_2671_p2 <= (tmp_611_reg_4024 and tmp_429_7_fu_2665_p2);
    p_41_i_i_fu_1992_p2 <= (tmp_576_reg_3765 and tmp_248_fu_1986_p2);
    p_Val2_1_188_fu_3112_p2 <= std_logic_vector(signed(tmp_241_fu_3104_p1) + signed(tmp_242_fu_3108_p1));
    p_Val2_1_fu_2753_p3 <= 
        ap_const_lv8_80 when (underflow_reg_4071(0) = '1') else 
        p_Val2_5_reg_3772;
    p_Val2_2_fu_3126_p2 <= std_logic_vector(unsigned(p_Val2_s_187_fu_3083_p10) + unsigned(bias_V_q0));
    p_Val2_3_fu_1325_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_3640) + unsigned(tmp_267_cast_fu_1321_p1));
    p_Val2_4_fu_1338_p4 <= p_Val2_3_fu_1325_p2(13 downto 6);
    p_Val2_5_fu_1359_p2 <= std_logic_vector(unsigned(tmp_245_fu_1348_p1) + unsigned(p_Val2_4_fu_1338_p4));
    p_Val2_82_mux_fu_3164_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_fu_3150_p2(0) = '1') else 
        p_Val2_2_reg_4348;
    p_Val2_84_1_fu_1198_p0 <= OP2_V_fu_1178_p1(8 - 1 downto 0);
    p_Val2_84_1_fu_1198_p1 <= weight_temp_1_0_0_3_reg_3605;
    p_Val2_84_1_fu_1198_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_84_1_fu_1198_p0) * signed(p_Val2_84_1_fu_1198_p1))), 16));
    p_Val2_84_2_fu_1215_p0 <= OP2_V_fu_1178_p1(8 - 1 downto 0);
    p_Val2_84_2_fu_1215_p1 <= weight_temp_2_0_0_3_reg_3610;
    p_Val2_84_2_fu_1215_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_84_2_fu_1215_p0) * signed(p_Val2_84_2_fu_1215_p1))), 16));
    p_Val2_84_3_fu_1232_p0 <= OP2_V_fu_1178_p1(8 - 1 downto 0);
    p_Val2_84_3_fu_1232_p1 <= weight_temp_3_0_0_3_reg_3615;
    p_Val2_84_3_fu_1232_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_84_3_fu_1232_p0) * signed(p_Val2_84_3_fu_1232_p1))), 16));
    p_Val2_84_4_fu_1249_p0 <= OP2_V_fu_1178_p1(8 - 1 downto 0);
    p_Val2_84_4_fu_1249_p1 <= weight_temp_4_0_0_3_reg_3620;
    p_Val2_84_4_fu_1249_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_84_4_fu_1249_p0) * signed(p_Val2_84_4_fu_1249_p1))), 16));
    p_Val2_84_5_fu_1266_p0 <= OP2_V_fu_1178_p1(8 - 1 downto 0);
    p_Val2_84_5_fu_1266_p1 <= weight_temp_5_0_0_3_reg_3625;
    p_Val2_84_5_fu_1266_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_84_5_fu_1266_p0) * signed(p_Val2_84_5_fu_1266_p1))), 16));
    p_Val2_84_6_fu_1283_p0 <= OP2_V_fu_1178_p1(8 - 1 downto 0);
    p_Val2_84_6_fu_1283_p1 <= weight_temp_6_0_0_3_reg_3630;
    p_Val2_84_6_fu_1283_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_84_6_fu_1283_p0) * signed(p_Val2_84_6_fu_1283_p1))), 16));
    p_Val2_84_7_fu_1300_p0 <= OP2_V_fu_1178_p1(8 - 1 downto 0);
    p_Val2_84_7_fu_1300_p1 <= weight_temp_7_0_0_3_reg_3635;
    p_Val2_84_7_fu_1300_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_84_7_fu_1300_p0) * signed(p_Val2_84_7_fu_1300_p1))), 16));
    p_Val2_85_1_fu_1406_p2 <= std_logic_vector(unsigned(p_Val2_84_1_reg_3655) + unsigned(tmp_414_1_cast_fu_1402_p1));
    p_Val2_85_2_fu_1487_p2 <= std_logic_vector(unsigned(p_Val2_84_2_reg_3670) + unsigned(tmp_414_2_cast_fu_1483_p1));
    p_Val2_85_3_fu_1568_p2 <= std_logic_vector(unsigned(p_Val2_84_3_reg_3685) + unsigned(tmp_414_3_cast_fu_1564_p1));
    p_Val2_85_4_fu_1649_p2 <= std_logic_vector(unsigned(p_Val2_84_4_reg_3700) + unsigned(tmp_414_4_cast_fu_1645_p1));
    p_Val2_85_5_fu_1730_p2 <= std_logic_vector(unsigned(p_Val2_84_5_reg_3715) + unsigned(tmp_414_5_cast_fu_1726_p1));
    p_Val2_85_6_fu_1811_p2 <= std_logic_vector(unsigned(p_Val2_84_6_reg_3730) + unsigned(tmp_414_6_cast_fu_1807_p1));
    p_Val2_85_7_fu_1892_p2 <= std_logic_vector(unsigned(p_Val2_84_7_reg_3745) + unsigned(tmp_414_7_cast_fu_1888_p1));
    p_Val2_86_1_fu_1419_p4 <= p_Val2_85_1_fu_1406_p2(13 downto 6);
    p_Val2_86_2_fu_1500_p4 <= p_Val2_85_2_fu_1487_p2(13 downto 6);
    p_Val2_86_3_fu_1581_p4 <= p_Val2_85_3_fu_1568_p2(13 downto 6);
    p_Val2_86_4_fu_1662_p4 <= p_Val2_85_4_fu_1649_p2(13 downto 6);
    p_Val2_86_5_fu_1743_p4 <= p_Val2_85_5_fu_1730_p2(13 downto 6);
    p_Val2_86_6_fu_1824_p4 <= p_Val2_85_6_fu_1811_p2(13 downto 6);
    p_Val2_86_7_fu_1905_p4 <= p_Val2_85_7_fu_1892_p2(13 downto 6);
    p_Val2_87_1_177_fu_2783_p3 <= 
        ap_const_lv8_80 when (underflow_1_reg_4096(0) = '1') else 
        p_Val2_87_1_reg_3809;
    p_Val2_87_1_fu_1440_p2 <= std_logic_vector(unsigned(tmp_418_1_fu_1429_p1) + unsigned(p_Val2_86_1_fu_1419_p4));
    p_Val2_87_2_178_fu_2813_p3 <= 
        ap_const_lv8_80 when (underflow_2_reg_4121(0) = '1') else 
        p_Val2_87_2_reg_3846;
    p_Val2_87_2_fu_1521_p2 <= std_logic_vector(unsigned(tmp_418_2_fu_1510_p1) + unsigned(p_Val2_86_2_fu_1500_p4));
    p_Val2_87_3_179_fu_2843_p3 <= 
        ap_const_lv8_80 when (underflow_3_reg_4146(0) = '1') else 
        p_Val2_87_3_reg_3883;
    p_Val2_87_3_fu_1602_p2 <= std_logic_vector(unsigned(tmp_418_3_fu_1591_p1) + unsigned(p_Val2_86_3_fu_1581_p4));
    p_Val2_87_4_180_fu_2873_p3 <= 
        ap_const_lv8_80 when (underflow_4_reg_4171(0) = '1') else 
        p_Val2_87_4_reg_3920;
    p_Val2_87_4_fu_1683_p2 <= std_logic_vector(unsigned(tmp_418_4_fu_1672_p1) + unsigned(p_Val2_86_4_fu_1662_p4));
    p_Val2_87_5_181_fu_2903_p3 <= 
        ap_const_lv8_80 when (underflow_5_reg_4196(0) = '1') else 
        p_Val2_87_5_reg_3957;
    p_Val2_87_5_fu_1764_p2 <= std_logic_vector(unsigned(tmp_418_5_fu_1753_p1) + unsigned(p_Val2_86_5_fu_1743_p4));
    p_Val2_87_6_182_fu_2933_p3 <= 
        ap_const_lv8_80 when (underflow_6_reg_4221(0) = '1') else 
        p_Val2_87_6_reg_3994;
    p_Val2_87_6_fu_1845_p2 <= std_logic_vector(unsigned(tmp_418_6_fu_1834_p1) + unsigned(p_Val2_86_6_fu_1824_p4));
    p_Val2_87_7_183_fu_2963_p3 <= 
        ap_const_lv8_80 when (underflow_7_reg_4246(0) = '1') else 
        p_Val2_87_7_reg_4031;
    p_Val2_87_7_fu_1926_p2 <= std_logic_vector(unsigned(tmp_418_7_fu_1915_p1) + unsigned(p_Val2_86_7_fu_1905_p4));
    p_Val2_87_mux_1_fu_2777_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_1_reg_4101(0) = '1') else 
        p_Val2_87_1_reg_3809;
    p_Val2_87_mux_2_fu_2807_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_2_reg_4126(0) = '1') else 
        p_Val2_87_2_reg_3846;
    p_Val2_87_mux_3_fu_2837_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_3_reg_4151(0) = '1') else 
        p_Val2_87_3_reg_3883;
    p_Val2_87_mux_4_fu_2867_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_4_reg_4176(0) = '1') else 
        p_Val2_87_4_reg_3920;
    p_Val2_87_mux_5_fu_2897_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_5_reg_4201(0) = '1') else 
        p_Val2_87_5_reg_3957;
    p_Val2_87_mux_6_fu_2927_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_6_reg_4226(0) = '1') else 
        p_Val2_87_6_reg_3994;
    p_Val2_87_mux_7_fu_2957_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_7_reg_4251(0) = '1') else 
        p_Val2_87_7_reg_4031;
    p_Val2_87_mux_fu_2747_p3 <= 
        ap_const_lv8_7F when (brmerge_i_i_i_reg_4076(0) = '1') else 
        p_Val2_5_reg_3772;
    p_Val2_s_189_fu_3171_p3 <= 
        ap_const_lv8_80 when (underflow_10_fu_3145_p2(0) = '1') else 
        p_Val2_2_reg_4348;
    p_Val2_s_fu_1181_p0 <= OP2_V_fu_1178_p1(8 - 1 downto 0);
    p_Val2_s_fu_1181_p1 <= weight_temp_0_0_0_4_reg_3595;
    p_Val2_s_fu_1181_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_s_fu_1181_p0) * signed(p_Val2_s_fu_1181_p1))), 16));
    p_not_i_i_1_fu_2106_p2 <= (deleted_zeros_1_fu_2076_p3 xor ap_const_lv1_1);
    p_not_i_i_2_fu_2203_p2 <= (deleted_zeros_2_fu_2173_p3 xor ap_const_lv1_1);
    p_not_i_i_3_fu_2300_p2 <= (deleted_zeros_3_fu_2270_p3 xor ap_const_lv1_1);
    p_not_i_i_4_fu_2397_p2 <= (deleted_zeros_4_fu_2367_p3 xor ap_const_lv1_1);
    p_not_i_i_5_fu_2494_p2 <= (deleted_zeros_5_fu_2464_p3 xor ap_const_lv1_1);
    p_not_i_i_6_fu_2591_p2 <= (deleted_zeros_6_fu_2561_p3 xor ap_const_lv1_1);
    p_not_i_i_7_fu_2688_p2 <= (deleted_zeros_7_fu_2658_p3 xor ap_const_lv1_1);
    p_not_i_i_fu_2009_p2 <= (deleted_zeros_fu_1979_p3 xor ap_const_lv1_1);
    p_shl1_cast_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_487_fu_940_p3),15));
    p_shl2_cast_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_873_p3),19));
    p_shl3_cast_fu_891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_884_p3),19));
    p_shl5_cast_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_505_fu_1123_p3),15));
        sext_cast_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_last_weight_V9),33));

        sum_cast_fu_923_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_fu_918_p2),64));

    sum_fu_918_p2 <= std_logic_vector(signed(tmp_617_cast_fu_914_p1) + signed(sext_cast_reg_3388));
    this_assign_1_1_fu_2789_p3 <= 
        p_Val2_87_mux_1_fu_2777_p3 when (underflow_not_1_fu_2772_p2(0) = '1') else 
        p_Val2_87_1_177_fu_2783_p3;
    this_assign_1_2_fu_2819_p3 <= 
        p_Val2_87_mux_2_fu_2807_p3 when (underflow_not_2_fu_2802_p2(0) = '1') else 
        p_Val2_87_2_178_fu_2813_p3;
    this_assign_1_3_fu_2849_p3 <= 
        p_Val2_87_mux_3_fu_2837_p3 when (underflow_not_3_fu_2832_p2(0) = '1') else 
        p_Val2_87_3_179_fu_2843_p3;
    this_assign_1_4_fu_2879_p3 <= 
        p_Val2_87_mux_4_fu_2867_p3 when (underflow_not_4_fu_2862_p2(0) = '1') else 
        p_Val2_87_4_180_fu_2873_p3;
    this_assign_1_5_fu_2909_p3 <= 
        p_Val2_87_mux_5_fu_2897_p3 when (underflow_not_5_fu_2892_p2(0) = '1') else 
        p_Val2_87_5_181_fu_2903_p3;
    this_assign_1_6_fu_2939_p3 <= 
        p_Val2_87_mux_6_fu_2927_p3 when (underflow_not_6_fu_2922_p2(0) = '1') else 
        p_Val2_87_6_182_fu_2933_p3;
    this_assign_1_7_fu_2969_p3 <= 
        p_Val2_87_mux_7_fu_2957_p3 when (underflow_not_7_fu_2952_p2(0) = '1') else 
        p_Val2_87_7_183_fu_2963_p3;
    this_assign_1_fu_2759_p3 <= 
        p_Val2_87_mux_fu_2747_p3 when (underflow_not_fu_2742_p2(0) = '1') else 
        p_Val2_1_fu_2753_p3;
    this_assign_43_1_fu_3178_p3 <= 
        p_Val2_82_mux_fu_3164_p3 when (brmerge_fu_3159_p2(0) = '1') else 
        p_Val2_s_189_fu_3171_p3;
    tmp10_demorgan_fu_2424_p2 <= (p_38_i_i_4_fu_2392_p2 or brmerge40_demorgan_i_31_fu_2419_p2);
    tmp10_fu_2430_p2 <= (tmp10_demorgan_fu_2424_p2 xor ap_const_lv1_1);
    tmp11_fu_2858_p2 <= (brmerge40_demorgan_i_31_reg_4166 or tmp_431_4_reg_4161);
    tmp12_demorgan_fu_2521_p2 <= (p_38_i_i_5_fu_2489_p2 or brmerge40_demorgan_i_32_fu_2516_p2);
    tmp12_fu_2527_p2 <= (tmp12_demorgan_fu_2521_p2 xor ap_const_lv1_1);
    tmp13_fu_2888_p2 <= (brmerge40_demorgan_i_32_reg_4191 or tmp_431_5_reg_4186);
    tmp14_demorgan_fu_2618_p2 <= (p_38_i_i_6_fu_2586_p2 or brmerge40_demorgan_i_33_fu_2613_p2);
    tmp14_fu_2624_p2 <= (tmp14_demorgan_fu_2618_p2 xor ap_const_lv1_1);
    tmp15_fu_2918_p2 <= (brmerge40_demorgan_i_33_reg_4216 or tmp_431_6_reg_4211);
    tmp16_demorgan_fu_2715_p2 <= (p_38_i_i_7_fu_2683_p2 or brmerge40_demorgan_i_34_fu_2710_p2);
    tmp16_fu_2721_p2 <= (tmp16_demorgan_fu_2715_p2 xor ap_const_lv1_1);
    tmp17_fu_2948_p2 <= (brmerge40_demorgan_i_34_reg_4241 or tmp_431_7_reg_4236);
    tmp2_demorgan_fu_2036_p2 <= (p_38_i_i_fu_2004_p2 or brmerge40_demorgan_i_fu_2031_p2);
    tmp2_fu_2042_p2 <= (tmp2_demorgan_fu_2036_p2 xor ap_const_lv1_1);
    tmp3_fu_2738_p2 <= (brmerge40_demorgan_i_reg_4066 or tmp_249_reg_4061);
    tmp4_demorgan_fu_2133_p2 <= (p_38_i_i_1_fu_2101_p2 or brmerge40_demorgan_i_35_fu_2128_p2);
    tmp4_fu_2139_p2 <= (tmp4_demorgan_fu_2133_p2 xor ap_const_lv1_1);
    tmp5_fu_2768_p2 <= (brmerge40_demorgan_i_35_reg_4091 or tmp_431_1_reg_4086);
    tmp6_demorgan_fu_2230_p2 <= (p_38_i_i_2_fu_2198_p2 or brmerge40_demorgan_i_29_fu_2225_p2);
    tmp6_fu_2236_p2 <= (tmp6_demorgan_fu_2230_p2 xor ap_const_lv1_1);
    tmp7_fu_2798_p2 <= (brmerge40_demorgan_i_29_reg_4116 or tmp_431_2_reg_4111);
    tmp8_demorgan_fu_2327_p2 <= (p_38_i_i_3_fu_2295_p2 or brmerge40_demorgan_i_30_fu_2322_p2);
    tmp8_fu_2333_p2 <= (tmp8_demorgan_fu_2327_p2 xor ap_const_lv1_1);
    tmp9_fu_2828_p2 <= (brmerge40_demorgan_i_30_reg_4141 or tmp_431_3_reg_4136);
    tmp_231_cast1_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter9_j_mid2_reg_3402),15));
    tmp_231_cast_fu_905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_mid2_reg_3402),20));
    tmp_232_fu_2990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_reg_721),64));
    tmp_233_cast1_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_reg_688),12));
    tmp_233_cast_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_reg_688),13));
    tmp_235_cast_fu_3338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_1_mid2_reg_4396),12));
    tmp_238_cast_fu_3033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_reg_732),10));
    tmp_239_cast_fu_1030_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci_reg_699),15));
    tmp_240_cast_fu_3062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_reg_743),12));
        tmp_241_fu_3104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_187_fu_3083_p10),9));

        tmp_242_fu_3108_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(bias_V_q0),9));

    tmp_242_mid2_cast_fu_3321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_242_mid2_reg_4407),10));
    tmp_242_mid2_fu_3299_p3 <= 
        j_5_fu_3294_p2 when (exitcond_mid_reg_4391(0) = '1') else 
        j_2_mid_reg_4370;
    tmp_243_fu_3140_p2 <= (newsignbit_reg_4354 xor ap_const_lv1_1);
    tmp_244_fu_1314_p3 <= (conv_last_output_V_0_1_reg_3645 & ap_const_lv6_0);
    tmp_245_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_577_reg_3650),8));
    tmp_246_fu_1373_p2 <= (tmp_579_fu_1365_p3 xor ap_const_lv1_1);
    tmp_248_fu_1986_p2 <= (tmp_580_fu_1962_p3 xor ap_const_lv1_1);
    tmp_249_fu_2020_p2 <= (tmp_576_reg_3765 xor ap_const_lv1_1);
        tmp_267_cast_fu_1321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_244_fu_1314_p3),16));

        tmp_414_1_cast_fu_1402_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_414_1_fu_1395_p3),16));

    tmp_414_1_fu_1395_p3 <= (conv_last_output_V_1_1_reg_3660 & ap_const_lv6_0);
        tmp_414_2_cast_fu_1483_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_414_2_fu_1476_p3),16));

    tmp_414_2_fu_1476_p3 <= (conv_last_output_V_2_1_reg_3675 & ap_const_lv6_0);
        tmp_414_3_cast_fu_1564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_414_3_fu_1557_p3),16));

    tmp_414_3_fu_1557_p3 <= (conv_last_output_V_3_1_reg_3690 & ap_const_lv6_0);
        tmp_414_4_cast_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_414_4_fu_1638_p3),16));

    tmp_414_4_fu_1638_p3 <= (conv_last_output_V_4_1_reg_3705 & ap_const_lv6_0);
        tmp_414_5_cast_fu_1726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_414_5_fu_1719_p3),16));

    tmp_414_5_fu_1719_p3 <= (conv_last_output_V_5_1_reg_3720 & ap_const_lv6_0);
        tmp_414_6_cast_fu_1807_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_414_6_fu_1800_p3),16));

    tmp_414_6_fu_1800_p3 <= (conv_last_output_V_6_1_reg_3735 & ap_const_lv6_0);
        tmp_414_7_cast_fu_1888_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_414_7_fu_1881_p3),16));

    tmp_414_7_fu_1881_p3 <= (conv_last_output_V_7_1_reg_3750 & ap_const_lv6_0);
    tmp_418_1_fu_1429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_582_reg_3665),8));
    tmp_418_2_fu_1510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_587_reg_3680),8));
    tmp_418_3_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_592_reg_3695),8));
    tmp_418_4_fu_1672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_597_reg_3710),8));
    tmp_418_5_fu_1753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_602_reg_3725),8));
    tmp_418_6_fu_1834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_607_reg_3740),8));
    tmp_418_7_fu_1915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_612_reg_3755),8));
    tmp_424_1_fu_1454_p2 <= (tmp_584_fu_1446_p3 xor ap_const_lv1_1);
    tmp_424_2_fu_1535_p2 <= (tmp_589_fu_1527_p3 xor ap_const_lv1_1);
    tmp_424_3_fu_1616_p2 <= (tmp_594_fu_1608_p3 xor ap_const_lv1_1);
    tmp_424_4_fu_1697_p2 <= (tmp_599_fu_1689_p3 xor ap_const_lv1_1);
    tmp_424_5_fu_1778_p2 <= (tmp_604_fu_1770_p3 xor ap_const_lv1_1);
    tmp_424_6_fu_1859_p2 <= (tmp_609_fu_1851_p3 xor ap_const_lv1_1);
    tmp_424_7_fu_1940_p2 <= (tmp_614_fu_1932_p3 xor ap_const_lv1_1);
    tmp_429_1_fu_2083_p2 <= (tmp_585_fu_2059_p3 xor ap_const_lv1_1);
    tmp_429_2_fu_2180_p2 <= (tmp_590_fu_2156_p3 xor ap_const_lv1_1);
    tmp_429_3_fu_2277_p2 <= (tmp_595_fu_2253_p3 xor ap_const_lv1_1);
    tmp_429_4_fu_2374_p2 <= (tmp_600_fu_2350_p3 xor ap_const_lv1_1);
    tmp_429_5_fu_2471_p2 <= (tmp_605_fu_2447_p3 xor ap_const_lv1_1);
    tmp_429_6_fu_2568_p2 <= (tmp_610_fu_2544_p3 xor ap_const_lv1_1);
    tmp_429_7_fu_2665_p2 <= (tmp_615_fu_2641_p3 xor ap_const_lv1_1);
    tmp_431_1_fu_2117_p2 <= (tmp_581_reg_3802 xor ap_const_lv1_1);
    tmp_431_2_fu_2214_p2 <= (tmp_586_reg_3839 xor ap_const_lv1_1);
    tmp_431_3_fu_2311_p2 <= (tmp_591_reg_3876 xor ap_const_lv1_1);
    tmp_431_4_fu_2408_p2 <= (tmp_596_reg_3913 xor ap_const_lv1_1);
    tmp_431_5_fu_2505_p2 <= (tmp_601_reg_3950 xor ap_const_lv1_1);
    tmp_431_6_fu_2602_p2 <= (tmp_606_reg_3987 xor ap_const_lv1_1);
    tmp_431_7_fu_2699_p2 <= (tmp_611_reg_4024 xor ap_const_lv1_1);
    tmp_485_fu_895_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_880_p1) - unsigned(p_shl3_cast_fu_891_p1));
    tmp_486_fu_933_p3 <= (ap_reg_pp0_iter9_newIndex15_mid2_v_reg_3419 & ap_const_lv8_0);
    tmp_487_fu_940_p3 <= (ap_reg_pp0_iter9_newIndex15_mid2_v_reg_3419 & ap_const_lv6_0);
    tmp_488_fu_951_p2 <= std_logic_vector(unsigned(tmp_486_fu_933_p3) - unsigned(p_shl1_cast_fu_947_p1));
    tmp_489_fu_908_p2 <= std_logic_vector(unsigned(tmp_231_cast_fu_905_p1) + unsigned(tmp_613_cast_fu_901_p1));
    tmp_490_fu_960_p2 <= std_logic_vector(unsigned(tmp_231_cast1_fu_957_p1) + unsigned(tmp_488_fu_951_p2));
    tmp_491_fu_3009_p3 <= (newIndex_fu_2999_p4 & ap_const_lv2_0);
    tmp_492_fu_3310_p3 <= (newIndex18_mid2_v_reg_4386 & ap_const_lv2_0);
    tmp_493_fu_3266_p2 <= (exitcond_mid_fu_3260_p2 or exitcond_flatten15_fu_3212_p2);
    tmp_494_fu_3324_p2 <= std_logic_vector(unsigned(tmp_622_cast_fu_3317_p1) + unsigned(tmp_242_mid2_cast_fu_3321_p1));
    tmp_495_fu_3341_p2 <= std_logic_vector(unsigned(tmp_626_cast_fu_3330_p3) + unsigned(tmp_235_cast_fu_3338_p1));
    tmp_496_fu_3037_p2 <= std_logic_vector(unsigned(tmp_238_cast_fu_3033_p1) + unsigned(tmp_620_cast_reg_4270));
    tmp_497_fu_1034_p3 <= (ci_reg_699 & ap_const_lv2_0);
    tmp_498_fu_1046_p2 <= std_logic_vector(unsigned(tmp_cast_reg_3461) + unsigned(tmp_632_cast_fu_1042_p1));
    tmp_499_fu_1059_p2 <= std_logic_vector(unsigned(tmp_233_cast_reg_3479) + unsigned(tmp_635_cast_fu_1051_p3));
    tmp_500_fu_3066_p2 <= std_logic_vector(unsigned(tmp_630_cast_reg_4288) + unsigned(tmp_240_cast_fu_3062_p1));
    tmp_501_fu_1085_p3 <= (newIndex1_fu_1075_p4 & ap_const_lv2_0);
    tmp_502_fu_1097_p2 <= std_logic_vector(unsigned(tmp_639_cast_fu_1093_p1) + unsigned(tmp_cast10_reg_3456));
    tmp_503_fu_1110_p2 <= std_logic_vector(unsigned(tmp_642_cast_fu_1102_p3) + unsigned(tmp_233_cast1_reg_3474));
    tmp_504_fu_1115_p3 <= (newIndex1_fu_1075_p4 & ap_const_lv8_0);
    tmp_505_fu_1123_p3 <= (newIndex1_fu_1075_p4 & ap_const_lv6_0);
    tmp_506_fu_1135_p2 <= std_logic_vector(unsigned(tmp_504_fu_1115_p3) - unsigned(p_shl5_cast_fu_1131_p1));
    tmp_507_fu_1141_p2 <= std_logic_vector(unsigned(tmp_506_fu_1135_p2) + unsigned(tmp_239_cast_reg_3492));
    tmp_570_fu_853_p1 <= tmp_mid2_v_fu_845_p3(3 - 1 downto 0);
    tmp_571_fu_2995_p1 <= i_1_reg_721(3 - 1 downto 0);
    tmp_572_fu_3234_p1 <= arrayNo8_mid2_v_fu_3226_p3(3 - 1 downto 0);
    tmp_573_fu_3380_p3 <= tmp_236_fu_3359_p10(7 downto 7);
    tmp_578_fu_1351_p3 <= p_Val2_3_fu_1325_p2(13 downto 13);
    tmp_579_fu_1365_p3 <= p_Val2_5_fu_1359_p2(7 downto 7);
    tmp_580_fu_1962_p3 <= p_Val2_3_reg_3760(14 downto 14);
    tmp_583_fu_1432_p3 <= p_Val2_85_1_fu_1406_p2(13 downto 13);
    tmp_584_fu_1446_p3 <= p_Val2_87_1_fu_1440_p2(7 downto 7);
    tmp_585_fu_2059_p3 <= p_Val2_85_1_reg_3797(14 downto 14);
    tmp_588_fu_1513_p3 <= p_Val2_85_2_fu_1487_p2(13 downto 13);
    tmp_589_fu_1527_p3 <= p_Val2_87_2_fu_1521_p2(7 downto 7);
    tmp_590_fu_2156_p3 <= p_Val2_85_2_reg_3834(14 downto 14);
    tmp_593_fu_1594_p3 <= p_Val2_85_3_fu_1568_p2(13 downto 13);
    tmp_594_fu_1608_p3 <= p_Val2_87_3_fu_1602_p2(7 downto 7);
    tmp_595_fu_2253_p3 <= p_Val2_85_3_reg_3871(14 downto 14);
    tmp_598_fu_1675_p3 <= p_Val2_85_4_fu_1649_p2(13 downto 13);
    tmp_599_fu_1689_p3 <= p_Val2_87_4_fu_1683_p2(7 downto 7);
    tmp_600_fu_2350_p3 <= p_Val2_85_4_reg_3908(14 downto 14);
    tmp_603_fu_1756_p3 <= p_Val2_85_5_fu_1730_p2(13 downto 13);
    tmp_604_fu_1770_p3 <= p_Val2_87_5_fu_1764_p2(7 downto 7);
    tmp_605_fu_2447_p3 <= p_Val2_85_5_reg_3945(14 downto 14);
    tmp_608_fu_1837_p3 <= p_Val2_85_6_fu_1811_p2(13 downto 13);
    tmp_609_fu_1851_p3 <= p_Val2_87_6_fu_1845_p2(7 downto 7);
    tmp_610_fu_2544_p3 <= p_Val2_85_6_reg_3982(14 downto 14);
        tmp_613_cast_fu_901_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_485_fu_895_p2),20));

    tmp_613_fu_1918_p3 <= p_Val2_85_7_fu_1892_p2(13 downto 13);
    tmp_614_fu_1932_p3 <= p_Val2_87_7_fu_1926_p2(7 downto 7);
    tmp_615_fu_2641_p3 <= p_Val2_85_7_reg_4019(14 downto 14);
        tmp_617_cast_fu_914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_489_fu_908_p2),33));

        tmp_618_cast_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_490_fu_960_p2),64));

    tmp_620_cast_fu_3017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_491_fu_3009_p3),10));
    tmp_622_cast_fu_3317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_492_fu_3310_p3),10));
    tmp_626_cast_fu_3330_p3 <= (tmp_494_fu_3324_p2 & ap_const_lv2_0);
    tmp_627_cast_fu_3347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_495_fu_3341_p2),64));
    tmp_630_cast_fu_3042_p3 <= (tmp_496_fu_3037_p2 & ap_const_lv2_0);
    tmp_632_cast_fu_1042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_497_fu_1034_p3),11));
    tmp_635_cast_fu_1051_p3 <= (tmp_498_fu_1046_p2 & ap_const_lv2_0);
    tmp_636_cast_fu_1064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_499_fu_1059_p2),64));
    tmp_637_cast_fu_3071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_500_fu_3066_p2),64));
    tmp_639_cast_fu_1093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_501_fu_1085_p3),10));
    tmp_642_cast_fu_1102_p3 <= (tmp_502_fu_1097_p2 & ap_const_lv2_0);
    tmp_643_cast_fu_1164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_503_reg_3505),64));
        tmp_647_cast_fu_1146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_507_fu_1141_p2),64));

    tmp_cast10_fu_990_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h_reg_677),10));
    tmp_cast_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h_reg_677),11));
    tmp_fu_873_p3 <= (tmp_mid2_v_reg_3408 & ap_const_lv8_0);
    tmp_mid2_v_fu_845_p3 <= 
        i_3_fu_825_p2 when (exitcond_fu_831_p2(0) = '1') else 
        i_phi_fu_659_p4;
    tmp_s_fu_884_p3 <= (tmp_mid2_v_reg_3408 & ap_const_lv6_0);
    underflow_10_fu_3145_p2 <= (isneg_reg_4341 and tmp_243_fu_3140_p2);
    underflow_1_fu_2145_p2 <= (tmp_581_reg_3802 and tmp4_fu_2139_p2);
    underflow_2_fu_2242_p2 <= (tmp_586_reg_3839 and tmp6_fu_2236_p2);
    underflow_3_fu_2339_p2 <= (tmp_591_reg_3876 and tmp8_fu_2333_p2);
    underflow_4_fu_2436_p2 <= (tmp_596_reg_3913 and tmp10_fu_2430_p2);
    underflow_5_fu_2533_p2 <= (tmp_601_reg_3950 and tmp12_fu_2527_p2);
    underflow_6_fu_2630_p2 <= (tmp_606_reg_3987 and tmp14_fu_2624_p2);
    underflow_7_fu_2727_p2 <= (tmp_611_reg_4024 and tmp16_fu_2721_p2);
    underflow_fu_2048_p2 <= (tmp_576_reg_3765 and tmp2_fu_2042_p2);
    underflow_not_1_fu_2772_p2 <= (tmp5_fu_2768_p2 or p_38_i_i_1_reg_4081);
    underflow_not_2_fu_2802_p2 <= (tmp7_fu_2798_p2 or p_38_i_i_2_reg_4106);
    underflow_not_3_fu_2832_p2 <= (tmp9_fu_2828_p2 or p_38_i_i_3_reg_4131);
    underflow_not_4_fu_2862_p2 <= (tmp11_fu_2858_p2 or p_38_i_i_4_reg_4156);
    underflow_not_5_fu_2892_p2 <= (tmp13_fu_2888_p2 or p_38_i_i_5_reg_4181);
    underflow_not_6_fu_2922_p2 <= (tmp15_fu_2918_p2 or p_38_i_i_6_reg_4206);
    underflow_not_7_fu_2952_p2 <= (tmp17_fu_2948_p2 or p_38_i_i_7_reg_4231);
    underflow_not_fu_2742_p2 <= (tmp3_fu_2738_p2 or p_38_i_i_reg_4056);
    w_34_fu_1004_p2 <= std_logic_vector(unsigned(w_reg_688) + unsigned(ap_const_lv3_1));

    weight_V_blk_n_AR_assign_proc : process(m_axi_weight_V_ARREADY, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000, ap_reg_pp0_iter1_exitcond_flatten_reg_3393)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp0_iter1_exitcond_flatten_reg_3393))) then 
            weight_V_blk_n_AR <= m_axi_weight_V_ARREADY;
        else 
            weight_V_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    weight_V_blk_n_R_assign_proc : process(m_axi_weight_V_RVALID, ap_block_pp0_stage0_flag00000000, ap_enable_reg_pp0_iter9, ap_reg_pp0_iter8_exitcond_flatten_reg_3393)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter9) and (ap_const_lv1_0 = ap_reg_pp0_iter8_exitcond_flatten_reg_3393))) then 
            weight_V_blk_n_R <= m_axi_weight_V_RVALID;
        else 
            weight_V_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    weight_temp_0_0_0_address0_assign_proc : process(ap_CS_fsm_state1, ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10, tmp_618_cast_fu_966_p1, tmp_647_cast_fu_1146_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            weight_temp_0_0_0_address0 <= tmp_647_cast_fu_1146_p1(14 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10))) then 
            weight_temp_0_0_0_address0 <= tmp_618_cast_fu_966_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            weight_temp_0_0_0_address0 <= ap_const_lv64_0(14 - 1 downto 0);
        else 
            weight_temp_0_0_0_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    weight_temp_0_0_0_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)) or (ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10)))) then 
            weight_temp_0_0_0_ce0 <= ap_const_logic_1;
        else 
            weight_temp_0_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_0_0_0_d0_assign_proc : process(ap_CS_fsm_state1, ap_block_pp0_stage0_flag00000000, weight_V_addr_read_reg_3436, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10))) then 
            weight_temp_0_0_0_d0 <= weight_V_addr_read_reg_3436;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            weight_temp_0_0_0_d0 <= ap_const_lv8_0;
        else 
            weight_temp_0_0_0_d0 <= "XXXXXXXX";
        end if; 
    end process;


    weight_temp_0_0_0_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter9_tmp_570_reg_3415, ap_enable_reg_pp0_iter10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10) and (ap_const_lv3_0 = ap_reg_pp0_iter9_tmp_570_reg_3415)))) then 
            weight_temp_0_0_0_we0 <= ap_const_logic_1;
        else 
            weight_temp_0_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_1_0_0_address0_assign_proc : process(ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10, tmp_618_cast_fu_966_p1, tmp_647_cast_fu_1146_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            weight_temp_1_0_0_address0 <= tmp_647_cast_fu_1146_p1(14 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10))) then 
            weight_temp_1_0_0_address0 <= tmp_618_cast_fu_966_p1(14 - 1 downto 0);
        else 
            weight_temp_1_0_0_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    weight_temp_1_0_0_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10)))) then 
            weight_temp_1_0_0_ce0 <= ap_const_logic_1;
        else 
            weight_temp_1_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_1_0_0_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter9_tmp_570_reg_3415, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10) and (ap_reg_pp0_iter9_tmp_570_reg_3415 = ap_const_lv3_1))) then 
            weight_temp_1_0_0_we0 <= ap_const_logic_1;
        else 
            weight_temp_1_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_2_0_0_address0_assign_proc : process(ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10, tmp_618_cast_fu_966_p1, tmp_647_cast_fu_1146_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            weight_temp_2_0_0_address0 <= tmp_647_cast_fu_1146_p1(14 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10))) then 
            weight_temp_2_0_0_address0 <= tmp_618_cast_fu_966_p1(14 - 1 downto 0);
        else 
            weight_temp_2_0_0_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    weight_temp_2_0_0_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10)))) then 
            weight_temp_2_0_0_ce0 <= ap_const_logic_1;
        else 
            weight_temp_2_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_2_0_0_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter9_tmp_570_reg_3415, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10) and (ap_reg_pp0_iter9_tmp_570_reg_3415 = ap_const_lv3_2))) then 
            weight_temp_2_0_0_we0 <= ap_const_logic_1;
        else 
            weight_temp_2_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_3_0_0_address0_assign_proc : process(ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10, tmp_618_cast_fu_966_p1, tmp_647_cast_fu_1146_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            weight_temp_3_0_0_address0 <= tmp_647_cast_fu_1146_p1(14 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10))) then 
            weight_temp_3_0_0_address0 <= tmp_618_cast_fu_966_p1(14 - 1 downto 0);
        else 
            weight_temp_3_0_0_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    weight_temp_3_0_0_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10)))) then 
            weight_temp_3_0_0_ce0 <= ap_const_logic_1;
        else 
            weight_temp_3_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_3_0_0_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter9_tmp_570_reg_3415, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10) and (ap_reg_pp0_iter9_tmp_570_reg_3415 = ap_const_lv3_3))) then 
            weight_temp_3_0_0_we0 <= ap_const_logic_1;
        else 
            weight_temp_3_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_4_0_0_address0_assign_proc : process(ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10, tmp_618_cast_fu_966_p1, tmp_647_cast_fu_1146_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            weight_temp_4_0_0_address0 <= tmp_647_cast_fu_1146_p1(14 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10))) then 
            weight_temp_4_0_0_address0 <= tmp_618_cast_fu_966_p1(14 - 1 downto 0);
        else 
            weight_temp_4_0_0_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    weight_temp_4_0_0_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10)))) then 
            weight_temp_4_0_0_ce0 <= ap_const_logic_1;
        else 
            weight_temp_4_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_4_0_0_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter9_tmp_570_reg_3415, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10) and (ap_reg_pp0_iter9_tmp_570_reg_3415 = ap_const_lv3_4))) then 
            weight_temp_4_0_0_we0 <= ap_const_logic_1;
        else 
            weight_temp_4_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_5_0_0_address0_assign_proc : process(ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10, tmp_618_cast_fu_966_p1, tmp_647_cast_fu_1146_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            weight_temp_5_0_0_address0 <= tmp_647_cast_fu_1146_p1(14 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10))) then 
            weight_temp_5_0_0_address0 <= tmp_618_cast_fu_966_p1(14 - 1 downto 0);
        else 
            weight_temp_5_0_0_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    weight_temp_5_0_0_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10)))) then 
            weight_temp_5_0_0_ce0 <= ap_const_logic_1;
        else 
            weight_temp_5_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_5_0_0_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter9_tmp_570_reg_3415, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10) and (ap_reg_pp0_iter9_tmp_570_reg_3415 = ap_const_lv3_5))) then 
            weight_temp_5_0_0_we0 <= ap_const_logic_1;
        else 
            weight_temp_5_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_6_0_0_address0_assign_proc : process(ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10, tmp_618_cast_fu_966_p1, tmp_647_cast_fu_1146_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            weight_temp_6_0_0_address0 <= tmp_647_cast_fu_1146_p1(14 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10))) then 
            weight_temp_6_0_0_address0 <= tmp_618_cast_fu_966_p1(14 - 1 downto 0);
        else 
            weight_temp_6_0_0_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    weight_temp_6_0_0_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10)))) then 
            weight_temp_6_0_0_ce0 <= ap_const_logic_1;
        else 
            weight_temp_6_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_6_0_0_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter9_tmp_570_reg_3415, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10) and (ap_reg_pp0_iter9_tmp_570_reg_3415 = ap_const_lv3_6))) then 
            weight_temp_6_0_0_we0 <= ap_const_logic_1;
        else 
            weight_temp_6_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_7_0_0_address0_assign_proc : process(ap_block_pp0_stage0_flag00000000, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10, tmp_618_cast_fu_966_p1, tmp_647_cast_fu_1146_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            weight_temp_7_0_0_address0 <= tmp_647_cast_fu_1146_p1(14 - 1 downto 0);
        elsif (((ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10))) then 
            weight_temp_7_0_0_address0 <= tmp_618_cast_fu_966_p1(14 - 1 downto 0);
        else 
            weight_temp_7_0_0_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    weight_temp_7_0_0_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_CS_fsm_state17, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10)))) then 
            weight_temp_7_0_0_ce0 <= ap_const_logic_1;
        else 
            weight_temp_7_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_temp_7_0_0_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_reg_pp0_iter9_tmp_570_reg_3415, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter10) and (ap_reg_pp0_iter9_tmp_570_reg_3415 = ap_const_lv3_7))) then 
            weight_temp_7_0_0_we0 <= ap_const_logic_1;
        else 
            weight_temp_7_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
