#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov 15 13:30:17 2017
# Process ID: 4748
# Current directory: C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1
# Command line: vivado.exe -log lab4_5_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_5_1.tcl
# Log file: C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/lab4_5_1.vds
# Journal file: C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab4_5_1.tcl -notrace
Command: synth_design -top lab4_5_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1792 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 335.590 ; gain = 74.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab4_5_1' [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.srcs/sources_1/new/lab4_5_1.vhd:43]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.srcs/sources_1/new/lab4_5_1.vhd:45]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/.Xil/Vivado-4748-pc-b043a-16/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'reloj' of component 'clk_wiz_0' [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.srcs/sources_1/new/lab4_5_1.vhd:80]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/.Xil/Vivado-4748-pc-b043a-16/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'c_counter_binary_0' declared at 'C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/.Xil/Vivado-4748-pc-b043a-16/realtime/c_counter_binary_0_stub.vhdl:5' bound to instance 'counterds' of component 'c_counter_binary_0' [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.srcs/sources_1/new/lab4_5_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_0' [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/.Xil/Vivado-4748-pc-b043a-16/realtime/c_counter_binary_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'lab4_5_1' (1#1) [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.srcs/sources_1/new/lab4_5_1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 375.289 ; gain = 114.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 375.289 ; gain = 114.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/.Xil/Vivado-4748-pc-b043a-16/dcp5/c_counter_binary_0_in_context.xdc] for cell 'counterds'
Finished Parsing XDC File [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/.Xil/Vivado-4748-pc-b043a-16/dcp5/c_counter_binary_0_in_context.xdc] for cell 'counterds'
Parsing XDC File [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/.Xil/Vivado-4748-pc-b043a-16/dcp7/clk_wiz_0_in_context.xdc] for cell 'reloj'
Finished Parsing XDC File [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/.Xil/Vivado-4748-pc-b043a-16/dcp7/clk_wiz_0_in_context.xdc] for cell 'reloj'
Parsing XDC File [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.srcs/constrs_1/imports/DSED_G1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.srcs/constrs_1/imports/DSED_G1/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.srcs/constrs_1/imports/DSED_G1/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab4_5_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab4_5_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 680.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/.Xil/Vivado-4748-pc-b043a-16/dcp7/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/.Xil/Vivado-4748-pc-b043a-16/dcp7/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for counterds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for reloj. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk1" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab4_5_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk1" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'reloj/clk_5MHz' to pin 'reloj/bbstub_clk_5MHz/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module reloj has unconnected pin reset
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |c_counter_binary_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |c_counter_binary_0_bbox |     1|
|2     |clk_wiz_0_bbox          |     1|
|3     |CARRY4                  |     6|
|4     |LUT1                    |    23|
|5     |LUT3                    |     1|
|6     |LUT4                    |     4|
|7     |LUT5                    |     1|
|8     |LUT6                    |     1|
|9     |FDRE                    |    23|
|10    |IBUF                    |     3|
|11    |OBUF                    |     8|
+------+------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    79|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 680.441 ; gain = 419.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 680.441 ; gain = 114.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 680.441 ; gain = 419.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

21 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 680.441 ; gain = 428.164
INFO: [Common 17-1381] The checkpoint 'C:/Users/fpga/LCSE_Grupo12/p5/lab4_5_1/lab4_5_1.runs/synth_1/lab4_5_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 680.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 13:30:55 2017...
