$date
	Mon Dec  6 11:25:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_dvsd_pe $end
$var wire 3 ! out [2:0] $end
$var wire 1 " gs $end
$var wire 1 # eno $end
$var reg 1 $ clk $end
$var reg 1 % en $end
$var reg 8 & in [7:0] $end
$scope module DUT $end
$var wire 1 $ clk $end
$var wire 1 % en $end
$var wire 8 ' in [7:0] $end
$var reg 1 ( _a_ $end
$var reg 1 # eno $end
$var reg 1 " gs $end
$var reg 3 ) out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
1(
b0 '
b0 &
0%
1$
1#
0"
bx !
$end
#5000
b0 !
b0 )
1"
0#
1%
b1 &
b1 '
0$
#10000
b1 !
b1 )
b100010 &
b100010 '
1$
#15000
b10 !
b10 )
b10000100 &
b10000100 '
0$
#20000
b11 !
b11 )
b1000 &
b1000 '
1$
#25000
b100 !
b100 )
b10000 &
b10000 '
0$
#30000
b101 !
b101 )
b100000 &
b100000 '
1$
#35000
b110 !
b110 )
b1000000 &
b1000000 '
0$
#40000
b11 !
b11 )
b10001000 &
b10001000 '
1$
#45000
b0x !
b0x )
b0 &
b0 '
0$
#50000
1$
