// Seed: 2355803020
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input logic id_6,
    output id_7,
    input id_8,
    input logic id_9,
    input logic id_10,
    output id_11,
    input id_12,
    input id_13
);
  always @(posedge id_2 & id_13) id_7 <= 1 - 1;
  logic id_14 = id_1;
  assign id_11 = 1'b0;
  always id_14 = 1;
  type_22(
      id_3, id_8
  );
  type_23 id_15 (
      .id_0(id_5),
      .id_1(id_6),
      .id_2(id_10),
      .id_3((id_7 - id_5)),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(1 - 1)
  );
endmodule
