Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun May 07 10:46:17 2017
| Host         : Skipper-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file receiver_control_sets_placed.rpt
| Design       : receiver
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------+------------------+------------------+----------------+
|      Clock Signal      |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+--------------------+------------------+------------------+----------------+
|  masterClock_IBUF_BUFG | bc                 | bc[4]_i_1_n_0    |                1 |              5 |
|  masterClock_IBUF_BUFG |                    |                  |                3 |             10 |
|  masterClock_IBUF_BUFG |                    | cnt0             |                4 |             16 |
|  masterClock_IBUF_BUFG | tempRegShiftHolder |                  |                4 |             16 |
+------------------------+--------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 10     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


