#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Oct 15 21:52:34 2022
# Process ID: 12416
# Current directory: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10152 C:\Users\quark\Desktop\ov5640\mi\CH23_AXI_VDMA_OV5640\Miz_sys\Miz_sys.xpr
# Log file: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/vivado.log
# Journal file: C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_1 system_processing_system7_0_axi_periph_1 system_v_tc_0_0 system_xlconstant_1_0 system_v_vid_in_axi4s_0_0 system_clk_wiz_0_0 system_axi_vdma_0_1 system_rst_processing_system7_0_50M_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_1 system_processing_system7_0_axi_periph_1 system_v_tc_0_0 system_xlconstant_1_0 system_v_vid_in_axi4s_0_0 system_clk_wiz_0_0 system_axi_vdma_0_1 system_rst_processing_system7_0_50M_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
copy_run -name impl_1_copy_1 [get_runs impl_1] -parent_run synth_1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_HDMI_FPGA_ML_0_0 system_processing_system7_0_0 system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_1 system_processing_system7_0_axi_periph_1 system_util_vector_logic_0_0 system_v_tc_0_0 system_xlconstant_1_0 system_v_vid_in_axi4s_0_0 system_clk_wiz_0_0 system_MSXBO_OVSensorRGB565_0_0 system_axi_vdma_0_1 system_rst_processing_system7_0_50M_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {system_HDMI_FPGA_ML_0_0 system_processing_system7_0_0 system_v_axi4s_vid_out_0_0 system_axi_mem_intercon_1 system_processing_system7_0_axi_periph_1 system_util_vector_logic_0_0 system_v_tc_0_0 system_xlconstant_1_0 system_v_vid_in_axi4s_0_0 system_clk_wiz_0_0 system_MSXBO_OVSensorRGB565_0_0 system_axi_vdma_0_1 system_rst_processing_system7_0_50M_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET_RESET_ENABLE {0} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {4}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_IIC_0]
endgroup
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_ports IIC_0]
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} CONFIG.PCW_UIPARAM_DDR_CWL {6} CONFIG.PCW_UIPARAM_DDR_T_RCD {13.125} CONFIG.PCW_UIPARAM_DDR_T_RP {13.125} CONFIG.PCW_UIPARAM_DDR_T_RC {50.625} CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.04} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.058} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.223} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.212} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} CONFIG.PCW_UIPARAM_DDR_PARTNO {Custom}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_nets MSXBO_OVSensorRGB565_0_cmos_xclk_o]
add_files {C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/user_src/ov5640_config/i2c_ov5640_rgb565_cfg.v C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/user_src/ov5640_config/i2c_dri.v C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/user_src/ov5640_config/top.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference cam_config_top cam_config_top_0
set_property location {6 2068 1035} [get_bd_cells cam_config_top_0]
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_GPIO_EMIO_GPIO_IO {3}] [get_bd_cells processing_system7_0]
endgroup
create_bd_port -dir O led_cam_init
connect_bd_net [get_bd_ports led_cam_init] [get_bd_pins cam_config_top_0/cam_init_done]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_1
endgroup
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer}] [get_bd_cells clk_wiz_1]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {24} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.250} CONFIG.MMCM_CLKOUT0_DIVIDE_F {41.875} CONFIG.CLKOUT1_JITTER {305.592} CONFIG.CLKOUT1_PHASE_ERROR {298.923}] [get_bd_cells clk_wiz_1]
set_property location {2833 1036} [get_bd_ports cmos_xclk_o]
connect_bd_net [get_bd_ports cmos_xclk_o] [get_bd_pins clk_wiz_1/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_1/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
copy_bd_objs /  [get_bd_cells {clk_wiz_1}]
set_property location {5 1724 992} [get_bd_cells clk_wiz_2]
endgroup
connect_bd_net [get_bd_pins clk_wiz_2/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_2]
endgroup
connect_bd_net [get_bd_pins clk_wiz_2/clk_out1] [get_bd_pins cam_config_top_0/clk_50m]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {5 1668 1129} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins cam_config_top_0/rst_n]
startgroup
copy_bd_objs /  [get_bd_ports {cmos_xclk_o}]
set_property location {2819 1077} [get_bd_ports cmos_xclk_o1]
endgroup
startgroup
copy_bd_objs /  [get_bd_ports {cmos_xclk_o1}]
set_property location {2831 1131} [get_bd_ports cmos_xclk_o2]
endgroup
set_property name cam_scl [get_bd_ports cmos_xclk_o1]
set_property name cam_sda [get_bd_ports cmos_xclk_o2]
connect_bd_net [get_bd_ports cam_scl] [get_bd_pins cam_config_top_0/cam_scl]
connect_bd_net [get_bd_ports cam_sda] [get_bd_pins cam_config_top_0/cam_xclk]
delete_bd_objs [get_bd_nets cam_config_top_0_cam_xclk]
delete_bd_objs [get_bd_ports cam_sda]
create_bd_port -dir IO cam_sda
connect_bd_net [get_bd_ports cam_sda] [get_bd_pins cam_config_top_0/cam_sda]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_bd_port -dir O gpio
delete_bd_objs [get_bd_ports gpio]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_led
connect_bd_intf_net [get_bd_intf_ports gpio_led] [get_bd_intf_pins processing_system7_0/GPIO_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property pfm_name {} [get_files -all {C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}]
write_hw_platform -fixed -include_bit -force -file C:/Users/quark/Desktop/ov5640/mi/CH23_AXI_VDMA_OV5640/Miz_sys/system_wrapper.xsa
