#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Feb 12 17:12:07 2025
# Process ID: 16580
# Current directory: C:/projects/kim/ECE544/projectFinal/projectFinal.runs/embsys_fit_timer_0_0_synth_1
# Command line: vivado.exe -log embsys_fit_timer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source embsys_fit_timer_0_0.tcl
# Log file: C:/projects/kim/ECE544/projectFinal/projectFinal.runs/embsys_fit_timer_0_0_synth_1/embsys_fit_timer_0_0.vds
# Journal file: C:/projects/kim/ECE544/projectFinal/projectFinal.runs/embsys_fit_timer_0_0_synth_1\vivado.jou
# Running On: PDXKSTEINER, OS: Windows, CPU Frequency: 1697 MHz, CPU Physical cores: 16, Host memory: 16459 MB
#-----------------------------------------------------------
source embsys_fit_timer_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 445.324 ; gain = 113.648
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/KimSteiner/Documents/PSU/ECE544/Projects/Project1/IP/ece544ip_w25'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: embsys_fit_timer_0_0
Command: synth_design -top embsys_fit_timer_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15844
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1276.422 ; gain = 408.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'embsys_fit_timer_0_0' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/synth/embsys_fit_timer_0_0.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NO_CLOCKS bound to: 50000000 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FIT_timer' declared at 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:399' bound to instance 'U0' of component 'fit_timer' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/synth/embsys_fit_timer_0_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'FIT_timer' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
	Parameter Ratio bound to: 16 - type: integer 
	Parameter First bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:719]
INFO: [Synth 8-638] synthesizing module 'Divide_part' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part' (0#1) [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 10 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:719]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized0' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized0' (0#1) [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 10 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:719]
	Parameter Ratio bound to: 10 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:719]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:719]
INFO: [Synth 8-638] synthesizing module 'Divide_part__parameterized1' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'SRL16E_I' to cell 'SRL16E' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'Divide_part__parameterized1' (0#1) [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:113]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:719]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:719]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:719]
	Parameter Ratio bound to: 5 - type: integer 
	Parameter First bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'Divide_part' declared at 'c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:90' bound to instance 'Divide_I' of component 'Divide_Part' [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'FIT_timer' (0#1) [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ipshared/e81b/hdl/fit_timer_v2_0_vh_rfs.vhd:422]
INFO: [Synth 8-256] done synthesizing module 'embsys_fit_timer_0_0' (0#1) [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/synth/embsys_fit_timer_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1369.770 ; gain = 501.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1369.770 ; gain = 501.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1369.770 ; gain = 501.469
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1377.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/embsys_fit_timer_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/projects/kim/ECE544/projectFinal/projectFinal.gen/sources_1/bd/embsys/ip/embsys_fit_timer_0_0/embsys_fit_timer_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/projects/kim/ECE544/projectFinal/projectFinal.runs/embsys_fit_timer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/projects/kim/ECE544/projectFinal/projectFinal.runs/embsys_fit_timer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1481.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1481.406 ; gain = 0.262
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/projects/kim/ECE544/projectFinal/projectFinal.runs/embsys_fit_timer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT3   |    24|
|2     |LUT4   |     1|
|3     |SRL16E |     9|
|4     |FDRE   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 1481.406 ; gain = 613.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 1481.406 ; gain = 501.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1481.406 ; gain = 613.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1481.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1481.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7c3e1f1f
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1481.406 ; gain = 1003.734
INFO: [Common 17-1381] The checkpoint 'C:/projects/kim/ECE544/projectFinal/projectFinal.runs/embsys_fit_timer_0_0_synth_1/embsys_fit_timer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP embsys_fit_timer_0_0, cache-ID = b3fd5b41300d3bf3
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/projects/kim/ECE544/projectFinal/projectFinal.runs/embsys_fit_timer_0_0_synth_1/embsys_fit_timer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file embsys_fit_timer_0_0_utilization_synth.rpt -pb embsys_fit_timer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 17:13:33 2025...
