/sim
transcript
SystemVerilog for Verification - A Guide to Learning the Testbench Language Features 3rd edition.pdf