==39522== Cachegrind, a cache and branch-prediction profiler
==39522== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39522== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39522== Command: ./sift .
==39522== 
--39522-- warning: L3 cache found, using its data for the LL simulation.
--39522-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39522-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==39522== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39522== (see section Limitations in user manual)
==39522== NOTE: further instances of this message will not be shown
==39522== 
==39522== I   refs:      3,167,698,646
==39522== I1  misses:            1,822
==39522== LLi misses:            1,817
==39522== I1  miss rate:          0.00%
==39522== LLi miss rate:          0.00%
==39522== 
==39522== D   refs:        974,218,286  (676,537,037 rd   + 297,681,249 wr)
==39522== D1  misses:        5,783,735  (  3,501,142 rd   +   2,282,593 wr)
==39522== LLd misses:        4,779,992  (  2,688,689 rd   +   2,091,303 wr)
==39522== D1  miss rate:           0.6% (        0.5%     +         0.8%  )
==39522== LLd miss rate:           0.5% (        0.4%     +         0.7%  )
==39522== 
==39522== LL refs:           5,785,557  (  3,502,964 rd   +   2,282,593 wr)
==39522== LL misses:         4,781,809  (  2,690,506 rd   +   2,091,303 wr)
==39522== LL miss rate:            0.1% (        0.1%     +         0.7%  )
