// VerilogA for MLP_Thesis_Final, FC5, veriloga

`include "constants.vams"
`include "disciplines.vams"

module ANN_Middle_Layer_FC5(x,y);

  parameter integer x_dim = 1;
  parameter integer y_dim = 1;
  parameter real W20[0:1] = {-8.877409e-02,2.058413e-02};
  parameter real W21[0:1] = {-1.445998e-01,-2.966067e-01};
  parameter real W22[0:1] = {2.043139e-02,1.391249e-01};
  parameter real W23[0:1] = {2.810822e-01,6.225043e-02};
  parameter real W24[0:1] = {-3.249179e-02,-1.532058e-02};
  parameter real W25[0:1] = {-1.381933e-01,-1.072002e-01};
  parameter real W26[0:1] = {4.808423e-03,-3.599128e-03};
  parameter real W27[0:1] = {-2.463313e-02,2.805073e-01};
  parameter real W28[0:1] = {2.556292e-01,1.517281e-01};
  parameter real W29[0:1] = {1.194559e-01,1.632122e-01};
  parameter real W210[0:1] = {1.395876e-02,-5.229434e-02};
  parameter real W211[0:1] = {2.096566e-01,1.336247e-01};
  parameter real W212[0:1] = {4.768552e-02,-1.512414e-01};
  parameter real W213[0:1] = {2.363740e-02,2.914992e-03};
  parameter real W214[0:1] = {-1.383228e-01,6.849213e-02};
  parameter real W215[0:1] = {-1.713418e-01,1.941692e-02};
  parameter real W216[0:1] = {4.795076e-02,4.238200e-02};
  parameter real W217[0:1] = {3.987925e-02,-2.794374e-03};
  parameter real W218[0:1] = {1.185877e-01,1.839807e-01};
  parameter real W219[0:1] = {8.066589e-02,-1.024732e-01};
  parameter real W220[0:1] = {5.716686e-02,-7.903735e-02};
  parameter real W221[0:1] = {-1.738112e-04,9.642782e-04};
  parameter real W222[0:1] = {6.256101e-03,-9.241900e-02};
  parameter real W223[0:1] = {-1.643234e-01,1.507855e-01};
  parameter real W224[0:1] = {5.751435e-02,-2.945406e-01};
  parameter real b[0:1] = {1.889815e-01,5.051773e-02};
  real a2[0:1];

  input [0:24]x;
  voltage [0:24]x;
  output [0:1]y;
  voltage [0:1]y;
  genvar i;

  analog begin
      a2[0] = 0;
      a2[1] = 0;

      a2[0] = V(x[0]) * W20[0] + a2[0];
      a2[0] = V(x[1]) * W21[0] + a2[0];
      a2[0] = V(x[2]) * W22[0] + a2[0];
      a2[0] = V(x[3]) * W23[0] + a2[0];
      a2[0] = V(x[4]) * W24[0] + a2[0];
      a2[0] = V(x[5]) * W25[0] + a2[0];
      a2[0] = V(x[6]) * W26[0] + a2[0];
      a2[0] = V(x[7]) * W27[0] + a2[0];
      a2[0] = V(x[8]) * W28[0] + a2[0];
      a2[0] = V(x[9]) * W29[0] + a2[0];
      a2[0] = V(x[10]) * W210[0] + a2[0];
      a2[0] = V(x[11]) * W211[0] + a2[0];
      a2[0] = V(x[12]) * W212[0] + a2[0];
      a2[0] = V(x[13]) * W213[0] + a2[0];
      a2[0] = V(x[14]) * W214[0] + a2[0];
      a2[0] = V(x[15]) * W215[0] + a2[0];
      a2[0] = V(x[16]) * W216[0] + a2[0];
      a2[0] = V(x[17]) * W217[0] + a2[0];
      a2[0] = V(x[18]) * W218[0] + a2[0];
      a2[0] = V(x[19]) * W219[0] + a2[0];
      a2[0] = V(x[20]) * W220[0] + a2[0];
      a2[0] = V(x[21]) * W221[0] + a2[0];
      a2[0] = V(x[22]) * W222[0] + a2[0];
      a2[0] = V(x[23]) * W223[0] + a2[0];
      a2[0] = V(x[24]) * W224[0] + a2[0];
      a2[1] = V(x[0]) * W20[1] + a2[1];
      a2[1] = V(x[1]) * W21[1] + a2[1];
      a2[1] = V(x[2]) * W22[1] + a2[1];
      a2[1] = V(x[3]) * W23[1] + a2[1];
      a2[1] = V(x[4]) * W24[1] + a2[1];
      a2[1] = V(x[5]) * W25[1] + a2[1];
      a2[1] = V(x[6]) * W26[1] + a2[1];
      a2[1] = V(x[7]) * W27[1] + a2[1];
      a2[1] = V(x[8]) * W28[1] + a2[1];
      a2[1] = V(x[9]) * W29[1] + a2[1];
      a2[1] = V(x[10]) * W210[1] + a2[1];
      a2[1] = V(x[11]) * W211[1] + a2[1];
      a2[1] = V(x[12]) * W212[1] + a2[1];
      a2[1] = V(x[13]) * W213[1] + a2[1];
      a2[1] = V(x[14]) * W214[1] + a2[1];
      a2[1] = V(x[15]) * W215[1] + a2[1];
      a2[1] = V(x[16]) * W216[1] + a2[1];
      a2[1] = V(x[17]) * W217[1] + a2[1];
      a2[1] = V(x[18]) * W218[1] + a2[1];
      a2[1] = V(x[19]) * W219[1] + a2[1];
      a2[1] = V(x[20]) * W220[1] + a2[1];
      a2[1] = V(x[21]) * W221[1] + a2[1];
      a2[1] = V(x[22]) * W222[1] + a2[1];
      a2[1] = V(x[23]) * W223[1] + a2[1];
      a2[1] = V(x[24]) * W224[1] + a2[1];

      for(i = 0; i<= 1; i = i + 1) begin
          V(y[i]) <+ a2[i] + b[i];
      end
  end
endmodule
