and dynamic memory Square Wave Latches D latch Circuit diagram for a D latch Implementing the D latch D latch as a single IC chip Implementation of a D latch using a 7475 chip Limitations of the D latch Edge triggered flip -flop Conclusion Exercises Chapter Sequential circuits Introduction Debouncing Implementing a state machine Mod counter Implementation of a state transition diagram DIGITAL CIRCUIT PROJ ECTS Hardware implementation of next state logic Read Only Memory Implementation of the Mod counter Conclusion Exercises Chapter Use of these ICs in a CPU An overview of the CPU Flip Flops Muxes Adder Decoder Summary DIGITAL CIRCUIT PROJ ECTS Table of Figures Figure - : Logisim circuit to turn on light Figure - : Typical breadboard Figure - : Breadboard layout Figure - : Wire strippers Figure - : A stripped wire Figure - : 7805 voltage regulator Figure - : Powering the breadboard Figure - : LED Figure - : Toggle switch Figure - : Completed circuit Figure - : Debugging the circuit Figure - : Buffer and inverter gates Figure - : Buffer and inverter circuit in Logisim Figure - Truth table for AND and OR Figure - : AND, OR, and XOR gates Figure - : AND, OR, and XOR gate circuit Figure - : 7408 chip, circle indicates top of chip Figure - : 7408 chip, notch indicates top of chip Figure - : 7408 pin configuration diagram Figure - : 7408 AND gate circuit Figure - : Serial AND circuit Figure - : Parallel AND circuit Figure - : 7408 pin configuration diagram Figure - : Serial AND implementation Figure - : Parallel AND implementation Figure - : ALU