#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jun 12 19:09:17 2017
# Process ID: 11520
# Current directory: D:/Projects/flyback/vivado/flyback_revA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11716 D:\Projects\flyback\vivado\flyback_revA\flyback_revA.xpr
# Log file: D:/Projects/flyback/vivado/flyback_revA/vivado.log
# Journal file: D:/Projects/flyback/vivado/flyback_revA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/flyback/vivado/flyback_revA/flyback_revA.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Projects/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Projects/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'top_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
top_design_processing_system7_0_axi_periph_0
top_design_rst_processing_system7_0_100M_1
top_design_auto_pc_0
top_design_processing_system7_0_0
top_design_xbar_0
top_design_dPWM_0_0
top_design_ad7476_IF_0_0
top_design_Dig_compensator_0_0
top_design_system_controller_0_2

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 859.234 ; gain = 92.703
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/flyback/vivado/flyback_revA/flyback_revA.srcs/sources_1/bd/top_design/top_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- gfb:flyback:dPWM:1.0 - dPWM_0
Adding cell -- gfb:flyback:Dig_compensator:1.0 - Dig_compensator_0
Adding cell -- UC3M:user:system_controller:3.0 - system_controller_0
Adding cell -- gfb:ip_cores:ad7476_IF:1.0 - ad7476_IF_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <top_design> from BD file <D:/Projects/flyback/vivado/flyback_revA/flyback_revA.srcs/sources_1/bd/top_design/top_design.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 924.891 ; gain = 65.656
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 19:10:49 2017...
