(c) Copyright 2012-2015 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2014.4 20150228
# Start time    : Tue Jan 24 10:27:00 PM CET 2017
# Command line  : sds++ -Wall -O3 -I../src -c -fmessage-length=0 -MTsrc/correlation_accel_v2.o -sds-hw correlation_accel_v2 correlation_accel_v2.cpp -clkid 2 -sds-end -MMD -MP -MFsrc/correlation_accel_v2.d -MTsrc/correlation_accel_v2.d -o src/correlation_accel_v2.o ../src/correlation_accel_v2.cpp -sds-pf zed
# Log file      : /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/reports/sds_correlation_accel_v2.log
# Journal file  : /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/reports/sds_correlation_accel_v2.jou
# Report file   : /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/reports/sds_correlation_accel_v2.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : /home/trungnguyen/SDSoC/workspace/correlation_ver2_axis/correlation_axis_ver2/SDRelease/_sds/vhls/correlation_accel_v2/solution/syn/report/correlation_accel_v2_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.50|      9.65|        1.06|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+------+-------------+----------+-----------+-----------+----------------+----------+
        |                                     |       Latency      | Iteration|  Initiation Interval  |      Trip      |          |
        |              Loop Name              |  min |     max     |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-------------------------------------+------+-------------+----------+-----------+-----------+----------------+----------+
        |- INIT_WEIGHT_ROM                    |  1250|         1250|         5|          -|          -|             250|    no    |
        |- COMP_SUM_OF_WEIGHT                 |     0|  17179869160|         8|          -|          -| 0 ~ 2147483645 |    no    |
        |- ACCUMULATION_LOOP_FIRST_INDEX      |     ?|            ?|        43|          1|          1|               ?|    yes   |
        |- LAST_ACCUM_LOOP_FIRST_INDEX        |    33|           33|         9|          5|          5|               6|    yes   |
        |- Loop 5                             |     ?|            ?|         ?|          -|          -| 0 ~ 2147483646 |    no    |
        | + ACCUMULATION_LOOP_FLOATING_INDEX  |     ?|            ?|        43|          1|          1|               ?|    yes   |
        +-------------------------------------+------+-------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    620|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     36|    6813|   9239|
|Memory           |        3|      -|     256|     12|
|Multiplexer      |        -|      -|       -|   2395|
|Register         |        -|      -|    1925|    183|
+-----------------+---------+-------+--------+-------+
|Total            |        3|     36|    8994|  12449|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     16|       8|     23|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+
    |                         Instance                         |                         Module                        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+
    |correlation_accel_v2_fadd_32ns_32ns_32_5_full_dsp_U2      |correlation_accel_v2_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|   205|   390|
    |correlation_accel_v2_fadd_32ns_32ns_32_5_full_dsp_U3      |correlation_accel_v2_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|   205|   390|
    |correlation_accel_v2_fadd_32ns_32ns_32_5_full_dsp_U4      |correlation_accel_v2_fadd_32ns_32ns_32_5_full_dsp      |        0|      2|   205|   390|
    |correlation_accel_v2_faddfsub_32ns_32ns_32_5_full_dsp_U1  |correlation_accel_v2_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |correlation_accel_v2_fdiv_32ns_32ns_32_16_U10             |correlation_accel_v2_fdiv_32ns_32ns_32_16              |        0|      0|   761|   994|
    |correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp_U14    |correlation_accel_v2_flog_32ns_32ns_32_13_full_dsp     |        0|     13|   485|   614|
    |correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U5       |correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U6       |correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7       |correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U8       |correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U9       |correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |correlation_accel_v2_fsqrt_32ns_32ns_32_16_U12            |correlation_accel_v2_fsqrt_32ns_32ns_32_16             |        0|      0|   516|   626|
    |correlation_accel_v2_fsqrt_32ns_32ns_32_16_U13            |correlation_accel_v2_fsqrt_32ns_32ns_32_16             |        0|      0|   516|   626|
    |correlation_accel_v2_sitofp_32ns_32_6_U11                 |correlation_accel_v2_sitofp_32ns_32_6                  |        0|      0|   340|   554|
    |correlation_accel_v2_urem_32ns_4ns_32_36_U15              |correlation_accel_v2_urem_32ns_4ns_32_36               |        0|      0|  1330|  1330|
    |correlation_accel_v2_urem_32ns_4ns_32_36_U16              |correlation_accel_v2_urem_32ns_4ns_32_36               |        0|      0|  1330|  1330|
    +----------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+
    |Total                                                     |                                                       |        0|     36|  6813|  9239|
    +----------------------------------------------------------+-------------------------------------------------------+---------+-------+------+------+

    * Memory: 
    +------------------------------+---------------------------------+---------+----+----+------+-----+------+-------------+
    |            Memory            |              Module             | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+---------------------------------+---------+----+----+------+-----+------+-------------+
    |acc_return_U                  |correlation_accel_v2_acc_return  |        0|  64|   3|     6|   32|     1|          192|
    |acc_weight_returnSquare_U     |correlation_accel_v2_acc_return  |        0|  64|   3|     6|   32|     1|          192|
    |acc_weight_return_U           |correlation_accel_v2_acc_return  |        0|  64|   3|     6|   32|     1|          192|
    |acc_weight_returnA_returnB_U  |correlation_accel_v2_acc_return  |        0|  64|   3|     6|   32|     1|          192|
    |lnReturnA_U                   |correlation_accel_v2_lnReturnA   |        1|   0|   0|   252|   32|     1|         8064|
    |weight_rom_U                  |correlation_accel_v2_weight_rom  |        2|   0|   0|   252|   32|     1|         8064|
    +------------------------------+---------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                         |                                 |        3| 256|  12|   528|  192|     6|        16896|
    +------------------------------+---------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |column_index_1_fu_1257_p2  |     +    |      0|  0|  31|          31|           1|
    |i_1_fu_1120_p2             |     +    |      0|  0|  32|          32|           1|
    |i_2_fu_1224_p2             |     +    |      0|  0|  32|          32|           1|
    |i_3_fu_1047_p2             |     +    |      0|  0|   8|           8|           1|
    |i_4_fu_1067_p2             |     +    |      0|  0|  31|          31|           1|
    |i_fu_1149_p2               |     +    |      0|  0|   3|           3|           1|
    |tmp_13_fu_1165_p2          |     +    |      0|  0|  32|          32|           2|
    |tmp_1_fu_1077_p2           |     +    |      0|  0|  32|          32|           2|
    |tmp_27_fu_1126_p2          |     +    |      0|  0|  31|          31|           2|
    |tmp_61_fu_1235_p2          |     +    |      0|  0|  31|          31|           2|
    |tmp_34_tmp_s_fu_1201_p3    |  Select  |      0|  0|  32|           1|          32|
    |tmp_4_tmp_5_fu_1097_p3     |  Select  |      0|  0|  32|           1|          32|
    |ap_sig_bdd_289             |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_435             |    and   |      0|  0|   1|           1|           1|
    |exitcond2_fu_1143_p2       |   icmp   |      0|  0|   3|           3|           3|
    |exitcond_i_fu_1036_p2      |   icmp   |      0|  0|   8|           8|           4|
    |tmp_29_fu_1174_p2          |   icmp   |      0|  0|  40|          32|          32|
    |tmp_34_fu_1183_p2          |   icmp   |      0|  0|  40|          32|          32|
    |tmp_39_fu_1195_p2          |   icmp   |      0|  0|  40|          32|           1|
    |tmp_49_fu_1253_p2          |   icmp   |      0|  0|  40|          32|          32|
    |tmp_6_fu_1082_p2           |   icmp   |      0|  0|  40|          32|          32|
    |tmp_78_i_fu_1057_p2        |   icmp   |      0|  0|  40|          32|          32|
    |tmp_7_fu_1091_p2           |   icmp   |      0|  0|  40|          32|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 620|         502|         249|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |acc_return_address0                     |    6|         10|    3|         30|
    |acc_return_address1                     |    6|          9|    3|         27|
    |acc_return_d0                           |   32|          3|   32|         96|
    |acc_return_d1                           |   32|          3|   32|         96|
    |acc_weight_returnA_returnB_address0     |    3|          5|    3|         15|
    |acc_weight_returnA_returnB_address1     |    3|          5|    3|         15|
    |acc_weight_returnA_returnB_d1           |   32|          3|   32|         96|
    |acc_weight_returnSquare_address0        |    6|         10|    3|         30|
    |acc_weight_returnSquare_address1        |    6|          9|    3|         27|
    |acc_weight_returnSquare_d0              |   32|          3|   32|         96|
    |acc_weight_returnSquare_d1              |   32|          3|   32|         96|
    |acc_weight_return_address0              |    6|         10|    3|         30|
    |acc_weight_return_address1              |    6|          9|    3|         27|
    |acc_weight_return_d0                    |   32|          3|   32|         96|
    |acc_weight_return_d1                    |   32|          3|   32|         96|
    |ap_NS_fsm                               |  520|        201|    1|        201|
    |ap_reg_ppiten_pp0_it42                  |    1|          2|    1|          2|
    |ap_reg_ppiten_pp2_it42                  |    1|          2|    1|          2|
    |ap_sig_ioackin_out_correlation_TREADY   |    1|          2|    1|          2|
    |column_index_reg_726                    |   31|          2|   31|         62|
    |grp_fu_760_opcode                       |    2|          3|    2|          6|
    |grp_fu_760_p0                           |  160|         17|   32|        544|
    |grp_fu_760_p1                           |   96|         12|   32|        384|
    |grp_fu_766_p0                           |   32|          5|   32|        160|
    |grp_fu_766_p1                           |   32|          4|   32|        128|
    |grp_fu_772_p0                           |   32|          3|   32|         96|
    |grp_fu_772_p1                           |   32|          3|   32|         96|
    |grp_fu_794_p0                           |   32|          7|   32|        224|
    |grp_fu_794_p1                           |   64|          9|   32|        288|
    |grp_fu_800_p0                           |   32|          4|   32|        128|
    |grp_fu_800_p1                           |   32|          4|   32|        128|
    |grp_fu_804_p0                           |   32|          3|   32|         96|
    |grp_fu_804_p1                           |   32|          3|   32|         96|
    |grp_fu_819_p0                           |   64|          8|   32|        256|
    |grp_fu_819_p1                           |   32|          6|   32|        192|
    |grp_fu_837_p1                           |   32|          3|   32|         96|
    |i1_i_reg_635                            |   31|          2|   31|         62|
    |i1_phi_fu_671_p4                        |   32|          2|   32|         64|
    |i1_reg_667                              |   32|          2|   32|         64|
    |i2_phi_fu_719_p4                        |    3|          2|    3|          6|
    |i2_reg_715                              |    3|          2|    3|          6|
    |i4_phi_fu_751_p4                        |   32|          2|   32|         64|
    |i4_reg_747                              |   32|          2|   32|         64|
    |i_i_reg_623                             |    8|          2|    8|         16|
    |lnReturnA_address0                      |    8|          3|    8|         24|
    |reg_1017                                |   32|          2|   32|         64|
    |reg_911                                 |   32|          2|   32|         64|
    |reg_918                                 |   32|          2|   32|         64|
    |reg_961                                 |   32|          2|   32|         64|
    |reg_969                                 |   32|          2|   32|         64|
    |reg_983                                 |   32|          2|   32|         64|
    |sum_returnA_phi_fu_683_p4               |   32|          2|   32|         64|
    |sum_returnA_reg_679                     |   32|          2|   32|         64|
    |sum_weight_returnA_reg_703              |   32|          2|   32|         64|
    |sum_weight_returnSquareA_phi_fu_695_p4  |   32|          2|   32|         64|
    |sum_weight_returnSquareA_reg_691        |   32|          2|   32|         64|
    |tmp_17_fu_194                           |   32|          2|   32|         64|
    |tmp_33_phi_fu_741_p4                    |   32|          2|   32|         64|
    |tmp_33_reg_738                          |   32|          2|   32|         64|
    |tmp_4_phi_fu_649_p4                     |   32|          2|   32|         64|
    |tmp_4_reg_646                           |   32|          2|   32|         64|
    |tmp_5_phi_fu_659_p4                     |   32|          2|   32|         64|
    |tmp_i_reg_611                           |   32|          2|   32|         64|
    |weight_rom_address0                     |    8|          4|    8|         32|
    |weight_rom_address1                     |    8|          5|    8|         40|
    |weight_rom_d0                           |   32|          3|   32|         96|
    |weight_rom_d1                           |   32|          3|   32|         96|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 2395|        461| 1602|       5846|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |acc_return_addr_2_reg_1464                 |    3|   0|    3|          0|
    |acc_return_addr_3_reg_1346                 |    0|   0|    3|          3|
    |acc_return_addr_4_reg_1361                 |    0|   0|    3|          3|
    |acc_return_addr_5_reg_1612                 |    3|   0|    3|          0|
    |acc_return_addr_6_reg_1376                 |    0|   0|    3|          3|
    |acc_return_addr_7_reg_1391                 |    0|   0|    3|          3|
    |acc_return_addr_8_reg_1406                 |    0|   0|    3|          3|
    |acc_return_addr_reg_1331                   |    0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_1_reg_1534  |    0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_2_reg_1539  |    0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_3_reg_1544  |    0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_4_reg_1549  |    0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_5_reg_1554  |    0|   0|    3|          3|
    |acc_weight_returnA_returnB_add_6_reg_1630  |    3|   0|    3|          0|
    |acc_weight_returnA_returnB_add_reg_1529    |    0|   0|    3|          3|
    |acc_weight_returnSquare_addr_2_reg_1470    |    3|   0|    3|          0|
    |acc_weight_returnSquare_addr_3_reg_1351    |    0|   0|    3|          3|
    |acc_weight_returnSquare_addr_4_reg_1366    |    0|   0|    3|          3|
    |acc_weight_returnSquare_addr_5_reg_1618    |    3|   0|    3|          0|
    |acc_weight_returnSquare_addr_6_reg_1381    |    0|   0|    3|          3|
    |acc_weight_returnSquare_addr_7_reg_1396    |    0|   0|    3|          3|
    |acc_weight_returnSquare_addr_8_reg_1411    |    0|   0|    3|          3|
    |acc_weight_returnSquare_addr_reg_1336      |    0|   0|    3|          3|
    |acc_weight_return_addr_2_reg_1476          |    3|   0|    3|          0|
    |acc_weight_return_addr_3_reg_1356          |    0|   0|    3|          3|
    |acc_weight_return_addr_4_reg_1371          |    0|   0|    3|          3|
    |acc_weight_return_addr_5_reg_1624          |    3|   0|    3|          0|
    |acc_weight_return_addr_6_reg_1386          |    0|   0|    3|          3|
    |acc_weight_return_addr_7_reg_1401          |    0|   0|    3|          3|
    |acc_weight_return_addr_8_reg_1416          |    0|   0|    3|          3|
    |acc_weight_return_addr_reg_1341            |    0|   0|    3|          3|
    |ap_CS_fsm                                  |  200|   0|  200|          0|
    |ap_reg_ioackin_out_correlation_TREADY      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it15                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it16                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it17                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it18                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it19                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it20                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it21                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it22                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it23                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it24                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it25                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it26                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it27                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it28                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it29                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it30                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it31                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it32                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it33                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it34                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it35                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it36                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it37                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it38                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it39                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it40                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it41                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it42                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it10                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it11                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it12                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it13                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it14                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it15                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it16                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it17                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it18                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it19                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it2                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it20                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it21                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it22                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it23                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it24                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it25                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it26                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it27                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it28                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it29                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it3                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it30                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it31                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it32                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it33                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it34                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it35                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it36                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it37                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it38                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it39                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it4                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it40                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it41                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it42                     |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it5                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it6                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it7                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it8                      |    1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it9                      |    1|   0|    1|          0|
    |ap_reg_ppstg_exitcond2_reg_1482_pp1_it1    |    1|   0|    1|          0|
    |column_index_1_reg_1651                    |   31|   0|   31|          0|
    |column_index_cast_reg_1559                 |   31|   0|   32|          1|
    |column_index_reg_726                       |   31|   0|   31|          0|
    |exitcond2_reg_1482                         |    1|   0|    1|          0|
    |i1_i_reg_635                               |   31|   0|   31|          0|
    |i1_reg_667                                 |   32|   0|   32|          0|
    |i2_reg_715                                 |    3|   0|    3|          0|
    |i4_reg_747                                 |   32|   0|   32|          0|
    |i_1_reg_1459                               |   32|   0|   32|          0|
    |i_2_reg_1597                               |   32|   0|   32|          0|
    |i_4_reg_1326                               |   31|   0|   31|          0|
    |i_i_reg_623                                |    8|   0|    8|          0|
    |i_reg_1486                                 |    3|   0|    3|          0|
    |lnReturnA_load_reg_1607                    |   32|   0|   32|          0|
    |reg_1008                                   |   32|   0|   32|          0|
    |reg_1017                                   |   32|   0|   32|          0|
    |reg_1025                                   |   32|   0|   32|          0|
    |reg_1031                                   |   32|   0|   32|          0|
    |reg_900                                    |   32|   0|   32|          0|
    |reg_911                                    |   32|   0|   32|          0|
    |reg_918                                    |   32|   0|   32|          0|
    |reg_928                                    |   32|   0|   32|          0|
    |reg_936                                    |   32|   0|   32|          0|
    |reg_943                                    |   32|   0|   32|          0|
    |reg_954                                    |   32|   0|   32|          0|
    |reg_961                                    |   32|   0|   32|          0|
    |reg_969                                    |   32|   0|   32|          0|
    |reg_977                                    |   32|   0|   32|          0|
    |reg_983                                    |   32|   0|   32|          0|
    |reg_991                                    |   32|   0|   32|          0|
    |reg_999                                    |   32|   0|   32|          0|
    |sum_returnA_reg_679                        |   32|   0|   32|          0|
    |sum_weight_returnA_reg_703                 |   32|   0|   32|          0|
    |sum_weight_returnSquareA_reg_691           |   32|   0|   32|          0|
    |tmp_13_reg_1524                            |   32|   0|   32|          0|
    |tmp_15_reg_1491                            |    3|   0|   64|         61|
    |tmp_16_reg_1448                            |   32|   0|   32|          0|
    |tmp_17_fu_194                              |   32|   0|   32|          0|
    |tmp_1_reg_1426                             |   32|   0|   32|          0|
    |tmp_32_reg_1437                            |   31|   0|   31|          0|
    |tmp_33_reg_738                             |   32|   0|   32|          0|
    |tmp_34_reg_1572                            |    1|   0|    1|          0|
    |tmp_34_tmp_s_reg_1581                      |   32|   0|   32|          0|
    |tmp_3_reg_1519                             |   32|   0|   32|          0|
    |tmp_40_reg_1661                            |   32|   0|   32|          0|
    |tmp_46_reg_1656                            |   32|   0|   32|          0|
    |tmp_49_reg_1646                            |    1|   0|    1|          0|
    |tmp_4_reg_646                              |   32|   0|   32|          0|
    |tmp_4_tmp_5_reg_1442                       |   32|   0|   32|          0|
    |tmp_51_reg_1587                            |   32|   0|   32|          0|
    |tmp_57_reg_1636                            |   32|   0|   32|          0|
    |tmp_5_reg_655                              |   32|   0|   32|          0|
    |tmp_64_reg_1641                            |   32|   0|   32|          0|
    |tmp_66_reg_1576                            |   31|   0|   31|          0|
    |tmp_6_reg_1433                             |    1|   0|    1|          0|
    |tmp_i_reg_611                              |   32|   0|   32|          0|
    |volatilityA_reg_1666                       |   32|   0|   32|          0|
    |volatilityB_reg_1671                       |   32|   0|   32|          0|
    |acc_return_addr_2_reg_1464                 |    0|   3|    3|          0|
    |acc_return_addr_5_reg_1612                 |    0|   3|    3|          0|
    |acc_weight_returnA_returnB_add_6_reg_1630  |    0|   3|    3|          0|
    |acc_weight_returnSquare_addr_2_reg_1470    |    0|   3|    3|          0|
    |acc_weight_returnSquare_addr_5_reg_1618    |    0|   3|    3|          0|
    |acc_weight_return_addr_2_reg_1476          |    0|   3|    3|          0|
    |acc_weight_return_addr_5_reg_1624          |    0|   3|    3|          0|
    |reg_918                                    |    0|  64|   32|          0|
    |reg_943                                    |    0|  32|   32|          0|
    |tmp_32_reg_1437                            |    0|  31|   31|          0|
    |tmp_34_reg_1572                            |    0|   2|    1|          0|
    |tmp_66_reg_1576                            |    0|  31|   31|          0|
    |tmp_6_reg_1433                             |    0|   2|    1|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 1925| 183| 2208|        134|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  correlation_accel_v2  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  correlation_accel_v2  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  correlation_accel_v2  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  correlation_accel_v2  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  correlation_accel_v2  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  correlation_accel_v2  | return value |
|number_of_days          |  in |   32|   ap_none  |     number_of_days     |    scalar    |
|number_of_indices       |  in |   32|   ap_none  |    number_of_indices   |    scalar    |
|in_indices_TDATA        |  in |   32|    axis    |    in_indices_data_V   |    pointer   |
|in_indices_TVALID       |  in |    1|    axis    |    in_indices_data_V   |    pointer   |
|in_indices_TREADY       | out |    1|    axis    |    in_indices_dest_V   |    pointer   |
|in_indices_TDEST        |  in |    1|    axis    |    in_indices_dest_V   |    pointer   |
|in_indices_TKEEP        |  in |    4|    axis    |    in_indices_keep_V   |    pointer   |
|in_indices_TSTRB        |  in |    4|    axis    |    in_indices_strb_V   |    pointer   |
|in_indices_TUSER        |  in |    1|    axis    |    in_indices_user_V   |    pointer   |
|in_indices_TLAST        |  in |    1|    axis    |    in_indices_last_V   |    pointer   |
|in_indices_TID          |  in |    1|    axis    |     in_indices_id_V    |    pointer   |
|out_correlation_TDATA   | out |   32|    axis    | out_correlation_data_V |    pointer   |
|out_correlation_TVALID  | out |    1|    axis    | out_correlation_dest_V |    pointer   |
|out_correlation_TREADY  |  in |    1|    axis    | out_correlation_dest_V |    pointer   |
|out_correlation_TDEST   | out |    1|    axis    | out_correlation_dest_V |    pointer   |
|out_correlation_TKEEP   | out |    4|    axis    | out_correlation_keep_V |    pointer   |
|out_correlation_TSTRB   | out |    4|    axis    | out_correlation_strb_V |    pointer   |
|out_correlation_TUSER   | out |    1|    axis    | out_correlation_user_V |    pointer   |
|out_correlation_TLAST   | out |    1|    axis    | out_correlation_last_V |    pointer   |
|out_correlation_TID     | out |    1|    axis    |  out_correlation_id_V  |    pointer   |
+------------------------+-----+-----+------------+------------------------+--------------+

