--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\software\electronica\xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml lab1.twx lab1.ncd -o lab1.twr
lab1.pcf -ucf lab1.ucf

Design file:              lab1.ncd
Physical constraint file: lab1.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
pbs_n<0>       |upSegs<3>      |   11.473|
pbs_n<0>       |upSegs<4>      |   11.129|
pbs_n<0>       |upSegs<5>      |   11.738|
pbs_n<1>       |upSegs<0>      |    9.358|
pbs_n<1>       |upSegs<3>      |   11.936|
pbs_n<1>       |upSegs<4>      |   11.524|
pbs_n<1>       |upSegs<5>      |   12.133|
switches_n<0>  |leds<0>        |   10.665|
switches_n<0>  |leftSegs<0>    |   19.663|
switches_n<0>  |leftSegs<1>    |   18.380|
switches_n<0>  |leftSegs<2>    |   19.589|
switches_n<0>  |leftSegs<3>    |   17.093|
switches_n<0>  |leftSegs<4>    |   15.833|
switches_n<0>  |leftSegs<5>    |   15.855|
switches_n<0>  |leftSegs<6>    |   19.198|
switches_n<0>  |rightSegs<0>   |   15.817|
switches_n<0>  |rightSegs<1>   |   15.892|
switches_n<0>  |rightSegs<2>   |   15.892|
switches_n<0>  |rightSegs<3>   |   15.922|
switches_n<0>  |rightSegs<4>   |   15.824|
switches_n<0>  |rightSegs<5>   |   15.802|
switches_n<0>  |rightSegs<6>   |   16.635|
switches_n<1>  |leds<1>        |    9.841|
switches_n<1>  |leftSegs<0>    |   18.859|
switches_n<1>  |leftSegs<1>    |   17.576|
switches_n<1>  |leftSegs<2>    |   18.785|
switches_n<1>  |leftSegs<3>    |   16.289|
switches_n<1>  |leftSegs<4>    |   15.029|
switches_n<1>  |leftSegs<5>    |   15.051|
switches_n<1>  |leftSegs<6>    |   18.394|
switches_n<1>  |rightSegs<0>   |   15.013|
switches_n<1>  |rightSegs<1>   |   15.088|
switches_n<1>  |rightSegs<2>   |   15.088|
switches_n<1>  |rightSegs<3>   |   15.118|
switches_n<1>  |rightSegs<4>   |   15.020|
switches_n<1>  |rightSegs<5>   |   14.998|
switches_n<1>  |rightSegs<6>   |   15.831|
switches_n<2>  |leds<2>        |   10.054|
switches_n<2>  |leftSegs<0>    |   18.757|
switches_n<2>  |leftSegs<1>    |   17.474|
switches_n<2>  |leftSegs<2>    |   18.683|
switches_n<2>  |leftSegs<3>    |   16.187|
switches_n<2>  |leftSegs<4>    |   14.927|
switches_n<2>  |leftSegs<5>    |   14.949|
switches_n<2>  |leftSegs<6>    |   18.292|
switches_n<2>  |rightSegs<0>   |   14.911|
switches_n<2>  |rightSegs<1>   |   14.986|
switches_n<2>  |rightSegs<2>   |   14.986|
switches_n<2>  |rightSegs<3>   |   15.016|
switches_n<2>  |rightSegs<4>   |   14.918|
switches_n<2>  |rightSegs<5>   |   14.896|
switches_n<2>  |rightSegs<6>   |   15.729|
switches_n<3>  |leds<3>        |    7.561|
switches_n<3>  |leftSegs<0>    |   16.540|
switches_n<3>  |leftSegs<1>    |   15.257|
switches_n<3>  |leftSegs<2>    |   16.466|
switches_n<3>  |leftSegs<3>    |   13.970|
switches_n<3>  |leftSegs<4>    |   12.710|
switches_n<3>  |leftSegs<5>    |   12.732|
switches_n<3>  |leftSegs<6>    |   16.075|
switches_n<3>  |rightSegs<0>   |   12.694|
switches_n<3>  |rightSegs<1>   |   12.769|
switches_n<3>  |rightSegs<2>   |   12.769|
switches_n<3>  |rightSegs<3>   |   12.799|
switches_n<3>  |rightSegs<4>   |   12.701|
switches_n<3>  |rightSegs<5>   |   12.679|
switches_n<3>  |rightSegs<6>   |   13.512|
switches_n<4>  |leds<4>        |   10.364|
switches_n<4>  |leftSegs<0>    |   16.224|
switches_n<4>  |leftSegs<1>    |   14.941|
switches_n<4>  |leftSegs<2>    |   16.150|
switches_n<4>  |leftSegs<3>    |   13.654|
switches_n<4>  |leftSegs<4>    |   12.394|
switches_n<4>  |leftSegs<5>    |   12.416|
switches_n<4>  |leftSegs<6>    |   15.759|
switches_n<4>  |rightSegs<0>   |   12.378|
switches_n<4>  |rightSegs<1>   |   12.453|
switches_n<4>  |rightSegs<2>   |   12.453|
switches_n<4>  |rightSegs<3>   |   12.483|
switches_n<4>  |rightSegs<4>   |   12.385|
switches_n<4>  |rightSegs<5>   |   12.363|
switches_n<4>  |rightSegs<6>   |   13.196|
switches_n<5>  |leds<5>        |   10.713|
switches_n<5>  |leftSegs<0>    |   15.809|
switches_n<5>  |leftSegs<1>    |   14.526|
switches_n<5>  |leftSegs<2>    |   15.735|
switches_n<5>  |leftSegs<3>    |   13.239|
switches_n<5>  |leftSegs<4>    |   11.979|
switches_n<5>  |leftSegs<5>    |   12.001|
switches_n<5>  |leftSegs<6>    |   15.344|
switches_n<5>  |rightSegs<0>   |   11.963|
switches_n<5>  |rightSegs<1>   |   12.038|
switches_n<5>  |rightSegs<2>   |   12.038|
switches_n<5>  |rightSegs<3>   |   12.068|
switches_n<5>  |rightSegs<4>   |   11.970|
switches_n<5>  |rightSegs<5>   |   11.948|
switches_n<5>  |rightSegs<6>   |   12.781|
switches_n<6>  |leds<6>        |    8.682|
switches_n<6>  |leftSegs<0>    |   15.833|
switches_n<6>  |leftSegs<1>    |   14.550|
switches_n<6>  |leftSegs<2>    |   15.759|
switches_n<6>  |leftSegs<3>    |   13.263|
switches_n<6>  |leftSegs<4>    |   12.003|
switches_n<6>  |leftSegs<5>    |   12.025|
switches_n<6>  |leftSegs<6>    |   15.368|
switches_n<6>  |rightSegs<0>   |   11.987|
switches_n<6>  |rightSegs<1>   |   12.062|
switches_n<6>  |rightSegs<2>   |   12.062|
switches_n<6>  |rightSegs<3>   |   12.092|
switches_n<6>  |rightSegs<4>   |   11.994|
switches_n<6>  |rightSegs<5>   |   11.972|
switches_n<6>  |rightSegs<6>   |   12.805|
switches_n<7>  |leds<7>        |    8.657|
switches_n<7>  |leftSegs<0>    |   18.994|
switches_n<7>  |leftSegs<1>    |   17.711|
switches_n<7>  |leftSegs<2>    |   18.920|
switches_n<7>  |leftSegs<3>    |   16.424|
switches_n<7>  |leftSegs<4>    |   15.164|
switches_n<7>  |leftSegs<5>    |   15.186|
switches_n<7>  |leftSegs<6>    |   18.529|
switches_n<7>  |rightSegs<0>   |   15.148|
switches_n<7>  |rightSegs<1>   |   15.223|
switches_n<7>  |rightSegs<2>   |   15.223|
switches_n<7>  |rightSegs<3>   |   15.253|
switches_n<7>  |rightSegs<4>   |   15.155|
switches_n<7>  |rightSegs<5>   |   15.133|
switches_n<7>  |rightSegs<6>   |   15.966|
---------------+---------------+---------+


Analysis completed Mon Feb 19 15:59:54 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



