{
  "creator": "Yosys 0.61+56 (git sha1 a6fc69552-dirty, x86_64-w64-mingw32-g++ 13.2.1 -O3)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001011",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$11149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001010",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001001",
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$__ICE40_CARRY_WRAPPER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001101",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "00000000000000000000000000000000",
        "LUT": "00000000000000000000000000000000"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$11c2abf45ce8edc3d35e1bf9b49a7d1d9ea84a67\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1110000110100110001100011001110011011101101000010001110010001110111010111111101010100000011101110110010001111000101011000111010000101000001110011110000010110111001001111011100111111110101001101001000101000010010100100101111010011101011100100000101000101010",
        "INIT_1": "1011111001101101010111010111100110101111010100110100110001100001101100100111110001110010010011111011000001001100011100000100110010110000010011110111001001011110101001100110100101001111010100101011110001010011010011000101110010111100010111110000001110010001",
        "INIT_2": "1010011100000111111000001011100101111011011001101000011100100100111100101011101001111110010010011011000001001000111111001000100100110010100110111000010111000101010110110110011110000001010110001110110110101100001011001000001111100001100011100010001010010010",
        "INIT_3": "0111000000110100011111000011010101100111111000100001101110101000100011010001010010100100111100111110100110111111010110000101101000101000100100011000101001000000101101111111111101100010011010100000101010010001101110000101000011001001100111100110110101101001",
        "INIT_4": "0000011001010110100110101110010110100011111000011010110000001110101011010000001010100001001111011000000000101101101100110011001010110011001100011000000000011110101100000001110010011110000000011001110000001100100100101101000010000111111010111001110111011100",
        "INIT_5": "0011000101100100111111110100010101100100101000101001100111101010110111000100011001010101100010110000011101100000101110100011111101111000111111110110111000101001000101000110001110100111101101101010001100111001010110001101111001100100100101010100101100000110",
        "INIT_6": "1110000101111010100110001001111000100101110101111100101101110100000101110010011001101111101000011010000010001111011000011000001111111111011011000000111101111110110011110111110000111101010011011000000010010001011000001011010010100101101110110101111110011100",
        "INIT_7": "0000000100000010000100110010000000100011001101100010011100111001000111110001110000110010110001110011110011000101111100110001011011011010010010001110011111111100000101010000100000000111111000011100010000000010110001011100001000010101001000100010011111110110",
        "INIT_8": "0011011110100010010001010110001011000100100000101000010101000011000101111010000001000101010111001111001011101000110110110001110010110110010001110011100011000101001101111001011000001111000110010010001100111100001100110010001000000011001000000000000000000010",
        "INIT_9": "0000111110011001111000001011111000100000101100011001010111000101011011010101110010001111011111000101111101101110111010110010100100100000100001111110010110001011001111111010010001000011011101101000111101110101001100001001011011001001110110101010010101111110",
        "INIT_A": "0100111000010111011100001101010000001001100110111010011100111100101101101110001101000100001000110111101001111101001110001011111110101111011010100101011100100001010101001100111010011001010000101100110010101010011101011110011110111011010001000111010100110100",
        "INIT_B": "1000110111001001100100101111101010010110100001001001110000001001100110100001010010100000000111001001000100011011101100110011000010100010001001111000000100111101101001010010100010101100000001101010100101001011101100101110010110001110111101000100001100000110",
        "INIT_C": "0110100100111100100110001101101010101000000100010100101011000000001101110111111110100010111010101000101000010001011110001101000001001001000111111010110011111011101001011011011010011001000000000100111111101000011101101011011101111000001101000011010101110100",
        "INIT_D": "0110001110000110101001001000101101101101100001101010100111111000110100010100110100001111011001111001000010010001011101101000101110111000110010001111010001001001011110100001100010100111101011101101001101100100011010100011001110100101101011011110011101000011",
        "INIT_E": "0001011011010101111011000101111000011100010110011110110101010010000011100100001111110010011111000011001001001111111100000100111000110000010011001111000001001101001100100101111011100110011010010000110101110001111111110101001100011100011011011010101000111000",
        "INIT_F": "0001111101111010110110000111011000010011010010101101010000000110101011111011001101100010101111011010000010110011001011000111110011101100011100000010000001111101111000010111001010111110101011100101110110001011100110011011010001100001100011001010000110110011",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11058": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11059": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11060": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11061": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$428": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$429": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$430": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$431": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$432": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$433": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$434": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$435": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$436": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11058_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11059_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11060_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11061_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$3d13633c00171f70086b38115445cad77358d625\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1101011001110000110100011111011001100111010111010001111100100100101100011001001101011001100101101110101000100111100011101100010111100000100100100000001000111101110001010011100000111100001101010111000100010011001000000101100101101001110110010111110101010101",
        "INIT_1": "0010110010100000100100101111100001110010100110011101000110010101100110011101100100001111100101011100010010010111010000110100000010111001100010011100011110110111011001010000011111111001101011001001011100000110100101101010000100101011010001000111100110011101",
        "INIT_2": "1111010100010000110000111111110101101011010110000010110111111010000100000111000110011010111010110110110001011111001101010001010010111011111010010111101001101011111001100010110100000100010010010000010111000101110011100011010001101110010000001000000000101000",
        "INIT_3": "1011010010001101111101010000010110101100110001011100101111101011100100011110110001111101111000011011111011010100010110110011101100110111011110010000010111001010111001100110111101001011011110101011001010001001100011111010000000101010000111100010111011001001",
        "INIT_4": "0010101010011100001011110000101010011010101000011110001111011000010011100110111110100111011010100001010111011011011100110011100100011110011111101111111111000001001110011110010011000001111010011000111011101111111111011000010110110100000001011010000010001001",
        "INIT_5": "1100010001101000011011100001010010001111011001010000010011000001010001000000110111110010011010010011101101101011101111111011110001100100010101010011100001001011100110101111101100000101011100000110100111111010011010110101110111010111101110001010010001000001",
        "INIT_6": "0010100111001100001111100000000110010111101001001101001100000110111011011010110101100101000101111001001110100011111010011100100001000110000101011000010110010111000110111101000111011001100111011101000010010001001100101101100010000110101010000010100010100000",
        "INIT_7": "0110100101010001001010001101100101110001000110010011010000010111011011010011000010000000001111010100001000111000101001001100011111001010100001011111101100110110000110011001001110110101100001100100111101110101011100110101110011010100111100101101001100110101",
        "INIT_8": "1101011001110000110100011111011001100111010111010001111100100100101100011001001101011001100101101110101000100111100011101100010111100000100100100000001000111101110001010011100000111100001101010111000100010011001000000101100101101001110110010111110101010101",
        "INIT_9": "0010110010100000100100101111100001110010100110011101000110010101100110011101100100001111100101011100010010010111010000110100000010111001100010011100011110110111011001010000011111111001101011001001011100000110100101101010000100101011010001000111100110011101",
        "INIT_A": "1111010100010000110000111111110101101011010110000010110111111010000100000111000110011010111010110110110001011111001101010001010010111011111010010111101001101011111001100010110100000100010010010000010111000101110011100011010001101110010000001000000000101000",
        "INIT_B": "1011010010001101111101010000010110101100110001011100101111101011100100011110110001111101111000011011111011010100010110110011101100110111011110010000010111001010111001100110111101001011011110101011001010001001100011111010000000101010000111100010111011001001",
        "INIT_C": "0010101010011100001011110000101010011010101000011110001111011000010011100110111110100111011010100001010111011011011100110011100100011110011111101111111111000001001110011110010011000001111010011000111011101111111111011000010110110100000001011010000010001001",
        "INIT_D": "1100010001101000011011100001010010001111011001010000010011000001010001000000110111110010011010010011101101101011101111111011110001100100010101010011100001001011100110101111101100000101011100000110100111111010011010110101110111010111101110001010010001000001",
        "INIT_E": "0010100111001100001111100000000110010111101001001101001100000110111011011010110101100101000101111001001110100011111010011100100001000110000101011000010110010111000110111101000111011001100111011101000010010001001100101101100010000110101010000010100010100000",
        "INIT_F": "0110100101010001001010001101100101110001000110010011010000010111011011010011000010000000001111010100001000111000101001001100011111001010100001011111101100110110000110011001001110110101100001100100111101110101011100110101110011010100111100101101001100110101",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11050": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11051": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11052": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11053": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$428": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$429": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$430": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$431": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$432": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$433": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$434": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$435": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$436": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11050_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11051_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11052_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11053_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$3ead6ed48b8aaa33e82d901de01cb58ab05ed5ae\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1100100101011110101110111001111000101110011010100111101010111111111010110101110010011001100010000001111000000100001001111110000001001001101110111110010100011001110010010110101011110010111001011101111111000000110011011101111011111111110111001111111111111111",
        "INIT_1": "1111001001100101000111100101001011011101011011010100000010010001101100011000000001110011100000001010000110010010000101101101010111011111011110110001101001110111110000110101100010111101100010100111001010001001110011100111101000110111001001100101101110000010",
        "INIT_2": "1011000111101011101011000001100011110110011001110101101111000000010010010001111110111011110111111000011110000001110001110100001101010001100101101010101011011101101110100010001001100111101111100010011001000010100010100001101101000111101110001000100111101000",
        "INIT_3": "0101000000011101011011000001011001111010011010000100000111011101011001101111100001111100110100000110111011100111010011111100110001011101110110110111110011100001010110011111010001000010111011100101011010110111010011110001100101110010000110001011110111111010",
        "INIT_4": "1001010111100000011001100011011001110101110011011010001001101000110010001000001101001000010000100111011111101101101001000001110010110110111000110101001100000111010110110100101001001101110101001011001100010100100010010100101110000100111110001100100110101000",
        "INIT_5": "1001110101111010010110110111011110010011011110100101010100100100000011001001100111110000100110110100010111000101100010010111011101110100000001000010100110010101100001101111010001011001010100100010111110011000100101011100111101011000011100010001100010111111",
        "INIT_6": "1110101100101001000100101011001011000001100011010001001110101110111100011011111100001110100100001100110110110011000111101010001011111100100000000010110110010001110011001011001000011011100101011111000010101101000000001010111111100001101100010101011011010100",
        "INIT_7": "1110000110000110001001101001101011101101101101100011101011101010010100000100111110011111010000010101111101001111110100001011000000010000101111001101110110100001000111111000111001010000010000101010001001110111011001010110100010111101010100000101111001001111",
        "INIT_8": "1110000110100110001100011001110011011101101000010001110010001110111010111111101010100000011101110110010001111000101011000111010000101000001110011110000010110111001001111011100111111110101001101001000101000010010100100101111010011101011100100000101000101010",
        "INIT_9": "1011111001101101010111010111100110101111010100110100110001100001101100100111110001110010010011111011000001001100011100000100110010110000010011110111001001011110101001100110100101001111010100101011110001010011010011000101110010111100010111110000001110010001",
        "INIT_A": "1010011100000111111000001011100101111011011001101000011100100100111100101011101001111110010010011011000001001000111111001000100100110010100110111000010111000101010110110110011110000001010110001110110110101100001011001000001111100001100011100010001010010010",
        "INIT_B": "0111000000110100011111000011010101100111111000100001101110101000100011010001010010100100111100111110100110111111010110000101101000101000100100011000101001000000101101111111111101100010011010100000101010010001101110000101000011001001100111100110110101101001",
        "INIT_C": "0000011001010110100110101110010110100011111000011010110000001110101011010000001010100001001111011000000000101101101100110011001010110011001100011000000000011110101100000001110010011110000000011001110000001100100100101101000010000111111010111001110111011100",
        "INIT_D": "0011000101100100111111110100010101100100101000101001100111101010110111000100011001010101100010110000011101100000101110100011111101111000111111110110111000101001000101000110001110100111101101101010001100111001010110001101111001100100100101010100101100000110",
        "INIT_E": "1110000101111010100110001001111000100101110101111100101101110100000101110010011001101111101000011010000010001111011000011000001111111111011011000000111101111110110011110111110000111101010011011000000010010001011000001011010010100101101110110101111110011100",
        "INIT_F": "0000000100000010000100110010000000100011001101100010011100111001000111110001110000110010110001110011110011000101111100110001011011011010010010001110011111111100000101010000100000000111111000011100010000000010110001011100001000010101001000100010011111110110",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11066": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11067": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11068": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11069": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$428": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$429": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$430": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$431": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$432": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$433": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$434": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$435": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$436": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11066_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11067_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11068_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11069_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$5006e76fc3463a5f3d586c3cb74563cd67802a45\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0011110011111111001111011111111000111111111111000011111111111100001111111111110000111111111111010011111111111111001111111111111100111111111111110011111111111111001111111111111100111111111111110011111111111111001111111111111100111111111111110011111111111111",
        "INIT_1": "0000111111111100000011111111111100001111111111110011110011001100001111001100110100111100110011110011110111001110001111111100110000111111110011000011111111001111001111111100111100111110110111100011110011111100001111001111110000111100111111110011110011111111",
        "INIT_2": "0011111111000001001111101101001000111100111100000011110011110011001111111111000000111111111100010010111011100110000011001100110000001100110011110000110111001110000011111100110100001111110011110000110011111100000011001111110100001100111111110000110111111110",
        "INIT_3": "0011001111001111001100001111110000110000111111110011001111111100001100111111111100001100110000000000110011000011000011111100000000001111110000110000110011110000000011001111001100001111111100000000111111110011001111001100000000111100110000110011110111000010",
        "INIT_4": "0001001011100010001100001100001100110011110000000011001011010010001100001111000100110011111100000011001111110011000000001100110100000001110011100000001111001111000000001111110000000000111111110000001111111101000100101110111000110000110011010011000111001110",
        "INIT_5": "0000110100001110000011110000111100001100001111010000111100111100000111100010111000111100000011010011111100001100001111100001111000111100001111110011111100111101001010100110101000000000110000110000001111000001000000101101001000000000111100110000001111110001",
        "INIT_6": "0011000100001110001100100001111000110000001111010011001100111101001001100010101000001101000000100000111100000001000011000011000100001101001100100001111000100010001111000000000100111111000000010011111000010010001111010011001000111111001100010000110000001100",
        "INIT_7": "0000000000000001000000110000000100000010000100100000000100110010000000110011001100110000000000010011001100000000001100100001001000110001001100100011001100110001000000000000110100000011000011000000001000011110000000000011111100000011001111010011000000001100",
        "INIT_8": "1101111011100010111111011100001011111111110000011111110011110001111111011111001011101110111001101100110011001111110011111100110111001100111111011100110111111110110111101110111011111100110011011111111111001101111111001111110011111101111111101010101010101010",
        "INIT_9": "1110001011100110110000001100111111000011110011011100000011111100110000011111111011000011111111111111000011001101111100111100110011110010110111101111000011111111111100111111110111001100110000001100110111000010110011111100001111001100111100011100111111110001",
        "INIT_A": "1111110100001110111111110000110111111100001111001111110100111110111111110011110111000000110000001100000111000010110000111100000111000000111100011100000111110010110000111111001111110000110000011111000111000010111100101101001011110000111100011111001111110001",
        "INIT_B": "1100111100110000110011110011001111111100000000001111110100000010111111110000000111111110000100101111110000110001111111110011000011101110001001101100110000001101110011010000111011001111000011111100110000111101110011010011111011001111001111011111110000001100",
        "INIT_C": "1100001100111100110000110011110111010010001011101111000000001101111100010000111011110011000011011111001000011110111100000011110111110001001111101111001100111101111001100010101011001100000000011100110100000010110011110000000111001110000100101100110000110001",
        "INIT_D": "1111001100000000111100110000000011110011000000111111001000010010111100000011000011110000001100111111001100110000111100110011000111110011001100111100000000001100110000000000111111000001000011101100001100001101110000110000111111000000001111001100000000111111",
        "INIT_E": "1100001100000000110000110000000111000011000000111100001100000011110000000011000011000000001100001100000000110001110000000011001111000000001100111100001100110000110000110011000011000011001100111101001000100010111100000000000011110000000000011111000000000011",
        "INIT_F": "1100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000001111000000000000111100000000000011110000000000001111000011000000001100001100000000",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11070": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11071": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11072": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11073": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$428": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$429": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$430": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$431": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$432": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$433": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$434": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$435": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$436": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11070_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11071_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11072_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11073_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000000010101": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000111",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000010101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$11149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000010101",
            "T_FALL_MIN": "00000000000000000000000000010101",
            "T_FALL_TYP": "00000000000000000000000000010101",
            "T_RISE_MAX": "00000000000000000000000000010101",
            "T_RISE_MIN": "00000000000000000000000000010101",
            "T_RISE_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000001100010": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000100",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000001100010"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$11149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001100010",
            "T_FALL_MIN": "00000000000000000000000001100010",
            "T_FALL_TYP": "00000000000000000000000001100010",
            "T_RISE_MAX": "00000000000000000000000001100010",
            "T_RISE_MIN": "00000000000000000000000001100010",
            "T_RISE_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010000101": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000001",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010000101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$11149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000010000101",
            "T_RISE_MIN": "00000000000000000000000010000101",
            "T_RISE_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010100001": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000010",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010100001"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$11149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100001",
            "T_FALL_MIN": "00000000000000000000000010100001",
            "T_FALL_TYP": "00000000000000000000000010100001",
            "T_RISE_MAX": "00000000000000000000000010100001",
            "T_RISE_MIN": "00000000000000000000000010100001",
            "T_RISE_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011001011": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001000",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011001011"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$11149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011001011",
            "T_FALL_MIN": "00000000000000000000000011001011",
            "T_FALL_TYP": "00000000000000000000000011001011",
            "T_RISE_MAX": "00000000000000000000000011001011",
            "T_RISE_MIN": "00000000000000000000000011001011",
            "T_RISE_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011100000": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000011",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011100000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$11149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011100000",
            "T_FALL_MIN": "00000000000000000000000011100000",
            "T_FALL_TYP": "00000000000000000000000011100000",
            "T_RISE_MAX": "00000000000000000000000011100000",
            "T_RISE_MIN": "00000000000000000000000011100000",
            "T_RISE_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100001011": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000101",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100001011"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$11149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100001011",
            "T_FALL_MIN": "00000000000000000000000100001011",
            "T_FALL_TYP": "00000000000000000000000100001011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000100001011",
            "T_RISE_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100010010": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000000110",
        "hdlname": "__ABC9_DELAY",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100010010"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$11149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000100010010",
            "T_FALL_TYP": "00000000000000000000000100010010",
            "T_RISE_MAX": "00000000000000000000000100010010",
            "T_RISE_MIN": "00000000000000000000000100010010",
            "T_RISE_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ICE40_CARRY_WRAPPER\\LUT=16'0110100110010110\\I3_IS_CI=1'1": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001100",
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "__ICE40_CARRY_WRAPPER",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "1",
        "LUT": "0110100110010110"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$aff9c552fe7f2b88d94aecf621528b450ddaa8a3\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "1101111011100010111111011100001011111111110000011111110011110001111111011111001011101110111001101100110011001111110011111100110111001100111111011100110111111110110111101110111011111100110011011111111111001101111111001111110011111101111111101010101010101010",
        "INIT_1": "1110001011100110110000001100111111000011110011011100000011111100110000011111111011000011111111111111000011001101111100111100110011110010110111101111000011111111111100111111110111001100110000001100110111000010110011111100001111001100111100011100111111110001",
        "INIT_2": "1111110100001110111111110000110111111100001111001111110100111110111111110011110111000000110000001100000111000010110000111100000111000000111100011100000111110010110000111111001111110000110000011111000111000010111100101101001011110000111100011111001111110001",
        "INIT_3": "1100111100110000110011110011001111111100000000001111110100000010111111110000000111111110000100101111110000110001111111110011000011101110001001101100110000001101110011010000111011001111000011111100110000111101110011010011111011001111001111011111110000001100",
        "INIT_4": "1100001100111100110000110011110111010010001011101111000000001101111100010000111011110011000011011111001000011110111100000011110111110001001111101111001100111101111001100010101011001100000000011100110100000010110011110000000111001110000100101100110000110001",
        "INIT_5": "1111001100000000111100110000000011110011000000111111001000010010111100000011000011110000001100111111001100110000111100110011000111110011001100111100000000001100110000000000111111000001000011101100001100001101110000110000111111000000001111001100000000111111",
        "INIT_6": "1100001100000000110000110000000111000011000000111100001100000011110000000011000011000000001100001100000000110001110000000011001111000000001100111100001100110000110000110011000011000011001100111101001000100010111100000000000011110000000000011111000000000011",
        "INIT_7": "1100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000001111000000000000111100000000000011110000000000001111000011000000001100001100000000",
        "INIT_8": "1100001100000000110000100000000111000000000000111100000000000011110000000000001111000000000000101100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000",
        "INIT_9": "1111000000000011111100000000000011110000000000001100001100110011110000110011001011000011001100001100001000110001110000000011001111000000001100111100000000110000110000000011000011000001001000011100001100000011110000110000001111000011000000001100001100000000",
        "INIT_A": "1100000000111110110000010010110111000011000011111100001100001100110000000000111111000000000011101101000100011001111100110011001111110011001100001111001000110001111100000011001011110000001100001111001100000011111100110000001011110011000000001111001000000001",
        "INIT_B": "1100110000110000110011110000001111001111000000001100110000000011110011000000000011110011001111111111001100111100111100000011111111110000001111001111001100001111111100110000110011110000000011111111000000001100110000110011111111000011001111001100001000111101",
        "INIT_C": "1110110100011101110011110011110011001100001111111100110100101101110011110000111011001100000011111100110000001100111111110011001011111110001100011111110000110000111111110000001111111111000000001111110000000010111011010001000111001111001100101100111000110001",
        "INIT_D": "1111001011110001111100001111000011110011110000101111000011000011111000011101000111000011111100101100000011110011110000011110000111000011110000001100000011000010110101011001010111111111001111001111110000111110111111010010110111111111000011001111110000001110",
        "INIT_E": "1100111011110001110011011110000111001111110000101100110011000010110110011101010111110010111111011111000011111110111100111100111011110010110011011110000111011101110000111111111011000000111111101100000111101101110000101100110111000000110011101111001111110011",
        "INIT_F": "1111111111111110111111001111111011111101111011011111111011001101111111001100110011001111111111101100110011111111110011011110110111001110110011011100110011001110111111111111001011111100111100111111110111100001111111111100000011111100110000101100111111110011",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11062": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11063": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11064": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11065": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$428": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$429": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$430": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$431": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$432": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$433": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$434": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$435": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$436": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11062_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11063_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11064_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11065_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$b14cc8bab4a710612a8df901b12ae41350c8aaf2\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0011001000111110011101100111011011101110110000101101111111010000000000010000010100110011001111000000001000001011111011111110000011011101110000001011100110111001001100010011110100000011001110101100111011011010110011011101000110011011101010100011001100011101",
        "INIT_1": "0001001100011100001000100011110001010111010100011100111011000000111111011100011100110010001101000010001100111111010001110110011111001100111000001100111111110100001100100000010100110011001011100111011001000110110011101110001011001101111001000000000100110110",
        "INIT_2": "1011101010011001001100110001111100100001000110011100110011111001110011011101000010011000101010110011000100011111001100100001101011111100110010001100110111000001100010001001101000010011001111010010000000101110111111011110101111001100110000111010100010100010",
        "INIT_3": "1100110011110111001100000000010000110011001011110111010001100101111011001100000011001110110001100000001000010111001100100011111101010101010111101110110011100001110111001101001010101010101011110011000100111111000000010010100111001101110010011101110011000001",
        "INIT_4": "1100110111000001100010011000100100010001001111010010000000101111111111101111101011001100110000111111110111110100000100000001111100100010001111110100011001000110110011101100001011111100110001010011000100100101001100100010111001100100010101011100110011100010",
        "INIT_5": "1110110011100011110111011100001110101000101011100011000100111111000000100011100011001101110010111101110011000000101110001001100000110011000111110011000000001011110011011111101011001100110100011000100110111001001100010001110100110010000110111111111011001001",
        "INIT_6": "0100010101100110110011001110000011011110111001100011001100000110001100100010111101100111010101001100111011100000110011011110010100000011001101110011001000111110011101110110010111101100110000101101111111010001000000100001010000110011001111000000001000001000",
        "INIT_7": "0011001100001000110011111111101111001100110100001000101110011010000100110011111100110001001110011111110111101000110011011100000010101010101000010001001100011110001000110010110101010101010100001100111011000000111111101101011000110010001101100010001100111110",
        "INIT_8": "0011001000111110011101100111011011101110110000101101111111010000000000010000010100110011001111000000001000001011111011111110000011011101110000001011100110111001001100010011110100000011001110101100111011011010110011011101000110011011101010100011001100011101",
        "INIT_9": "0001001100011100001000100011110001010111010100011100111011000000111111011100011100110010001101000010001100111111010001110110011111001100111000001100111111110100001100100000010100110011001011100111011001000110110011101110001011001101111001000000000100110110",
        "INIT_A": "1011101010011001001100110001111100100001000110011100110011111001110011011101000010011000101010110011000100011111001100100001101011111100110010001100110111000001100010001001101000010011001111010010000000101110111111011110101111001100110000111010100010100010",
        "INIT_B": "1100110011110111001100000000010000110011001011110111010001100101111011001100000011001110110001100000001000010111001100100011111101010101010111101110110011100001110111001101001010101010101011110011000100111111000000010010100111001101110010011101110011000001",
        "INIT_C": "1100110111000001100010011000100100010001001111010010000000101111111111101111101011001100110000111111110111110100000100000001111100100010001111110100011001000110110011101100001011111100110001010011000100100101001100100010111001100100010101011100110011100010",
        "INIT_D": "1110110011100011110111011100001110101000101011100011000100111111000000100011100011001101110010111101110011000000101110001001100000110011000111110011000000001011110011011111101011001100110100011000100110111001001100010001110100110010000110111111111011001001",
        "INIT_E": "0100010101100110110011001110000011011110111001100011001100000110001100100010111101100111010101001100111011100000110011011110010100000011001101110011001000111110011101110110010111101100110000101101111111010001000000100001010000110011001111000000001000001000",
        "INIT_F": "0011001100001000110011111111101111001100110100001000101110011010000100110011111100110001001110011111110111101000110011011100000010101010101000010001001100011110001000110010110101010101010100001100111011000000111111101101011000110010001101100010001100111110",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11054": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11055": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11056": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11057": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$428": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$429": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$430": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$431": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$432": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$433": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$434": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$435": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$436": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11054_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11055_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11056_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11057_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$d72d6d103e37e4ed2c43ae4f8db94fa7b02925b2\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "01",
        "WRITE_MODE": "01"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11046": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11047": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11048": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11049": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$428": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$429": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$430": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$431": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$432": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$433": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$434": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$435": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$436": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$11046_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$11047_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$11048_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$11049_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2136.1-2420.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$464": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2231.2-2231.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$465": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2233.2-2233.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$466": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2235.2-2235.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$467": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2237.2-2237.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$468": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2239.2-2239.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$469": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2241.2-2241.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$470": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2243.2-2243.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$471": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2245.2-2245.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$472": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2247.2-2247.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$473": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2249.2-2249.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$474": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2251.2-2251.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$475": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2253.2-2253.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$476": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2255.2-2255.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$477": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2257.2-2257.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$478": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2259.2-2259.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$479": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2260.2-2260.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$480": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2261.2-2261.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$481": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2263.2-2263.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$482": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2265.2-2265.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$483": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2266.2-2266.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$484": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2267.2-2267.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$485": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2269.2-2269.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$486": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2271.2-2271.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$487": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2272.2-2272.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$488": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2273.2-2273.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$489": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2275.2-2275.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$490": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2277.2-2277.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$491": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2278.2-2278.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$492": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2279.2-2279.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$493": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2281.2-2281.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$494": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2283.2-2283.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$495": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2285.2-2285.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$496": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2287.2-2287.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$497": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2288.2-2288.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$498": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2289.2-2289.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.34-2137.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.24-2137.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.29-2137.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2140.9-2140.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.8-2137.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.12-2137.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.16-2137.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.20-2137.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2138.9-2138.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2139.9-2139.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2137.39-2137.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3167.1-3502.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.135-3173.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.127-3173.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.54-3173.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.45-3173.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.36-3173.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.27-3173.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.18-3173.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.9-3173.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.119-3173.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.111-3173.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.103-3173.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.95-3173.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.87-3173.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.79-3173.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.71-3173.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3173.63-3173.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.100-3170.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.91-3170.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.9-3170.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.82-3170.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.73-3170.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.64-3170.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.55-3170.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.46-3170.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.37-3170.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.28-3170.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3170.19-3170.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3169.9-3169.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3169.15-3169.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.150-3168.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.141-3168.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.59-3168.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.49-3168.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.39-3168.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.29-3168.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.19-3168.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.9-3168.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.132-3168.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.123-3168.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.114-3168.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.105-3168.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.96-3168.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.87-3168.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.78-3168.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3168.69-3168.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3169.22-3169.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.100-3172.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.91-3172.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.9-3172.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.82-3172.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.73-3172.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.64-3172.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.55-3172.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.46-3172.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.37-3172.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.28-3172.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3172.19-3172.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3171.9-3171.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3171.15-3171.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.150-3174.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.141-3174.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.59-3174.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.49-3174.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.39-3174.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.29-3174.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.19-3174.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.9-3174.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.132-3174.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.123-3174.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.114-3174.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.105-3174.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.96-3174.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.87-3174.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.78-3174.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3174.69-3174.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3171.22-3171.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:265.1-300.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:303.1-347.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:305.8-305.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:307.8-307.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:306.8-306.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:304.13-304.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001110",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:653.1-730.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:655.8-655.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:658.8-658.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:656.8-656.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:654.13-654.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:657.8-657.9"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000001111",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:794.1-871.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:796.8-796.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:799.8-799.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:797.8-797.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:795.13-795.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:798.8-798.9"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:592.1-650.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:594.8-594.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:597.8-597.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:595.8-595.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:593.13-593.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:596.8-596.9"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:733.1-791.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:735.8-735.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:738.8-738.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:736.8-736.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:734.13-734.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:737.8-737.9"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:876.1-911.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:878.8-878.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:878.11-878.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:877.13-877.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:914.1-958.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:916.8-916.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:918.8-918.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:917.8-917.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:915.13-915.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010000",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1264.1-1341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1266.8-1266.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1269.8-1269.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1267.8-1267.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1265.13-1265.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1268.8-1268.9"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010001",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1405.1-1483.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1407.8-1407.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1410.8-1410.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1408.8-1408.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1406.13-1406.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1409.8-1409.9"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1203.1-1261.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1205.8-1205.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1208.8-1208.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1206.8-1206.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1204.13-1204.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1207.8-1207.9"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1344.1-1402.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1346.8-1346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1349.8-1349.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1347.8-1347.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1345.13-1345.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1348.8-1348.9"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1011.1-1079.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1013.8-1013.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1013.14-1013.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1012.13-1012.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1013.11-1013.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010010",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1132.1-1200.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1134.8-1134.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1134.14-1134.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1133.13-1133.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1134.11-1134.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:961.1-1008.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:963.8-963.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:963.14-963.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:962.13-962.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:963.11-963.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1082.1-1129.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1084.8-1084.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1084.14-1084.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1083.13-1083.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1084.11-1084.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010011",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:400.1-468.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:402.8-402.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:402.14-402.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:401.13-401.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:402.11-402.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "abc9_box_id": "00000000000000000000000000010100",
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:521.1-589.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:523.8-523.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:523.14-523.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:522.13-522.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:523.11-523.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:350.1-397.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:352.8-352.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:352.14-352.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:351.13-351.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:352.11-352.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:471.1-518.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:473.8-473.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:473.14-473.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:472.13-472.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:473.11-473.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2856.1-2860.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2857.8-2857.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2858.9-2858.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2664.1-2681.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2677.9-2677.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2676.8-2676.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2675.8-2675.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2665.8-2665.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2666.8-2666.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2667.8-2667.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2668.8-2668.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2669.8-2669.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2670.8-2670.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2671.8-2671.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2672.8-2672.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2673.8-2673.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2674.8-2674.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2733.1-2773.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2764.9-2764.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2763.9-2763.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2743.9-2743.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2741.9-2741.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2740.9-2740.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2734.9-2734.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2752.9-2752.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2751.9-2751.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2750.9-2750.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2749.9-2749.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2748.9-2748.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2747.9-2747.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2762.9-2762.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2761.9-2761.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2760.9-2760.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2759.9-2759.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2758.9-2758.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2757.9-2757.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2735.9-2735.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2736.9-2736.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2753.9-2753.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2766.9-2766.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2767.9-2767.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2754.9-2754.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2768.9-2768.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2769.9-2769.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2862.1-2929.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2865.9-2865.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2871.9-2871.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2872.9-2872.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2869.9-2869.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2870.9-2870.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2866.9-2866.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2864.9-2864.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2867.9-2867.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2868.9-2868.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2863.9-2863.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2873.9-2873.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2874.9-2874.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2931.1-2993.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2934.9-2934.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2941.9-2941.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2940.9-2940.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2939.9-2939.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2938.9-2938.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2935.9-2935.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2933.9-2933.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2936.9-2936.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2937.9-2937.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2932.9-2932.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2830.1-2853.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2844.8-2844.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2843.8-2843.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2842.8-2842.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2841.8-2841.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2832.8-2832.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2831.8-2831.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2840.8-2840.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2839.8-2839.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2838.8-2838.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2837.8-2837.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2836.8-2836.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2835.8-2835.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2834.8-2834.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2833.8-2833.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2845.8-2845.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2846.8-2846.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2851.9-2851.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2847.8-2847.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2848.9-2848.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2849.9-2849.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2850.9-2850.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2709.1-2713.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2710.8-2710.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2711.9-2711.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2684.1-2689.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2687.9-2687.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2686.8-2686.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2685.8-2685.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2996.1-3164.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2998.18-2998.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3005.12-3005.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3007.13-3007.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3003.19-3003.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3003.8-3003.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2999.8-2999.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2998.21-2998.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2999.15-2999.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2998.15-2998.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2997.13-2997.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2999.22-2999.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3005.8-3005.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2997.8-2997.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3007.9-3007.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2998.24-2998.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2999.29-2999.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3000.17-3000.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3000.8-3000.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3006.16-3006.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3004.18-3004.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3004.8-3004.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3002.18-3002.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3002.8-3002.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3001.17-3001.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3001.8-3001.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3005.21-3005.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:3007.22-3007.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2521.1-2553.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2530.10-2530.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2528.16-2528.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2527.10-2527.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2532.10-2532.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2529.10-2529.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2523.10-2523.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2525.10-2525.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2524.10-2524.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2526.10-2526.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2522.10-2522.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2531.10-2531.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2535.10-2535.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2534.10-2534.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2533.10-2533.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2556.1-2588.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2565.10-2565.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2563.16-2563.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2562.10-2562.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2567.10-2567.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2564.10-2564.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2557.10-2557.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2558.10-2558.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2560.10-2560.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2559.10-2559.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2561.10-2561.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2566.10-2566.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2570.10-2570.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2569.10-2569.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2568.10-2568.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2487.1-2518.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2496.10-2496.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2494.16-2494.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2493.10-2493.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2498.10-2498.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2495.10-2495.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2488.10-2488.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2489.10-2489.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2491.10-2491.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2490.10-2490.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2492.10-2492.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2501.10-2501.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2499.10-2499.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2425.1-2453.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2432.10-2432.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2430.16-2430.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2429.10-2429.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2434.10-2434.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2427.10-2427.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2428.10-2428.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2426.10-2426.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2433.10-2433.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2437.10-2437.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2436.10-2436.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2435.10-2435.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2456.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2461.16-2461.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2460.10-2460.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2465.10-2465.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2462.10-2462.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2457.10-2457.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2458.10-2458.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2459.10-2459.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2464.10-2464.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2468.10-2468.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2467.10-2467.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$583": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$584": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$585": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$586": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$428": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$429": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$430": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$431": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$432": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$433": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$434": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$435": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$436": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661$583_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663$584_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669$585_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673$586_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1726.1-1860.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1797$587": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1799$588": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1805$589": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1809$590": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$437": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1797.3-1797.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$438": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1799.3-1799.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$439": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1801.3-1801.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$440": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1803.3-1803.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$441": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1805.3-1805.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$442": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1807.3-1807.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$443": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1809.3-1809.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$444": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1811.3-1811.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$445": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1813.3-1813.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1797$587_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1799$588_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1805$589_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1809$590_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1736.16-1736.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1731.16-1731.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1729.16-1729.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1728.16-1728.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1727.16-1727.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1730.16-1730.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1732.16-1732.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1733.16-1733.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1734.16-1734.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1998.1-2132.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2069$595": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2071$596": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2077$597": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2081$598": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$455": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2069.3-2069.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$456": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2071.3-2071.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$457": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2073.3-2073.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$458": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2075.3-2075.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$459": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2077.3-2077.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$460": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2079.3-2079.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$461": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2081.3-2081.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$462": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2083.3-2083.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$463": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2085.3-2085.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2069$595_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2071$596_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2077$597_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2081$598_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2008.16-2008.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2003.16-2003.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2001.16-2001.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2000.16-2000.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1999.16-1999.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2002.16-2002.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2007.16-2007.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2005.16-2005.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2004.16-2004.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2009.16-2009.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2006.16-2006.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1862.1-1996.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1933$591": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1935$592": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1941$593": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1945$594": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$446": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1933.3-1933.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$447": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1935.3-1935.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$448": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1937.3-1937.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$449": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1939.3-1939.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$450": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1941.3-1941.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$451": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1943.3-1943.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$452": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1945.3-1945.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$453": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1947.3-1947.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$454": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1949.3-1949.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1933$591_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1935$592_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1941$593_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          }
        },
        "$logic_and$C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1945$594_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1867.16-1867.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1864.16-1864.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1865.16-1865.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1863.16-1863.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1866.16-1866.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1871.16-1871.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1869.16-1869.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1868.16-1868.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1873.16-1873.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1870.16-1870.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2692.1-2706.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2693.8-2693.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2695.8-2695.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2699.9-2699.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2696.8-2696.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2697.8-2697.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2694.8-2694.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2716.1-2730.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2722.9-2722.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2718.8-2718.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2723.9-2723.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2719.8-2719.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2724.9-2724.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2720.8-2720.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2717.8-2717.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2721.8-2721.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2776.1-2827.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2820.9-2820.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2819.9-2819.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2818.9-2818.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2817.9-2817.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2824.9-2824.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2823.9-2823.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2822.9-2822.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2821.9-2821.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2796.9-2796.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2813.9-2813.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2814.9-2814.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2808.9-2808.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2787.9-2787.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2786.9-2786.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2785.9-2785.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2784.9-2784.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2783.9-2783.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2777.9-2777.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2795.9-2795.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2794.9-2794.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2793.9-2793.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2792.9-2792.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2791.9-2791.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2790.9-2790.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2789.9-2789.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2788.9-2788.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2807.9-2807.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2806.9-2806.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2805.9-2805.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2804.9-2804.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2803.9-2803.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2800.9-2800.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2778.9-2778.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2779.9-2779.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2798.9-2798.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2815.9-2815.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2816.9-2816.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2799.9-2799.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2797.9-2797.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2811.9-2811.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2812.9-2812.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2809.9-2809.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2810.9-2810.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2600.1-2661.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2601.15-2601.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.14-2604.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.26-2604.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2602.15-2602.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2605.20-2605.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2603.14-2603.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.49-2604.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.42-2604.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.33-2604.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2604.8-2604.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2593.1-2598.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2594.8-2594.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2596.8-2596.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:2595.8-2595.10"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "src\\top.sv:24.1-169.10"
      },
      "ports": {
        "o_led": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "o_hs": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "o_vs": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "o_r0": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "o_r1": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "o_r2": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "o_r3": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "o_g0": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "o_g1": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "o_g2": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "o_g3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "o_b0": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "o_b1": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "o_b2": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "o_b3": {
          "direction": "output",
          "bits": [ "0" ]
        }
      },
      "cells": {
        "OSCInst0": {
          "hide_name": 0,
          "type": "SB_HFOSC",
          "parameters": {
            "CLKHF_DIV": "0b01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:59.3-63.2"
          },
          "port_directions": {
            "CLKHF": "output",
            "CLKHFEN": "input",
            "CLKHFPU": "input"
          },
          "connections": {
            "CLKHF": [ 6 ],
            "CLKHFEN": [ "1" ],
            "CLKHFPU": [ "1" ]
          }
        },
        "counter_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:91.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 8 ],
            "E": [ 9 ],
            "Q": [ 10 ]
          }
        },
        "counter_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:91.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 11 ],
            "E": [ 9 ],
            "Q": [ 12 ]
          }
        },
        "counter_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 12 ],
            "I3": [ 13 ],
            "O": [ 11 ]
          }
        },
        "counter_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 14 ],
            "CO": [ 13 ],
            "I0": [ "0" ],
            "I1": [ 15 ]
          }
        },
        "counter_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:91.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 16 ],
            "E": [ 9 ],
            "Q": [ 15 ]
          }
        },
        "counter_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 15 ],
            "I3": [ 14 ],
            "O": [ 16 ]
          }
        },
        "counter_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 17 ],
            "CO": [ 14 ],
            "I0": [ "0" ],
            "I1": [ 18 ]
          }
        },
        "counter_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:91.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 19 ],
            "E": [ 9 ],
            "Q": [ 18 ]
          }
        },
        "counter_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 18 ],
            "I3": [ 17 ],
            "O": [ 19 ]
          }
        },
        "counter_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 20 ],
            "CO": [ 17 ],
            "I0": [ "0" ],
            "I1": [ 21 ]
          }
        },
        "counter_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:91.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 22 ],
            "E": [ 9 ],
            "Q": [ 21 ]
          }
        },
        "counter_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 21 ],
            "I3": [ 20 ],
            "O": [ 22 ]
          }
        },
        "counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 23 ],
            "CO": [ 20 ],
            "I0": [ "0" ],
            "I1": [ 24 ]
          }
        },
        "counter_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:91.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 25 ],
            "E": [ 9 ],
            "Q": [ 24 ]
          }
        },
        "counter_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 24 ],
            "I3": [ 23 ],
            "O": [ 25 ]
          }
        },
        "counter_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 26 ],
            "CO": [ 23 ],
            "I0": [ "0" ],
            "I1": [ 27 ]
          }
        },
        "counter_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:91.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 28 ],
            "E": [ 9 ],
            "Q": [ 27 ]
          }
        },
        "counter_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "0" ],
            "I3": [ 26 ],
            "O": [ 28 ]
          }
        },
        "counter_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:91.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 29 ],
            "E": [ 9 ],
            "Q": [ 26 ]
          }
        },
        "counter_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 26 ],
            "O": [ 29 ]
          }
        },
        "counter_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 10 ],
            "I3": [ 30 ],
            "O": [ 8 ]
          }
        },
        "counter_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 13 ],
            "CO": [ 30 ],
            "I0": [ "0" ],
            "I1": [ 12 ]
          }
        },
        "o_hs_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:78.1-99.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 31 ],
            "E": [ 32 ],
            "Q": [ 3 ],
            "R": [ 33 ]
          }
        },
        "o_led_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 34 ],
            "Q": [ 2 ]
          }
        },
        "o_led_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2 ],
            "I3": [ 35 ],
            "O": [ 34 ]
          }
        },
        "o_led_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 36 ],
            "CO": [ 35 ],
            "I0": [ "0" ],
            "I1": [ 37 ]
          }
        },
        "o_vs_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:78.1-99.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 38 ],
            "E": [ 32 ],
            "Q": [ 4 ],
            "R": [ 33 ]
          }
        },
        "pll": {
          "hide_name": 0,
          "type": "SB_PLL40_CORE",
          "parameters": {
            "DIVF": "1101100",
            "DIVQ": "011",
            "DIVR": "1100",
            "FEEDBACK_PATH": "SIMPLE",
            "FILTER_RANGE": "001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\top.sv:75.3-81.2"
          },
          "port_directions": {
            "BYPASS": "input",
            "LOCK": "output",
            "PLLOUTCORE": "output",
            "REFERENCECLK": "input",
            "RESETB": "input"
          },
          "connections": {
            "BYPASS": [ "0" ],
            "LOCK": [ 39 ],
            "PLLOUTCORE": [ 7 ],
            "REFERENCECLK": [ 6 ],
            "RESETB": [ "1" ]
          }
        },
        "top_spectrum_analyser": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\top.sv:139.19-150.2",
            "module": "spectrum_analyser",
            "module_src": "src\\spectrum_analyser.sv:5.1-373.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 40 ],
            "Q": [ 41 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 43 ],
            "I2": [ 44 ],
            "I3": [ 45 ],
            "O": [ 40 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 46 ],
            "I2": [ 47 ],
            "I3": [ 48 ],
            "O": [ 45 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 47 ],
            "I3": [ 48 ],
            "O": [ 49 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 46 ],
            "I2": [ 50 ],
            "I3": [ 48 ],
            "O": [ 51 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 52 ],
            "I3": [ 53 ],
            "O": [ 54 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 47 ],
            "I2": [ 55 ],
            "I3": [ 56 ],
            "O": [ 57 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 59 ],
            "I2": [ 60 ],
            "I3": [ 61 ],
            "O": [ 52 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 63 ],
            "I3": [ 64 ],
            "O": [ 60 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 65 ],
            "I1": [ 66 ],
            "I2": [ 67 ],
            "I3": [ 68 ],
            "O": [ 61 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 69 ],
            "I2": [ 70 ],
            "I3": [ 71 ],
            "O": [ 48 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:114.14-114.29|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 72 ],
            "CO": [ 69 ],
            "I0": [ 10 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:114.14-114.29|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 73 ],
            "CO": [ 72 ],
            "I0": [ 12 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:114.14-114.29|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 74 ],
            "CO": [ 73 ],
            "I0": [ 15 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:114.14-114.29|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 21 ],
            "CO": [ 74 ],
            "I0": [ 18 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 18 ],
            "I1": [ 70 ],
            "I2": [ 75 ],
            "I3": [ 76 ],
            "O": [ 44 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.22-122.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 77 ],
            "CO": [ 75 ],
            "I0": [ 10 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.22-122.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 78 ],
            "CO": [ 77 ],
            "I0": [ 12 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.22-122.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 79 ],
            "CO": [ 78 ],
            "I0": [ 15 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.22-122.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 80 ],
            "CO": [ 79 ],
            "I0": [ 18 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.22-122.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 24 ],
            "CO": [ 80 ],
            "I0": [ 21 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 81 ],
            "CO": [ 76 ],
            "I0": [ 10 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 82 ],
            "CO": [ 81 ],
            "I0": [ 12 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 83 ],
            "CO": [ 82 ],
            "I0": [ 15 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 84 ],
            "CO": [ 83 ],
            "I0": [ 18 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 85 ],
            "CO": [ 84 ],
            "I0": [ 21 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 86 ],
            "CO": [ 85 ],
            "I0": [ 24 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 26 ],
            "CO": [ 86 ],
            "I0": [ 27 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 27 ],
            "I3": [ 26 ],
            "O": [ 70 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 18 ],
            "I2": [ 24 ],
            "I3": [ 87 ],
            "O": [ 71 ]
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 10 ],
            "I3": [ 12 ],
            "O": [ 87 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 88 ],
            "Q": [ 42 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 89 ],
            "I3": [ 90 ],
            "O": [ 88 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 46 ],
            "I2": [ 43 ],
            "I3": [ 50 ],
            "O": [ 89 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 42 ],
            "I2": [ 47 ],
            "I3": [ 44 ],
            "O": [ 90 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 43 ],
            "I2": [ 50 ],
            "I3": [ 44 ],
            "O": [ 91 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 92 ],
            "I2": [ 93 ],
            "I3": [ 94 ],
            "O": [ 50 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:131.23-131.38|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 95 ],
            "CO": [ 92 ],
            "I0": [ 10 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:131.23-131.38|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 96 ],
            "CO": [ 95 ],
            "I0": [ 12 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:131.23-131.38|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 18 ],
            "CO": [ 96 ],
            "I0": [ 15 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 97 ],
            "I3": [ 94 ],
            "O": [ 9 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 15 ],
            "I1": [ 18 ],
            "I2": [ 21 ],
            "I3": [ 24 ],
            "O": [ 97 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 15 ],
            "I2": [ 21 ],
            "I3": [ 24 ],
            "O": [ 93 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 10 ],
            "I1": [ 12 ],
            "I2": [ 27 ],
            "I3": [ 26 ],
            "O": [ 94 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 42 ],
            "I1": [ 46 ],
            "I2": [ 43 ],
            "I3": [ 44 ],
            "O": [ 55 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010100000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 59 ],
            "I2": [ 53 ],
            "I3": [ "0" ],
            "O": [ 98 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ],
            "O": [ 53 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 101 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 42 ],
            "I3": [ 47 ],
            "O": [ 32 ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:106.15-106.30|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 104 ],
            "CO": [ 47 ],
            "I0": [ 10 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:106.15-106.30|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 105 ],
            "CO": [ 104 ],
            "I0": [ 12 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:106.15-106.30|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 106 ],
            "CO": [ 105 ],
            "I0": [ 15 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:106.15-106.30|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 107 ],
            "CO": [ 106 ],
            "I0": [ 18 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\top.sv:106.15-106.30|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 24 ],
            "CO": [ 107 ],
            "I0": [ 21 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 47 ],
            "O": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:52.1-59.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 108 ],
            "E": [ 49 ],
            "Q": [ 109 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 108 ],
            "O": [ 110 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 108 ],
            "O": [ 111 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 110 ],
            "I3": [ 111 ],
            "O": [ 114 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 63 ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 113 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 63 ],
            "I2": [ 117 ],
            "I3": [ 118 ],
            "O": [ 112 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 117 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 118 ],
            "CO": [ 119 ],
            "I0": [ 63 ],
            "I1": [ 117 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 120 ],
            "I3": [ 119 ],
            "O": [ 121 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ],
            "O": [ 120 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 122 ],
            "CO": [ 118 ],
            "I0": [ 64 ],
            "I1": [ 123 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 124 ],
            "CO": [ 122 ],
            "I0": [ 65 ],
            "I1": [ 125 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 126 ],
            "CO": [ 124 ],
            "I0": [ 66 ],
            "I1": [ 127 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 128 ],
            "CO": [ 126 ],
            "I0": [ 67 ],
            "I1": [ 129 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 130 ],
            "CO": [ 128 ],
            "I0": [ 68 ],
            "I1": [ 131 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 132 ],
            "CO": [ 130 ],
            "I0": [ 58 ],
            "I1": [ 133 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 132 ],
            "I0": [ 59 ],
            "I1": [ 134 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ],
            "O": [ 134 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 58 ],
            "I2": [ 133 ],
            "I3": [ 132 ],
            "O": [ 135 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110011011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 135 ],
            "I2": [ 110 ],
            "I3": [ 111 ],
            "O": [ 136 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 133 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 68 ],
            "I2": [ 131 ],
            "I3": [ 130 ],
            "O": [ 137 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 131 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 67 ],
            "I2": [ 129 ],
            "I3": [ 128 ],
            "O": [ 138 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 129 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 66 ],
            "I2": [ 127 ],
            "I3": [ 126 ],
            "O": [ 139 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ],
            "O": [ 127 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 65 ],
            "I2": [ 125 ],
            "I3": [ 124 ],
            "O": [ 140 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 125 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 64 ],
            "I2": [ 123 ],
            "I3": [ 122 ],
            "O": [ 141 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 123 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 115 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 116 ],
            "CO": [ 142 ],
            "I0": [ 63 ],
            "I1": [ 115 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 143 ],
            "I3": [ 142 ],
            "O": [ 144 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ],
            "O": [ 143 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 144 ],
            "I2": [ 110 ],
            "I3": [ 111 ],
            "O": [ 145 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 146 ],
            "CO": [ 116 ],
            "I0": [ 64 ],
            "I1": [ 147 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 148 ],
            "CO": [ 146 ],
            "I0": [ 65 ],
            "I1": [ 149 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 150 ],
            "CO": [ 148 ],
            "I0": [ 66 ],
            "I1": [ 151 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 152 ],
            "CO": [ 150 ],
            "I0": [ 67 ],
            "I1": [ 153 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 154 ],
            "CO": [ 152 ],
            "I0": [ 68 ],
            "I1": [ 155 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 156 ],
            "CO": [ 154 ],
            "I0": [ 58 ],
            "I1": [ 157 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 156 ],
            "I0": [ 59 ],
            "I1": [ 53 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 157 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 68 ],
            "I2": [ 155 ],
            "I3": [ 154 ],
            "O": [ 158 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 155 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 67 ],
            "I2": [ 153 ],
            "I3": [ 152 ],
            "O": [ 159 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 138 ],
            "I1": [ 159 ],
            "I2": [ 110 ],
            "I3": [ 111 ],
            "O": [ 160 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 137 ],
            "I1": [ 158 ],
            "I2": [ 110 ],
            "I3": [ 111 ],
            "O": [ 161 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 153 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 66 ],
            "I2": [ 151 ],
            "I3": [ 150 ],
            "O": [ 162 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 139 ],
            "I1": [ 162 ],
            "I2": [ 110 ],
            "I3": [ 111 ],
            "O": [ 163 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 164 ],
            "I1": [ 165 ],
            "I2": [ 161 ],
            "I3": [ 160 ],
            "O": [ 166 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 167 ],
            "I1": [ 168 ],
            "I2": [ 169 ],
            "I3": [ 170 ],
            "O": [ 171 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ],
            "O": [ 151 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 65 ],
            "I2": [ 149 ],
            "I3": [ 148 ],
            "O": [ 172 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 140 ],
            "I1": [ 172 ],
            "I2": [ 110 ],
            "I3": [ 111 ],
            "O": [ 168 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 174 ],
            "I2": [ 98 ],
            "I3": [ 114 ],
            "O": [ 169 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001101000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 175 ],
            "I2": [ 136 ],
            "I3": [ 114 ],
            "O": [ 170 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 149 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 64 ],
            "I2": [ 147 ],
            "I3": [ 146 ],
            "O": [ 176 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 141 ],
            "I1": [ 176 ],
            "I2": [ 110 ],
            "I3": [ 111 ],
            "O": [ 177 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ 100 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 147 ]
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111110001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ 179 ],
            "I2": [ 180 ],
            "I3": [ 181 ],
            "O": [ 108 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:41.1-48.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 182 ],
            "E": [ 49 ],
            "Q": [ 183 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:191.38-191.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 182 ],
            "CO": [ 184 ],
            "I0": [ "0" ],
            "I1": [ 185 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:191.38-191.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ "0" ],
            "I2": [ 186 ],
            "I3": [ 184 ],
            "O": [ 187 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 100 ],
            "O": [ 186 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 188 ],
            "I2": [ 189 ],
            "I3": [ 190 ],
            "O": [ 191 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 188 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 194 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 65 ],
            "I2": [ 66 ],
            "I3": [ 195 ],
            "O": [ 192 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 63 ],
            "I2": [ 64 ],
            "I3": [ 195 ],
            "O": [ 193 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:125.36-125.47|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 186 ],
            "I3": [ 185 ],
            "O": [ 178 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 196 ],
            "I3": [ 197 ],
            "O": [ 198 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 199 ],
            "I3": [ 200 ],
            "O": [ 201 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 102 ],
            "O": [ 185 ]
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 103 ],
            "O": [ 182 ]
          }
        },
        "top_spectrum_analyser.r_top_even4_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:86.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 202 ],
            "E": [ 49 ],
            "Q": [ 203 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:86.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 204 ],
            "E": [ 49 ],
            "Q": [ 205 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:86.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 205 ],
            "E": [ 49 ],
            "Q": [ 206 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:86.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 206 ],
            "E": [ 49 ],
            "Q": [ 207 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:86.1-98.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 207 ],
            "E": [ 49 ],
            "Q": [ 202 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101111101011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 62 ],
            "I1": [ 53 ],
            "I2": [ 208 ],
            "I3": [ 209 ],
            "O": [ 204 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000100010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:191.38-191.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 99 ],
            "I1": [ "1" ],
            "I2": [ 210 ],
            "I3": [ 211 ],
            "O": [ 208 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 187 ],
            "I2": [ 191 ],
            "I3": [ 194 ],
            "O": [ 209 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:125.36-125.47|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 210 ],
            "I3": [ 212 ],
            "O": [ 179 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:125.36-125.47|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 185 ],
            "CO": [ 212 ],
            "I0": [ "0" ],
            "I1": [ 186 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 179 ],
            "O": [ 213 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 101 ],
            "I3": [ 62 ],
            "O": [ 180 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 178 ],
            "I2": [ 198 ],
            "I3": [ 201 ],
            "O": [ 181 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 99 ],
            "O": [ 210 ]
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\address_generator.sv:191.38-191.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 184 ],
            "CO": [ 211 ],
            "I0": [ "0" ],
            "I1": [ 186 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[15]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 62 ],
            "E": [ 49 ],
            "Q": [ 214 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[15]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 63 ],
            "E": [ 49 ],
            "Q": [ 215 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[15]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 64 ],
            "E": [ 49 ],
            "Q": [ 216 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[15]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 65 ],
            "E": [ 49 ],
            "Q": [ 217 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[15]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 66 ],
            "E": [ 49 ],
            "Q": [ 218 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[15]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 67 ],
            "E": [ 49 ],
            "Q": [ 219 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[15]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 68 ],
            "E": [ 49 ],
            "Q": [ 220 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[15]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 58 ],
            "E": [ 49 ],
            "Q": [ 221 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[15]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 59 ],
            "E": [ 49 ],
            "Q": [ 222 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[16]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 214 ],
            "E": [ 49 ],
            "Q": [ 223 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[16]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 215 ],
            "E": [ 49 ],
            "Q": [ 224 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[16]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 216 ],
            "E": [ 49 ],
            "Q": [ 225 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[16]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 217 ],
            "E": [ 49 ],
            "Q": [ 226 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[16]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 218 ],
            "E": [ 49 ],
            "Q": [ 227 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[16]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 219 ],
            "E": [ 49 ],
            "Q": [ 228 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[16]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 220 ],
            "E": [ 49 ],
            "Q": [ 229 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[16]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 221 ],
            "E": [ 49 ],
            "Q": [ 230 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[16]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 222 ],
            "E": [ 49 ],
            "Q": [ 231 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[17]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 223 ],
            "E": [ 49 ],
            "Q": [ 232 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[17]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 224 ],
            "E": [ 49 ],
            "Q": [ 233 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[17]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 225 ],
            "E": [ 49 ],
            "Q": [ 234 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[17]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 226 ],
            "E": [ 49 ],
            "Q": [ 235 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[17]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 227 ],
            "E": [ 49 ],
            "Q": [ 236 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[17]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 228 ],
            "E": [ 49 ],
            "Q": [ 237 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[17]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 229 ],
            "E": [ 49 ],
            "Q": [ 238 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[17]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 230 ],
            "E": [ 49 ],
            "Q": [ 239 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[17]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 231 ],
            "E": [ 49 ],
            "Q": [ 240 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[18]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 232 ],
            "E": [ 49 ],
            "Q": [ 241 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[18]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 233 ],
            "E": [ 49 ],
            "Q": [ 242 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[18]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 234 ],
            "E": [ 49 ],
            "Q": [ 243 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[18]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 235 ],
            "E": [ 49 ],
            "Q": [ 244 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[18]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 236 ],
            "E": [ 49 ],
            "Q": [ 245 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[18]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 237 ],
            "E": [ 49 ],
            "Q": [ 246 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[18]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 238 ],
            "E": [ 49 ],
            "Q": [ 247 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[18]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 239 ],
            "E": [ 49 ],
            "Q": [ 248 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[18]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 240 ],
            "E": [ 49 ],
            "Q": [ 249 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[19]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 241 ],
            "E": [ 49 ],
            "Q": [ 250 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[19]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 242 ],
            "E": [ 49 ],
            "Q": [ 251 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[19]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 243 ],
            "E": [ 49 ],
            "Q": [ 252 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[19]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 244 ],
            "E": [ 49 ],
            "Q": [ 253 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[19]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 245 ],
            "E": [ 49 ],
            "Q": [ 254 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[19]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 246 ],
            "E": [ 49 ],
            "Q": [ 255 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[19]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 247 ],
            "E": [ 49 ],
            "Q": [ 256 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[19]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 248 ],
            "E": [ 49 ],
            "Q": [ 257 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_addr[19]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:139.1-153.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 249 ],
            "E": [ 49 ],
            "Q": [ 258 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[0]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:164.1-177.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 259 ],
            "E": [ 49 ],
            "Q": [ 260 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[0]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:164.1-177.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 261 ],
            "E": [ 49 ],
            "Q": [ 262 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[0]_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 263 ],
            "I3": [ 103 ],
            "O": [ 261 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[0]_SB_DFFESR_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 259 ],
            "O": [ 264 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[0]_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_DFFSR_R": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ "1" ],
            "Q": [ 265 ],
            "R": [ 264 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[0]_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 263 ],
            "I3": [ 103 ],
            "O": [ 259 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[1]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:164.1-177.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 260 ],
            "E": [ 49 ],
            "Q": [ 266 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[1]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:164.1-177.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 262 ],
            "E": [ 49 ],
            "Q": [ 267 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[2]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:164.1-177.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 266 ],
            "E": [ 49 ],
            "Q": [ 268 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[2]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:164.1-177.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 267 ],
            "E": [ 49 ],
            "Q": [ 269 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[3]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:164.1-177.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 268 ],
            "E": [ 49 ],
            "Q": [ 270 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.r_wr_en[3]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:164.1-177.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 269 ],
            "E": [ 49 ],
            "Q": [ 271 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.spectrum_analyser_spectrum_analyser_control": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\spectrum_analyser.sv:205.27-216.2",
            "hdlname": "top_spectrum_analyser spectrum_analyser_spectrum_analyser_control",
            "module": "spectrum_analyser_control",
            "module_src": "src\\spectrum_analyser_control.sv:5.1-145.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.spectrum_analyser_spectrum_analyser_control.state_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 272 ],
            "Q": [ 43 ]
          }
        },
        "top_spectrum_analyser.spectrum_analyser_spectrum_analyser_control.state_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 47 ],
            "I2": [ 51 ],
            "I3": [ 91 ],
            "O": [ 272 ]
          }
        },
        "top_spectrum_analyser.top_butterfly": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_src": "src\\spectrum_analyser.sv:337.3-346.2",
            "hdlname": "top_spectrum_analyser top_butterfly",
            "module": "$paramod$1532bf9ad62aeae707ac6baeda2d4116ffa0c49a\\butterfly",
            "module_hdlname": "butterfly",
            "module_src": "src\\butterfly.sv:25.1-111.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 273 ],
            "E": [ 49 ],
            "Q": [ 274 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 275 ],
            "E": [ 49 ],
            "Q": [ 276 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 277 ],
            "E": [ 49 ],
            "Q": [ 278 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 279 ],
            "I2": [ 280 ],
            "I3": [ 281 ],
            "O": [ 277 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 282 ],
            "I3": [ 283 ],
            "O": [ 279 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 284 ],
            "I3": [ 285 ],
            "O": [ 280 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 286 ],
            "CO": [ 281 ],
            "I0": [ 287 ],
            "I1": [ 288 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 289 ],
            "E": [ 49 ],
            "Q": [ 290 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 287 ],
            "I2": [ 288 ],
            "I3": [ 286 ],
            "O": [ 289 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 284 ],
            "I3": [ 285 ],
            "O": [ 287 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 291 ],
            "I3": [ 292 ],
            "O": [ 288 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 293 ],
            "CO": [ 286 ],
            "I0": [ 294 ],
            "I1": [ 295 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 296 ],
            "E": [ 49 ],
            "Q": [ 297 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 294 ],
            "I2": [ 295 ],
            "I3": [ 293 ],
            "O": [ 296 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 291 ],
            "I3": [ 292 ],
            "O": [ 294 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 298 ],
            "I3": [ 299 ],
            "O": [ 295 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 300 ],
            "CO": [ 293 ],
            "I0": [ 301 ],
            "I1": [ 302 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 303 ],
            "E": [ 49 ],
            "Q": [ 304 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 301 ],
            "I2": [ 302 ],
            "I3": [ 300 ],
            "O": [ 303 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 298 ],
            "I3": [ 299 ],
            "O": [ 301 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 305 ],
            "I3": [ 306 ],
            "O": [ 302 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 300 ],
            "I0": [ 307 ],
            "I1": [ 308 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 309 ],
            "E": [ 49 ],
            "Q": [ 310 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 308 ],
            "I3": [ "0" ],
            "O": [ 309 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 305 ],
            "I3": [ 306 ],
            "O": [ 307 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 311 ],
            "I3": [ 312 ],
            "O": [ 308 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 313 ],
            "I2": [ 314 ],
            "I3": [ 315 ],
            "O": [ 275 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 316 ],
            "I3": [ 317 ],
            "O": [ 313 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 318 ],
            "I3": [ 319 ],
            "O": [ 314 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 320 ],
            "CO": [ 315 ],
            "I0": [ 321 ],
            "I1": [ 322 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 323 ],
            "E": [ 49 ],
            "Q": [ 324 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 321 ],
            "I2": [ 322 ],
            "I3": [ 320 ],
            "O": [ 323 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 318 ],
            "I3": [ 319 ],
            "O": [ 321 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 325 ],
            "I3": [ 326 ],
            "O": [ 322 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 327 ],
            "CO": [ 320 ],
            "I0": [ 328 ],
            "I1": [ 329 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 330 ],
            "E": [ 49 ],
            "Q": [ 331 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 328 ],
            "I2": [ 329 ],
            "I3": [ 327 ],
            "O": [ 330 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 325 ],
            "I3": [ 326 ],
            "O": [ 328 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 332 ],
            "I3": [ 333 ],
            "O": [ 329 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 334 ],
            "CO": [ 327 ],
            "I0": [ 335 ],
            "I1": [ 336 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 337 ],
            "E": [ 49 ],
            "Q": [ 338 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 335 ],
            "I2": [ 336 ],
            "I3": [ 334 ],
            "O": [ 337 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 332 ],
            "I3": [ 333 ],
            "O": [ 335 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 339 ],
            "I3": [ 340 ],
            "O": [ 336 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 341 ],
            "CO": [ 334 ],
            "I0": [ 342 ],
            "I1": [ 343 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 344 ],
            "E": [ 49 ],
            "Q": [ 345 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 342 ],
            "I2": [ 343 ],
            "I3": [ 341 ],
            "O": [ 344 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 339 ],
            "I3": [ 340 ],
            "O": [ 342 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 346 ],
            "I3": [ 347 ],
            "O": [ 343 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 348 ],
            "CO": [ 341 ],
            "I0": [ 349 ],
            "I1": [ 350 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 351 ],
            "E": [ 49 ],
            "Q": [ 352 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 349 ],
            "I2": [ 350 ],
            "I3": [ 348 ],
            "O": [ 351 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 346 ],
            "I3": [ 347 ],
            "O": [ 349 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 353 ],
            "I3": [ 354 ],
            "O": [ 350 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 355 ],
            "CO": [ 348 ],
            "I0": [ 356 ],
            "I1": [ 357 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 358 ],
            "E": [ 49 ],
            "Q": [ 359 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 356 ],
            "I2": [ 357 ],
            "I3": [ 355 ],
            "O": [ 358 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 353 ],
            "I3": [ 354 ],
            "O": [ 356 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 360 ],
            "I3": [ 361 ],
            "O": [ 357 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 362 ],
            "CO": [ 355 ],
            "I0": [ 363 ],
            "I1": [ 364 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 365 ],
            "E": [ 49 ],
            "Q": [ 366 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 363 ],
            "I2": [ 364 ],
            "I3": [ 362 ],
            "O": [ 365 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 360 ],
            "I3": [ 361 ],
            "O": [ 363 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 367 ],
            "I3": [ 368 ],
            "O": [ 364 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 369 ],
            "CO": [ 362 ],
            "I0": [ 370 ],
            "I1": [ 371 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 372 ],
            "E": [ 49 ],
            "Q": [ 373 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 370 ],
            "I2": [ 371 ],
            "I3": [ 369 ],
            "O": [ 372 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 367 ],
            "I3": [ 368 ],
            "O": [ 370 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 282 ],
            "I3": [ 283 ],
            "O": [ 371 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 281 ],
            "CO": [ 369 ],
            "I0": [ 279 ],
            "I1": [ 280 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 374 ],
            "I1": [ 375 ],
            "I2": [ 376 ],
            "I3": [ 377 ],
            "O": [ 273 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 316 ],
            "I3": [ 317 ],
            "O": [ 376 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 315 ],
            "CO": [ 377 ],
            "I0": [ 313 ],
            "I1": [ 314 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 378 ],
            "E": [ 49 ],
            "Q": [ 379 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 380 ],
            "E": [ 49 ],
            "Q": [ 381 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 382 ],
            "E": [ 49 ],
            "Q": [ 383 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 384 ],
            "I2": [ 385 ],
            "I3": [ 386 ],
            "O": [ 382 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 387 ],
            "I3": [ 388 ],
            "O": [ 384 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 389 ],
            "I3": [ 390 ],
            "O": [ 385 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 391 ],
            "CO": [ 386 ],
            "I0": [ 392 ],
            "I1": [ 393 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 394 ],
            "E": [ 49 ],
            "Q": [ 395 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 392 ],
            "I2": [ 393 ],
            "I3": [ 391 ],
            "O": [ 394 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 389 ],
            "I3": [ 390 ],
            "O": [ 392 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 396 ],
            "I3": [ 397 ],
            "O": [ 393 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 398 ],
            "CO": [ 391 ],
            "I0": [ 399 ],
            "I1": [ 400 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 401 ],
            "E": [ 49 ],
            "Q": [ 402 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 399 ],
            "I2": [ 400 ],
            "I3": [ 398 ],
            "O": [ 401 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 396 ],
            "I3": [ 397 ],
            "O": [ 399 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 403 ],
            "I3": [ 404 ],
            "O": [ 400 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 405 ],
            "CO": [ 398 ],
            "I0": [ 406 ],
            "I1": [ 407 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 408 ],
            "E": [ 49 ],
            "Q": [ 409 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 406 ],
            "I2": [ 407 ],
            "I3": [ 405 ],
            "O": [ 408 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 403 ],
            "I3": [ 404 ],
            "O": [ 406 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 410 ],
            "I3": [ 411 ],
            "O": [ 407 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 405 ],
            "I0": [ 412 ],
            "I1": [ 413 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 414 ],
            "E": [ 49 ],
            "Q": [ 415 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 412 ],
            "I2": [ 413 ],
            "I3": [ "0" ],
            "O": [ 414 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 410 ],
            "I3": [ 411 ],
            "O": [ 412 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 416 ],
            "I3": [ 417 ],
            "O": [ 413 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 418 ],
            "I2": [ 419 ],
            "I3": [ 420 ],
            "O": [ 380 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 421 ],
            "I3": [ 422 ],
            "O": [ 418 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 423 ],
            "I3": [ 424 ],
            "O": [ 419 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 425 ],
            "CO": [ 420 ],
            "I0": [ 426 ],
            "I1": [ 427 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 428 ],
            "E": [ 49 ],
            "Q": [ 429 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 426 ],
            "I2": [ 427 ],
            "I3": [ 425 ],
            "O": [ 428 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 423 ],
            "I3": [ 424 ],
            "O": [ 426 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 430 ],
            "I3": [ 431 ],
            "O": [ 427 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 432 ],
            "CO": [ 425 ],
            "I0": [ 433 ],
            "I1": [ 434 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 435 ],
            "E": [ 49 ],
            "Q": [ 436 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 433 ],
            "I2": [ 434 ],
            "I3": [ 432 ],
            "O": [ 435 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 437 ],
            "I3": [ 438 ],
            "O": [ 434 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 430 ],
            "I3": [ 431 ],
            "O": [ 433 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 439 ],
            "CO": [ 432 ],
            "I0": [ 440 ],
            "I1": [ 441 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 442 ],
            "E": [ 49 ],
            "Q": [ 443 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 440 ],
            "I2": [ 441 ],
            "I3": [ 439 ],
            "O": [ 442 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 437 ],
            "I3": [ 438 ],
            "O": [ 440 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 444 ],
            "I3": [ 445 ],
            "O": [ 441 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 446 ],
            "CO": [ 439 ],
            "I0": [ 447 ],
            "I1": [ 448 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 449 ],
            "E": [ 49 ],
            "Q": [ 450 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 447 ],
            "I2": [ 448 ],
            "I3": [ 446 ],
            "O": [ 449 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 444 ],
            "I3": [ 445 ],
            "O": [ 447 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 451 ],
            "I3": [ 452 ],
            "O": [ 448 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 453 ],
            "CO": [ 446 ],
            "I0": [ 454 ],
            "I1": [ 455 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 456 ],
            "E": [ 49 ],
            "Q": [ 457 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 454 ],
            "I2": [ 455 ],
            "I3": [ 453 ],
            "O": [ 456 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 451 ],
            "I3": [ 452 ],
            "O": [ 454 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 458 ],
            "I3": [ 459 ],
            "O": [ 455 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 460 ],
            "CO": [ 453 ],
            "I0": [ 461 ],
            "I1": [ 462 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 463 ],
            "E": [ 49 ],
            "Q": [ 464 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 461 ],
            "I2": [ 462 ],
            "I3": [ 460 ],
            "O": [ 463 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 458 ],
            "I3": [ 459 ],
            "O": [ 461 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 465 ],
            "I3": [ 466 ],
            "O": [ 462 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 467 ],
            "CO": [ 460 ],
            "I0": [ 468 ],
            "I1": [ 469 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 470 ],
            "E": [ 49 ],
            "Q": [ 471 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 468 ],
            "I2": [ 469 ],
            "I3": [ 467 ],
            "O": [ 470 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 465 ],
            "I3": [ 466 ],
            "O": [ 468 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 472 ],
            "I3": [ 473 ],
            "O": [ 469 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 474 ],
            "CO": [ 467 ],
            "I0": [ 475 ],
            "I1": [ 476 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 477 ],
            "E": [ 49 ],
            "Q": [ 478 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 475 ],
            "I2": [ 476 ],
            "I3": [ 474 ],
            "O": [ 477 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 472 ],
            "I3": [ 473 ],
            "O": [ 475 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 387 ],
            "I3": [ 388 ],
            "O": [ 476 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 386 ],
            "CO": [ 474 ],
            "I0": [ 384 ],
            "I1": [ 385 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 479 ],
            "I1": [ 480 ],
            "I2": [ 481 ],
            "I3": [ 482 ],
            "O": [ 378 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 421 ],
            "I3": [ 422 ],
            "O": [ 481 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 420 ],
            "CO": [ 482 ],
            "I0": [ 418 ],
            "I1": [ 419 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 483 ],
            "E": [ 49 ],
            "Q": [ 484 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 485 ],
            "E": [ 49 ],
            "Q": [ 486 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 487 ],
            "E": [ 49 ],
            "Q": [ 488 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 282 ],
            "I2": [ 283 ],
            "I3": [ 489 ],
            "O": [ 487 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 490 ],
            "CO": [ 489 ],
            "I0": [ 285 ],
            "I1": [ 284 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 491 ],
            "E": [ 49 ],
            "Q": [ 492 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 284 ],
            "I3": [ 490 ],
            "O": [ 491 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 493 ],
            "CO": [ 490 ],
            "I0": [ 291 ],
            "I1": [ 292 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 494 ],
            "E": [ 49 ],
            "Q": [ 495 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 292 ],
            "I3": [ 493 ],
            "O": [ 494 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 496 ],
            "CO": [ 493 ],
            "I0": [ 298 ],
            "I1": [ 299 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 497 ],
            "E": [ 49 ],
            "Q": [ 498 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 298 ],
            "I2": [ 299 ],
            "I3": [ 496 ],
            "O": [ 497 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 499 ],
            "CO": [ 496 ],
            "I0": [ 305 ],
            "I1": [ 306 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 500 ],
            "E": [ 49 ],
            "Q": [ 501 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 305 ],
            "I2": [ 306 ],
            "I3": [ 499 ],
            "O": [ 500 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 311 ],
            "CO": [ 499 ],
            "I0": [ "1" ],
            "I1": [ 312 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 317 ],
            "I2": [ 316 ],
            "I3": [ 502 ],
            "O": [ 485 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 503 ],
            "CO": [ 502 ],
            "I0": [ 319 ],
            "I1": [ 318 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 504 ],
            "E": [ 49 ],
            "Q": [ 505 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 319 ],
            "I2": [ 318 ],
            "I3": [ 503 ],
            "O": [ 504 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 506 ],
            "CO": [ 503 ],
            "I0": [ 325 ],
            "I1": [ 326 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 507 ],
            "E": [ 49 ],
            "Q": [ 508 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 325 ],
            "I2": [ 326 ],
            "I3": [ 506 ],
            "O": [ 507 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 509 ],
            "CO": [ 506 ],
            "I0": [ 333 ],
            "I1": [ 332 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 510 ],
            "E": [ 49 ],
            "Q": [ 511 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 333 ],
            "I2": [ 332 ],
            "I3": [ 509 ],
            "O": [ 510 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 512 ],
            "CO": [ 509 ],
            "I0": [ 340 ],
            "I1": [ 339 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 513 ],
            "E": [ 49 ],
            "Q": [ 514 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 340 ],
            "I2": [ 339 ],
            "I3": [ 512 ],
            "O": [ 513 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 515 ],
            "CO": [ 512 ],
            "I0": [ 347 ],
            "I1": [ 346 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 516 ],
            "E": [ 49 ],
            "Q": [ 517 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 347 ],
            "I2": [ 346 ],
            "I3": [ 515 ],
            "O": [ 516 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 518 ],
            "CO": [ 515 ],
            "I0": [ 354 ],
            "I1": [ 353 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 519 ],
            "E": [ 49 ],
            "Q": [ 520 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 354 ],
            "I2": [ 353 ],
            "I3": [ 518 ],
            "O": [ 519 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 521 ],
            "CO": [ 518 ],
            "I0": [ 360 ],
            "I1": [ 361 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 522 ],
            "E": [ 49 ],
            "Q": [ 523 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 361 ],
            "I3": [ 521 ],
            "O": [ 522 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 524 ],
            "CO": [ 521 ],
            "I0": [ 367 ],
            "I1": [ 368 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 525 ],
            "E": [ 49 ],
            "Q": [ 526 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 367 ],
            "I2": [ 368 ],
            "I3": [ 524 ],
            "O": [ 525 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 489 ],
            "CO": [ 524 ],
            "I0": [ 282 ],
            "I1": [ 283 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 374 ],
            "I2": [ 375 ],
            "I3": [ 527 ],
            "O": [ 483 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 502 ],
            "CO": [ 527 ],
            "I0": [ 317 ],
            "I1": [ 316 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 528 ],
            "E": [ 49 ],
            "Q": [ 529 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 530 ],
            "E": [ 49 ],
            "Q": [ 531 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 532 ],
            "E": [ 49 ],
            "Q": [ 533 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 388 ],
            "I3": [ 534 ],
            "O": [ 532 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 535 ],
            "CO": [ 534 ],
            "I0": [ 389 ],
            "I1": [ 390 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 536 ],
            "E": [ 49 ],
            "Q": [ 537 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 389 ],
            "I2": [ 390 ],
            "I3": [ 535 ],
            "O": [ 536 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 538 ],
            "CO": [ 535 ],
            "I0": [ 397 ],
            "I1": [ 396 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 539 ],
            "E": [ 49 ],
            "Q": [ 540 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 397 ],
            "I2": [ 396 ],
            "I3": [ 538 ],
            "O": [ 539 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 541 ],
            "CO": [ 538 ],
            "I0": [ 403 ],
            "I1": [ 404 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 542 ],
            "E": [ 49 ],
            "Q": [ 543 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 403 ],
            "I2": [ 404 ],
            "I3": [ 541 ],
            "O": [ 542 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 544 ],
            "CO": [ 541 ],
            "I0": [ 410 ],
            "I1": [ 411 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 545 ],
            "E": [ 49 ],
            "Q": [ 546 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 410 ],
            "I2": [ 411 ],
            "I3": [ 544 ],
            "O": [ 545 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 417 ],
            "CO": [ 544 ],
            "I0": [ "1" ],
            "I1": [ 416 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 422 ],
            "I2": [ 421 ],
            "I3": [ 547 ],
            "O": [ 530 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 548 ],
            "CO": [ 547 ],
            "I0": [ 424 ],
            "I1": [ 423 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 549 ],
            "E": [ 49 ],
            "Q": [ 550 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 424 ],
            "I2": [ 423 ],
            "I3": [ 548 ],
            "O": [ 549 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 551 ],
            "CO": [ 548 ],
            "I0": [ 430 ],
            "I1": [ 431 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 552 ],
            "E": [ 49 ],
            "Q": [ 553 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 430 ],
            "I2": [ 431 ],
            "I3": [ 551 ],
            "O": [ 552 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 554 ],
            "CO": [ 551 ],
            "I0": [ 437 ],
            "I1": [ 438 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 555 ],
            "E": [ 49 ],
            "Q": [ 556 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 437 ],
            "I2": [ 438 ],
            "I3": [ 554 ],
            "O": [ 555 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 557 ],
            "CO": [ 554 ],
            "I0": [ 444 ],
            "I1": [ 445 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 558 ],
            "E": [ 49 ],
            "Q": [ 559 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 444 ],
            "I2": [ 445 ],
            "I3": [ 557 ],
            "O": [ 558 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 560 ],
            "CO": [ 557 ],
            "I0": [ 452 ],
            "I1": [ 451 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 561 ],
            "E": [ 49 ],
            "Q": [ 562 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 452 ],
            "I2": [ 451 ],
            "I3": [ 560 ],
            "O": [ 561 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 563 ],
            "CO": [ 560 ],
            "I0": [ 459 ],
            "I1": [ 458 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 564 ],
            "E": [ 49 ],
            "Q": [ 565 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 459 ],
            "I2": [ 458 ],
            "I3": [ 563 ],
            "O": [ 564 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 566 ],
            "CO": [ 563 ],
            "I0": [ 466 ],
            "I1": [ 465 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 567 ],
            "E": [ 49 ],
            "Q": [ 568 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 466 ],
            "I2": [ 465 ],
            "I3": [ 566 ],
            "O": [ 567 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 569 ],
            "CO": [ 566 ],
            "I0": [ 472 ],
            "I1": [ 473 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 570 ],
            "E": [ 49 ],
            "Q": [ 571 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 472 ],
            "I2": [ 473 ],
            "I3": [ 569 ],
            "O": [ 570 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 534 ],
            "CO": [ 569 ],
            "I0": [ 387 ],
            "I1": [ 388 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 480 ],
            "I2": [ 479 ],
            "I3": [ 572 ],
            "O": [ 528 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 547 ],
            "CO": [ 572 ],
            "I0": [ 422 ],
            "I1": [ 421 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 573 ],
            "E": [ 49 ],
            "Q": [ 574 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 575 ],
            "E": [ 49 ],
            "Q": [ 576 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 577 ],
            "E": [ 49 ],
            "Q": [ 578 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 579 ],
            "I3": [ 580 ],
            "O": [ 577 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 581 ],
            "E": [ 49 ],
            "Q": [ 582 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 583 ],
            "I3": [ 584 ],
            "O": [ 581 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 585 ],
            "E": [ 49 ],
            "Q": [ 586 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 587 ],
            "I3": [ 588 ],
            "O": [ 585 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 589 ],
            "E": [ 49 ],
            "Q": [ 590 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 591 ],
            "I3": [ 592 ],
            "O": [ 589 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 593 ],
            "I2": [ 594 ],
            "I3": [ 595 ],
            "O": [ 592 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 596 ],
            "E": [ 49 ],
            "Q": [ 597 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 598 ],
            "I3": [ 599 ],
            "O": [ 596 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 600 ],
            "I3": [ 601 ],
            "O": [ 598 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 602 ],
            "I3": [ 603 ],
            "O": [ 599 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 604 ],
            "E": [ 49 ],
            "Q": [ 605 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 606 ],
            "I3": [ 607 ],
            "O": [ 604 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 608 ],
            "I3": [ 609 ],
            "O": [ 606 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 610 ],
            "I3": [ 611 ],
            "O": [ 607 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 612 ],
            "I3": [ 613 ],
            "O": [ 575 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 614 ],
            "E": [ 49 ],
            "Q": [ 615 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 616 ],
            "I3": [ 617 ],
            "O": [ 614 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 618 ],
            "E": [ 49 ],
            "Q": [ 619 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 620 ],
            "I3": [ 621 ],
            "O": [ 618 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 622 ],
            "E": [ 49 ],
            "Q": [ 623 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 624 ],
            "I3": [ 625 ],
            "O": [ 622 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 626 ],
            "E": [ 49 ],
            "Q": [ 627 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 628 ],
            "I3": [ 629 ],
            "O": [ 626 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 630 ],
            "E": [ 49 ],
            "Q": [ 631 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 632 ],
            "I3": [ 633 ],
            "O": [ 630 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 634 ],
            "E": [ 49 ],
            "Q": [ 635 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 636 ],
            "I3": [ 637 ],
            "O": [ 634 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 638 ],
            "E": [ 49 ],
            "Q": [ 639 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 640 ],
            "I3": [ 641 ],
            "O": [ 638 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 642 ],
            "E": [ 49 ],
            "Q": [ 643 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 644 ],
            "I3": [ 645 ],
            "O": [ 642 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 646 ],
            "I3": [ 647 ],
            "O": [ 573 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 648 ],
            "I3": [ 649 ],
            "O": [ 646 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 650 ],
            "I3": [ 651 ],
            "O": [ 647 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 574 ],
            "E": [ 49 ],
            "Q": [ 652 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 576 ],
            "E": [ 49 ],
            "Q": [ 653 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 578 ],
            "E": [ 49 ],
            "Q": [ 654 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 582 ],
            "E": [ 49 ],
            "Q": [ 655 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 586 ],
            "E": [ 49 ],
            "Q": [ 656 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 590 ],
            "E": [ 49 ],
            "Q": [ 657 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 597 ],
            "E": [ 49 ],
            "Q": [ 658 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 605 ],
            "E": [ 49 ],
            "Q": [ 659 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 615 ],
            "E": [ 49 ],
            "Q": [ 660 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 619 ],
            "E": [ 49 ],
            "Q": [ 661 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 623 ],
            "E": [ 49 ],
            "Q": [ 662 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 627 ],
            "E": [ 49 ],
            "Q": [ 663 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 631 ],
            "E": [ 49 ],
            "Q": [ 664 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 635 ],
            "E": [ 49 ],
            "Q": [ 665 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 639 ],
            "E": [ 49 ],
            "Q": [ 666 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 643 ],
            "E": [ 49 ],
            "Q": [ 667 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 652 ],
            "E": [ 49 ],
            "Q": [ 480 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 653 ],
            "E": [ 49 ],
            "Q": [ 422 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 654 ],
            "E": [ 49 ],
            "Q": [ 387 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 655 ],
            "E": [ 49 ],
            "Q": [ 389 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 656 ],
            "E": [ 49 ],
            "Q": [ 397 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 657 ],
            "E": [ 49 ],
            "Q": [ 403 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 658 ],
            "E": [ 49 ],
            "Q": [ 410 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 659 ],
            "E": [ 49 ],
            "Q": [ 416 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 660 ],
            "E": [ 49 ],
            "Q": [ 424 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 661 ],
            "E": [ 49 ],
            "Q": [ 430 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 662 ],
            "E": [ 49 ],
            "Q": [ 437 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 663 ],
            "E": [ 49 ],
            "Q": [ 444 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 664 ],
            "E": [ 49 ],
            "Q": [ 452 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 665 ],
            "E": [ 49 ],
            "Q": [ 459 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 666 ],
            "E": [ 49 ],
            "Q": [ 466 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 667 ],
            "E": [ 49 ],
            "Q": [ 472 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 668 ],
            "E": [ 49 ],
            "Q": [ 669 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 670 ],
            "E": [ 49 ],
            "Q": [ 671 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 672 ],
            "E": [ 49 ],
            "Q": [ 673 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 674 ],
            "I3": [ 675 ],
            "O": [ 672 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 676 ],
            "E": [ 49 ],
            "Q": [ 677 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 678 ],
            "I3": [ 679 ],
            "O": [ 676 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 680 ],
            "E": [ 49 ],
            "Q": [ 681 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 682 ],
            "I3": [ 683 ],
            "O": [ 680 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 684 ],
            "E": [ 49 ],
            "Q": [ 685 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 686 ],
            "I3": [ 687 ],
            "O": [ 684 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 688 ],
            "E": [ 49 ],
            "Q": [ 689 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 690 ],
            "I3": [ 691 ],
            "O": [ 688 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 692 ],
            "I3": [ 693 ],
            "O": [ 690 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 694 ],
            "I3": [ 695 ],
            "O": [ 691 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 696 ],
            "E": [ 49 ],
            "Q": [ 697 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 698 ],
            "I3": [ 699 ],
            "O": [ 696 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 700 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 703 ],
            "O": [ 704 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 109 ],
            "I2": [ 705 ],
            "I3": [ 706 ],
            "O": [ 699 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 704 ],
            "I3": [ 707 ],
            "O": [ 706 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 708 ],
            "I3": [ 709 ],
            "O": [ 670 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 710 ],
            "E": [ 49 ],
            "Q": [ 711 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 712 ],
            "I3": [ 713 ],
            "O": [ 710 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 714 ],
            "E": [ 49 ],
            "Q": [ 715 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 716 ],
            "I3": [ 717 ],
            "O": [ 714 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 718 ],
            "E": [ 49 ],
            "Q": [ 719 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 720 ],
            "I3": [ 721 ],
            "O": [ 718 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 722 ],
            "E": [ 49 ],
            "Q": [ 723 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 724 ],
            "I3": [ 725 ],
            "O": [ 722 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 726 ],
            "E": [ 49 ],
            "Q": [ 727 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 728 ],
            "I3": [ 729 ],
            "O": [ 726 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 730 ],
            "E": [ 49 ],
            "Q": [ 731 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 732 ],
            "I3": [ 733 ],
            "O": [ 730 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 734 ],
            "E": [ 49 ],
            "Q": [ 735 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 736 ],
            "I3": [ 737 ],
            "O": [ 734 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 109 ],
            "I2": [ 738 ],
            "I3": [ 739 ],
            "O": [ 737 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 740 ],
            "E": [ 49 ],
            "Q": [ 741 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 742 ],
            "I3": [ 743 ],
            "O": [ 740 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 744 ],
            "I3": [ 745 ],
            "O": [ 668 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 746 ],
            "I3": [ 747 ],
            "O": [ 744 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 748 ],
            "I3": [ 749 ],
            "O": [ 745 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 669 ],
            "E": [ 49 ],
            "Q": [ 750 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 671 ],
            "E": [ 49 ],
            "Q": [ 751 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 673 ],
            "E": [ 49 ],
            "Q": [ 752 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 677 ],
            "E": [ 49 ],
            "Q": [ 753 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 681 ],
            "E": [ 49 ],
            "Q": [ 754 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 685 ],
            "E": [ 49 ],
            "Q": [ 755 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 689 ],
            "E": [ 49 ],
            "Q": [ 756 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 697 ],
            "E": [ 49 ],
            "Q": [ 757 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 711 ],
            "E": [ 49 ],
            "Q": [ 758 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 715 ],
            "E": [ 49 ],
            "Q": [ 759 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 719 ],
            "E": [ 49 ],
            "Q": [ 760 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 723 ],
            "E": [ 49 ],
            "Q": [ 761 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 727 ],
            "E": [ 49 ],
            "Q": [ 762 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 731 ],
            "E": [ 49 ],
            "Q": [ 763 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 735 ],
            "E": [ 49 ],
            "Q": [ 764 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 741 ],
            "E": [ 49 ],
            "Q": [ 765 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 750 ],
            "E": [ 49 ],
            "Q": [ 374 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 751 ],
            "E": [ 49 ],
            "Q": [ 317 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 752 ],
            "E": [ 49 ],
            "Q": [ 282 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 753 ],
            "E": [ 49 ],
            "Q": [ 285 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 754 ],
            "E": [ 49 ],
            "Q": [ 291 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 755 ],
            "E": [ 49 ],
            "Q": [ 298 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 756 ],
            "E": [ 49 ],
            "Q": [ 305 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 757 ],
            "E": [ 49 ],
            "Q": [ 312 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 758 ],
            "E": [ 49 ],
            "Q": [ 319 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 759 ],
            "E": [ 49 ],
            "Q": [ 325 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 760 ],
            "E": [ 49 ],
            "Q": [ 333 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 761 ],
            "E": [ 49 ],
            "Q": [ 340 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 762 ],
            "E": [ 49 ],
            "Q": [ 347 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 763 ],
            "E": [ 49 ],
            "Q": [ 354 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 764 ],
            "E": [ 49 ],
            "Q": [ 360 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\butterfly.sv:78.1-109.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 765 ],
            "E": [ 49 ],
            "Q": [ 367 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_src": "src\\butterfly.sv:66.39-73.2",
            "hdlname": "top_spectrum_analyser top_butterfly twiddler",
            "module": "$paramod$1532bf9ad62aeae707ac6baeda2d4116ffa0c49a\\complex_multiplier_16",
            "module_hdlname": "complex_multiplier_16",
            "module_src": "src\\complex_multiplier.sv:18.1-96.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 766 ],
            "I3": [ 767 ],
            "O": [ 768 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 769 ],
            "I3": [ 770 ],
            "O": [ 771 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 772 ],
            "I3": [ 773 ],
            "O": [ 774 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 775 ],
            "I3": [ 776 ],
            "O": [ 772 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_10_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 777 ],
            "I3": [ 778 ],
            "O": [ 773 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 777 ],
            "I3": [ 776 ],
            "O": [ 724 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 775 ],
            "I3": [ 778 ],
            "O": [ 725 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 781 ],
            "O": [ 777 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 782 ],
            "I3": [ 783 ],
            "O": [ 784 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 785 ],
            "I3": [ 786 ],
            "O": [ 787 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 788 ],
            "I3": [ 789 ],
            "O": [ 790 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 791 ],
            "I3": [ 792 ],
            "O": [ 793 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_14_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 746 ],
            "I3": [ 747 ],
            "O": [ 791 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_14_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 748 ],
            "I3": [ 749 ],
            "O": [ 792 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 794 ],
            "I3": [ 795 ],
            "O": [ 796 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 183 ],
            "I2": [ 797 ],
            "I3": [ 798 ],
            "O": [ 795 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 692 ],
            "I3": [ 693 ],
            "O": [ 769 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 694 ],
            "I3": [ 695 ],
            "O": [ 770 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 799 ],
            "I3": [ 800 ],
            "O": [ 801 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 802 ],
            "I3": [ 803 ],
            "O": [ 804 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 805 ],
            "I3": [ 806 ],
            "O": [ 807 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 808 ],
            "I3": [ 809 ],
            "O": [ 810 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 811 ],
            "I3": [ 812 ],
            "O": [ 813 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 814 ],
            "I3": [ 815 ],
            "O": [ 816 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 817 ],
            "I3": [ 818 ],
            "O": [ 819 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_8_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111110011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 820 ],
            "I3": [ 821 ],
            "O": [ 817 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_8_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110011111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 822 ],
            "I3": [ 823 ],
            "O": [ 818 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111101100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 820 ],
            "I3": [ 821 ],
            "O": [ 732 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001101111011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 822 ],
            "I3": [ 823 ],
            "O": [ 733 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 824 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 825 ],
            "O": [ 820 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 826 ],
            "I3": [ 827 ],
            "O": [ 828 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111001011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 707 ],
            "I3": [ 705 ],
            "O": [ 766 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001110110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 698 ],
            "I3": [ 704 ],
            "O": [ 767 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 700 ],
            "I1": [ 780 ],
            "I2": [ 829 ],
            "I3": [ 830 ],
            "O": [ 707 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 831 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 833 ],
            "O": [ 705 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_MAC16_A": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_REG": "0",
            "A_SIGNED": "00000000000000000000000000000001",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "10",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "11",
            "BOT_8x8_MULT_REG": "0",
            "B_REG": "0",
            "B_SIGNED": "00000000000000000000000000000001",
            "C_REG": "0",
            "D_REG": "0",
            "MODE_8x8": "0",
            "NEG_TRIGGER": "0",
            "PIPELINE_16x16_MULT_REG1": "0",
            "PIPELINE_16x16_MULT_REG2": "0",
            "TOPADDSUB_CARRYSELECT": "11",
            "TOPADDSUB_LOWERINPUT": "10",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "11",
            "TOP_8x8_MULT_REG": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:80.18-80.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/mul2dsp.v:253.6-257.5|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/dsp_map.v:29.4-33.3"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "CO": "output",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 768, 771, 801, 804, 807, 810, 813, 816, 819, 828, 774, 784, 787, 796, 790, 793 ],
            "ACCUMCI": [ "x" ],
            "ACCUMCO": [ 834 ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850 ],
            "BHOLD": [ "0" ],
            "C": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CE": [ "0" ],
            "CHOLD": [ "0" ],
            "CI": [ "x" ],
            "CLK": [ "0" ],
            "CO": [ 851 ],
            "D": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "x" ],
            "SIGNEXTOUT": [ 884 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_MAC16_A_1": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_REG": "0",
            "A_SIGNED": "00000000000000000000000000000001",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "10",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "11",
            "BOT_8x8_MULT_REG": "0",
            "B_REG": "0",
            "B_SIGNED": "00000000000000000000000000000001",
            "C_REG": "0",
            "D_REG": "0",
            "MODE_8x8": "0",
            "NEG_TRIGGER": "0",
            "PIPELINE_16x16_MULT_REG1": "0",
            "PIPELINE_16x16_MULT_REG2": "0",
            "TOPADDSUB_CARRYSELECT": "11",
            "TOPADDSUB_LOWERINPUT": "10",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "11",
            "TOP_8x8_MULT_REG": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:79.18-79.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/mul2dsp.v:253.6-257.5|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/dsp_map.v:29.4-33.3"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "CO": "output",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 768, 771, 801, 804, 807, 810, 813, 816, 819, 828, 774, 784, 787, 796, 790, 793 ],
            "ACCUMCI": [ "x" ],
            "ACCUMCO": [ 885 ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
            "BHOLD": [ "0" ],
            "C": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CE": [ "0" ],
            "CHOLD": [ "0" ],
            "CI": [ "x" ],
            "CLK": [ "0" ],
            "CO": [ 902 ],
            "D": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "x" ],
            "SIGNEXTOUT": [ 935 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 936 ],
            "I3": [ 937 ],
            "O": [ 938 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 939 ],
            "I3": [ 940 ],
            "O": [ 941 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 942 ],
            "I3": [ 943 ],
            "O": [ 944 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_10_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 648 ],
            "I3": [ 649 ],
            "O": [ 942 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_10_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 650 ],
            "I3": [ 651 ],
            "O": [ 943 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 945 ],
            "I3": [ 946 ],
            "O": [ 947 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_11_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 183 ],
            "I2": [ 948 ],
            "I3": [ 949 ],
            "O": [ 946 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 600 ],
            "I3": [ 950 ],
            "O": [ 951 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_12_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 109 ],
            "I2": [ 603 ],
            "I3": [ 952 ],
            "O": [ 950 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 602 ],
            "I3": [ 601 ],
            "O": [ 952 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 953 ],
            "I3": [ 954 ],
            "O": [ 955 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_13_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 109 ],
            "I2": [ 956 ],
            "I3": [ 957 ],
            "O": [ 954 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 958 ],
            "I3": [ 959 ],
            "O": [ 960 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_14_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 183 ],
            "I2": [ 961 ],
            "I3": [ 962 ],
            "O": [ 959 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 610 ],
            "I3": [ 963 ],
            "O": [ 964 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_15_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 183 ],
            "I2": [ 608 ],
            "I3": [ 965 ],
            "O": [ 963 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100110101101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 609 ],
            "I3": [ 611 ],
            "O": [ 965 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 966 ],
            "I3": [ 967 ],
            "O": [ 968 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 969 ],
            "I3": [ 970 ],
            "O": [ 966 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 971 ],
            "I3": [ 972 ],
            "O": [ 967 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 971 ],
            "I3": [ 970 ],
            "O": [ 579 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 969 ],
            "I3": [ 972 ],
            "O": [ 580 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 973 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 974 ],
            "O": [ 971 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 975 ],
            "I3": [ 976 ],
            "O": [ 977 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 978 ],
            "I3": [ 979 ],
            "O": [ 980 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_4_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 981 ],
            "I3": [ 982 ],
            "O": [ 978 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_4_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 983 ],
            "I3": [ 984 ],
            "O": [ 979 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111101100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 983 ],
            "I3": [ 982 ],
            "O": [ 640 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001101111011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 981 ],
            "I3": [ 984 ],
            "O": [ 641 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 985 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 986 ],
            "O": [ 983 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 987 ],
            "I3": [ 988 ],
            "O": [ 989 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 990 ],
            "I3": [ 991 ],
            "O": [ 992 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 993 ],
            "I3": [ 994 ],
            "O": [ 995 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 996 ],
            "I3": [ 997 ],
            "O": [ 998 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 999 ],
            "I3": [ 1000 ],
            "O": [ 1001 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_MAC16_A": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_REG": "0",
            "A_SIGNED": "00000000000000000000000000000001",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "10",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "11",
            "BOT_8x8_MULT_REG": "0",
            "B_REG": "0",
            "B_SIGNED": "00000000000000000000000000000001",
            "C_REG": "0",
            "D_REG": "0",
            "MODE_8x8": "0",
            "NEG_TRIGGER": "0",
            "PIPELINE_16x16_MULT_REG1": "0",
            "PIPELINE_16x16_MULT_REG2": "0",
            "TOPADDSUB_CARRYSELECT": "11",
            "TOPADDSUB_LOWERINPUT": "10",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "11",
            "TOP_8x8_MULT_REG": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:82.18-82.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/mul2dsp.v:253.6-257.5|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/dsp_map.v:29.4-33.3"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "CO": "output",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 964, 951, 938, 947, 941, 968, 977, 980, 989, 992, 960, 995, 998, 955, 1001, 944 ],
            "ACCUMCI": [ "x" ],
            "ACCUMCO": [ 1002 ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850 ],
            "BHOLD": [ "0" ],
            "C": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CE": [ "0" ],
            "CHOLD": [ "0" ],
            "CI": [ "x" ],
            "CLK": [ "0" ],
            "CO": [ 1003 ],
            "D": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "x" ],
            "SIGNEXTOUT": [ 1036 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_MAC16_A_1": {
          "hide_name": 0,
          "type": "SB_MAC16",
          "parameters": {
            "A_REG": "0",
            "A_SIGNED": "00000000000000000000000000000001",
            "BOTADDSUB_CARRYSELECT": "00",
            "BOTADDSUB_LOWERINPUT": "10",
            "BOTADDSUB_UPPERINPUT": "1",
            "BOTOUTPUT_SELECT": "11",
            "BOT_8x8_MULT_REG": "0",
            "B_REG": "0",
            "B_SIGNED": "00000000000000000000000000000001",
            "C_REG": "0",
            "D_REG": "0",
            "MODE_8x8": "0",
            "NEG_TRIGGER": "0",
            "PIPELINE_16x16_MULT_REG1": "0",
            "PIPELINE_16x16_MULT_REG2": "0",
            "TOPADDSUB_CARRYSELECT": "11",
            "TOPADDSUB_LOWERINPUT": "10",
            "TOPADDSUB_UPPERINPUT": "1",
            "TOPOUTPUT_SELECT": "11",
            "TOP_8x8_MULT_REG": "0"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:81.18-81.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/mul2dsp.v:253.6-257.5|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/dsp_map.v:29.4-33.3"
          },
          "port_directions": {
            "A": "input",
            "ACCUMCI": "input",
            "ACCUMCO": "output",
            "ADDSUBBOT": "input",
            "ADDSUBTOP": "input",
            "AHOLD": "input",
            "B": "input",
            "BHOLD": "input",
            "C": "input",
            "CE": "input",
            "CHOLD": "input",
            "CI": "input",
            "CLK": "input",
            "CO": "output",
            "D": "input",
            "DHOLD": "input",
            "IRSTBOT": "input",
            "IRSTTOP": "input",
            "O": "output",
            "OHOLDBOT": "input",
            "OHOLDTOP": "input",
            "OLOADBOT": "input",
            "OLOADTOP": "input",
            "ORSTBOT": "input",
            "ORSTTOP": "input",
            "SIGNEXTIN": "input",
            "SIGNEXTOUT": "output"
          },
          "connections": {
            "A": [ 964, 951, 938, 947, 941, 968, 977, 980, 989, 992, 960, 995, 998, 955, 1001, 944 ],
            "ACCUMCI": [ "x" ],
            "ACCUMCO": [ 1037 ],
            "ADDSUBBOT": [ "0" ],
            "ADDSUBTOP": [ "0" ],
            "AHOLD": [ "0" ],
            "B": [ 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
            "BHOLD": [ "0" ],
            "C": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CE": [ "0" ],
            "CHOLD": [ "0" ],
            "CI": [ "x" ],
            "CLK": [ "0" ],
            "CO": [ 1038 ],
            "D": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "DHOLD": [ "0" ],
            "IRSTBOT": [ "0" ],
            "IRSTTOP": [ "0" ],
            "O": [ 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070 ],
            "OHOLDBOT": [ "0" ],
            "OHOLDTOP": [ "0" ],
            "OLOADBOT": [ "0" ],
            "OLOADTOP": [ "0" ],
            "ORSTBOT": [ "0" ],
            "ORSTTOP": [ "0" ],
            "SIGNEXTIN": [ "x" ],
            "SIGNEXTOUT": [ 1071 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1072 ],
            "E": [ 49 ],
            "Q": [ 375 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1073 ],
            "E": [ 49 ],
            "Q": [ 316 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1074 ],
            "E": [ 49 ],
            "Q": [ 283 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1075 ],
            "I2": [ 1076 ],
            "I3": [ 1077 ],
            "O": [ 1074 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1078 ],
            "O": [ 1076 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1079 ],
            "CO": [ 1077 ],
            "I0": [ 1080 ],
            "I1": [ 1081 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1082 ],
            "E": [ 49 ],
            "Q": [ 284 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1080 ],
            "I2": [ 1081 ],
            "I3": [ 1079 ],
            "O": [ 1082 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1083 ],
            "O": [ 1081 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1084 ],
            "CO": [ 1079 ],
            "I0": [ 1085 ],
            "I1": [ 1086 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1087 ],
            "E": [ 49 ],
            "Q": [ 292 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1085 ],
            "I2": [ 1086 ],
            "I3": [ 1084 ],
            "O": [ 1087 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1088 ],
            "O": [ 1086 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1089 ],
            "CO": [ 1084 ],
            "I0": [ 1090 ],
            "I1": [ 1091 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1092 ],
            "E": [ 49 ],
            "Q": [ 299 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1090 ],
            "I2": [ 1091 ],
            "I3": [ 1089 ],
            "O": [ 1092 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1093 ],
            "O": [ 1091 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1094 ],
            "CO": [ 1089 ],
            "I0": [ 1095 ],
            "I1": [ 1096 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1097 ],
            "E": [ 49 ],
            "Q": [ 306 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1095 ],
            "I2": [ 1096 ],
            "I3": [ 1094 ],
            "O": [ 1097 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1098 ],
            "O": [ 1096 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1094 ],
            "I0": [ 1099 ],
            "I1": [ 1100 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1101 ],
            "E": [ 49 ],
            "Q": [ 311 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1099 ],
            "I2": [ 1100 ],
            "I3": [ "1" ],
            "O": [ 1101 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1102 ],
            "O": [ 1100 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1103 ],
            "I2": [ 1104 ],
            "I3": [ 1105 ],
            "O": [ 1073 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1106 ],
            "O": [ 1104 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1107 ],
            "CO": [ 1105 ],
            "I0": [ 1108 ],
            "I1": [ 1109 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1110 ],
            "E": [ 49 ],
            "Q": [ 318 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1108 ],
            "I2": [ 1109 ],
            "I3": [ 1107 ],
            "O": [ 1110 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1111 ],
            "O": [ 1109 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1112 ],
            "CO": [ 1107 ],
            "I0": [ 1113 ],
            "I1": [ 1114 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1115 ],
            "E": [ 49 ],
            "Q": [ 326 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1113 ],
            "I2": [ 1114 ],
            "I3": [ 1112 ],
            "O": [ 1115 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1116 ],
            "O": [ 1114 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1117 ],
            "CO": [ 1112 ],
            "I0": [ 1118 ],
            "I1": [ 1119 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1120 ],
            "E": [ 49 ],
            "Q": [ 332 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1118 ],
            "I2": [ 1119 ],
            "I3": [ 1117 ],
            "O": [ 1120 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1121 ],
            "O": [ 1119 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1122 ],
            "CO": [ 1117 ],
            "I0": [ 1123 ],
            "I1": [ 1124 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1125 ],
            "E": [ 49 ],
            "Q": [ 339 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1123 ],
            "I2": [ 1124 ],
            "I3": [ 1122 ],
            "O": [ 1125 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1126 ],
            "O": [ 1124 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1127 ],
            "CO": [ 1122 ],
            "I0": [ 1128 ],
            "I1": [ 1129 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1130 ],
            "E": [ 49 ],
            "Q": [ 346 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1128 ],
            "I2": [ 1129 ],
            "I3": [ 1127 ],
            "O": [ 1130 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1131 ],
            "O": [ 1129 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1132 ],
            "CO": [ 1127 ],
            "I0": [ 1133 ],
            "I1": [ 1134 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1135 ],
            "E": [ 49 ],
            "Q": [ 353 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1133 ],
            "I2": [ 1134 ],
            "I3": [ 1132 ],
            "O": [ 1135 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1136 ],
            "O": [ 1134 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1137 ],
            "CO": [ 1132 ],
            "I0": [ 1138 ],
            "I1": [ 1139 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1140 ],
            "E": [ 49 ],
            "Q": [ 361 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1138 ],
            "I2": [ 1139 ],
            "I3": [ 1137 ],
            "O": [ 1140 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1141 ],
            "O": [ 1139 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1142 ],
            "CO": [ 1137 ],
            "I0": [ 1143 ],
            "I1": [ 1144 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1145 ],
            "E": [ 49 ],
            "Q": [ 368 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1143 ],
            "I2": [ 1144 ],
            "I3": [ 1142 ],
            "O": [ 1145 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1146 ],
            "O": [ 1144 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1077 ],
            "CO": [ 1142 ],
            "I0": [ 1075 ],
            "I1": [ 1076 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1147 ],
            "I1": [ 1148 ],
            "I2": [ "0" ],
            "I3": [ 1149 ],
            "O": [ 1072 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1105 ],
            "CO": [ 1149 ],
            "I0": [ 1103 ],
            "I1": [ 1104 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1150 ],
            "E": [ 49 ],
            "Q": [ 479 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1151 ],
            "E": [ 49 ],
            "Q": [ 421 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1152 ],
            "E": [ 49 ],
            "Q": [ 388 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1153 ],
            "I2": [ 1154 ],
            "I3": [ 1155 ],
            "O": [ 1152 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1156 ],
            "CO": [ 1155 ],
            "I0": [ 1157 ],
            "I1": [ 1158 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1159 ],
            "E": [ 49 ],
            "Q": [ 390 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1157 ],
            "I2": [ 1158 ],
            "I3": [ 1156 ],
            "O": [ 1159 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1160 ],
            "CO": [ 1156 ],
            "I0": [ 1161 ],
            "I1": [ 1162 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1163 ],
            "E": [ 49 ],
            "Q": [ 396 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1161 ],
            "I2": [ 1162 ],
            "I3": [ 1160 ],
            "O": [ 1163 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1164 ],
            "CO": [ 1160 ],
            "I0": [ 1165 ],
            "I1": [ 1166 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1167 ],
            "E": [ 49 ],
            "Q": [ 404 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1165 ],
            "I2": [ 1166 ],
            "I3": [ 1164 ],
            "O": [ 1167 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1168 ],
            "CO": [ 1164 ],
            "I0": [ 1169 ],
            "I1": [ 1170 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1171 ],
            "E": [ 49 ],
            "Q": [ 411 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1169 ],
            "I2": [ 1170 ],
            "I3": [ 1168 ],
            "O": [ 1171 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 1168 ],
            "I0": [ 1172 ],
            "I1": [ 1173 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1174 ],
            "E": [ 49 ],
            "Q": [ 417 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1172 ],
            "I2": [ 1173 ],
            "I3": [ "0" ],
            "O": [ 1174 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1151 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1178 ],
            "CO": [ 1177 ],
            "I0": [ 1179 ],
            "I1": [ 1180 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1181 ],
            "E": [ 49 ],
            "Q": [ 423 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1179 ],
            "I2": [ 1180 ],
            "I3": [ 1178 ],
            "O": [ 1181 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1182 ],
            "CO": [ 1178 ],
            "I0": [ 1183 ],
            "I1": [ 1184 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1185 ],
            "E": [ 49 ],
            "Q": [ 431 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1183 ],
            "I2": [ 1184 ],
            "I3": [ 1182 ],
            "O": [ 1185 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1186 ],
            "CO": [ 1182 ],
            "I0": [ 1187 ],
            "I1": [ 1188 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1189 ],
            "E": [ 49 ],
            "Q": [ 438 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1187 ],
            "I2": [ 1188 ],
            "I3": [ 1186 ],
            "O": [ 1189 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1190 ],
            "CO": [ 1186 ],
            "I0": [ 1191 ],
            "I1": [ 1192 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1193 ],
            "E": [ 49 ],
            "Q": [ 445 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1191 ],
            "I2": [ 1192 ],
            "I3": [ 1190 ],
            "O": [ 1193 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1194 ],
            "CO": [ 1190 ],
            "I0": [ 1195 ],
            "I1": [ 1196 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1197 ],
            "E": [ 49 ],
            "Q": [ 451 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1195 ],
            "I2": [ 1196 ],
            "I3": [ 1194 ],
            "O": [ 1197 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1198 ],
            "CO": [ 1194 ],
            "I0": [ 1199 ],
            "I1": [ 1200 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1201 ],
            "E": [ 49 ],
            "Q": [ 458 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1199 ],
            "I2": [ 1200 ],
            "I3": [ 1198 ],
            "O": [ 1201 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1202 ],
            "CO": [ 1198 ],
            "I0": [ 1203 ],
            "I1": [ 1204 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1205 ],
            "E": [ 49 ],
            "Q": [ 465 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1203 ],
            "I2": [ 1204 ],
            "I3": [ 1202 ],
            "O": [ 1205 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1206 ],
            "CO": [ 1202 ],
            "I0": [ 1207 ],
            "I1": [ 1208 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1209 ],
            "E": [ 49 ],
            "Q": [ 473 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1207 ],
            "I2": [ 1208 ],
            "I3": [ 1206 ],
            "O": [ 1209 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1155 ],
            "CO": [ 1206 ],
            "I0": [ 1153 ],
            "I1": [ 1154 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1210 ],
            "I2": [ 1211 ],
            "I3": [ 1212 ],
            "O": [ 1150 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1177 ],
            "CO": [ 1212 ],
            "I0": [ 1175 ],
            "I1": [ 1176 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 933 ],
            "E": [ 49 ],
            "Q": [ 1213 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 932 ],
            "E": [ 49 ],
            "Q": [ 1214 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 923 ],
            "E": [ 49 ],
            "Q": [ 1215 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 922 ],
            "E": [ 49 ],
            "Q": [ 1216 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 921 ],
            "E": [ 49 ],
            "Q": [ 1217 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 920 ],
            "E": [ 49 ],
            "Q": [ 1218 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 919 ],
            "E": [ 49 ],
            "Q": [ 1219 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 918 ],
            "E": [ 49 ],
            "Q": [ 1220 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 917 ],
            "E": [ 49 ],
            "Q": [ 1221 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 931 ],
            "E": [ 49 ],
            "Q": [ 1222 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 930 ],
            "E": [ 49 ],
            "Q": [ 1223 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 929 ],
            "E": [ 49 ],
            "Q": [ 1224 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 928 ],
            "E": [ 49 ],
            "Q": [ 1225 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 927 ],
            "E": [ 49 ],
            "Q": [ 1226 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 926 ],
            "E": [ 49 ],
            "Q": [ 1227 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 925 ],
            "E": [ 49 ],
            "Q": [ 1228 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 924 ],
            "E": [ 49 ],
            "Q": [ 1229 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1230 ],
            "E": [ 49 ],
            "Q": [ 1148 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1231 ],
            "E": [ 49 ],
            "Q": [ 1103 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1232 ],
            "E": [ 49 ],
            "Q": [ 1075 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1215 ],
            "I3": [ 1233 ],
            "O": [ 1232 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1234 ],
            "CO": [ 1233 ],
            "I0": [ "0" ],
            "I1": [ 1216 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1235 ],
            "E": [ 49 ],
            "Q": [ 1080 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1216 ],
            "I3": [ 1234 ],
            "O": [ 1235 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1236 ],
            "CO": [ 1234 ],
            "I0": [ "0" ],
            "I1": [ 1217 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1237 ],
            "E": [ 49 ],
            "Q": [ 1085 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1217 ],
            "I3": [ 1236 ],
            "O": [ 1237 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1238 ],
            "CO": [ 1236 ],
            "I0": [ "0" ],
            "I1": [ 1218 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1239 ],
            "E": [ 49 ],
            "Q": [ 1090 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1218 ],
            "I3": [ 1238 ],
            "O": [ 1239 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1240 ],
            "CO": [ 1238 ],
            "I0": [ "0" ],
            "I1": [ 1219 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1241 ],
            "E": [ 49 ],
            "Q": [ 1095 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1219 ],
            "I3": [ 1240 ],
            "O": [ 1241 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1221 ],
            "CO": [ 1240 ],
            "I0": [ "0" ],
            "I1": [ 1220 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1242 ],
            "E": [ 49 ],
            "Q": [ 1099 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1220 ],
            "I3": [ 1221 ],
            "O": [ 1242 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1214 ],
            "I3": [ 1243 ],
            "O": [ 1231 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1244 ],
            "CO": [ 1243 ],
            "I0": [ "0" ],
            "I1": [ 1222 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1245 ],
            "E": [ 49 ],
            "Q": [ 1108 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1222 ],
            "I3": [ 1244 ],
            "O": [ 1245 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1246 ],
            "CO": [ 1244 ],
            "I0": [ "0" ],
            "I1": [ 1223 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1247 ],
            "E": [ 49 ],
            "Q": [ 1113 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1223 ],
            "I3": [ 1246 ],
            "O": [ 1247 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1248 ],
            "CO": [ 1246 ],
            "I0": [ "0" ],
            "I1": [ 1224 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1249 ],
            "E": [ 49 ],
            "Q": [ 1118 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1224 ],
            "I3": [ 1248 ],
            "O": [ 1249 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1250 ],
            "CO": [ 1248 ],
            "I0": [ "0" ],
            "I1": [ 1225 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1251 ],
            "E": [ 49 ],
            "Q": [ 1123 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1225 ],
            "I3": [ 1250 ],
            "O": [ 1251 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1252 ],
            "CO": [ 1250 ],
            "I0": [ "0" ],
            "I1": [ 1226 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1253 ],
            "E": [ 49 ],
            "Q": [ 1128 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1226 ],
            "I3": [ 1252 ],
            "O": [ 1253 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1254 ],
            "CO": [ 1252 ],
            "I0": [ "0" ],
            "I1": [ 1227 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1255 ],
            "E": [ 49 ],
            "Q": [ 1133 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1227 ],
            "I3": [ 1254 ],
            "O": [ 1255 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1256 ],
            "CO": [ 1254 ],
            "I0": [ "0" ],
            "I1": [ 1228 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1257 ],
            "E": [ 49 ],
            "Q": [ 1138 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1228 ],
            "I3": [ 1256 ],
            "O": [ 1257 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1258 ],
            "CO": [ 1256 ],
            "I0": [ "0" ],
            "I1": [ 1229 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1259 ],
            "E": [ 49 ],
            "Q": [ 1143 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1229 ],
            "I3": [ 1258 ],
            "O": [ 1259 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1233 ],
            "CO": [ 1258 ],
            "I0": [ "0" ],
            "I1": [ 1215 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1213 ],
            "I3": [ 1260 ],
            "O": [ 1230 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1243 ],
            "CO": [ 1260 ],
            "I0": [ "0" ],
            "I1": [ 1214 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 882 ],
            "E": [ 49 ],
            "Q": [ 1261 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 881 ],
            "E": [ 49 ],
            "Q": [ 1262 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 872 ],
            "E": [ 49 ],
            "Q": [ 1263 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 871 ],
            "E": [ 49 ],
            "Q": [ 1264 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 870 ],
            "E": [ 49 ],
            "Q": [ 1265 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 869 ],
            "E": [ 49 ],
            "Q": [ 1266 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 868 ],
            "E": [ 49 ],
            "Q": [ 1267 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 867 ],
            "E": [ 49 ],
            "Q": [ 1268 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 866 ],
            "E": [ 49 ],
            "Q": [ 1269 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 880 ],
            "E": [ 49 ],
            "Q": [ 1270 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 879 ],
            "E": [ 49 ],
            "Q": [ 1271 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 878 ],
            "E": [ 49 ],
            "Q": [ 1272 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 877 ],
            "E": [ 49 ],
            "Q": [ 1273 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 876 ],
            "E": [ 49 ],
            "Q": [ 1274 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 875 ],
            "E": [ 49 ],
            "Q": [ 1275 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 874 ],
            "E": [ 49 ],
            "Q": [ 1276 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 873 ],
            "E": [ 49 ],
            "Q": [ 1277 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1278 ],
            "E": [ 49 ],
            "Q": [ 1211 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1279 ],
            "E": [ 49 ],
            "Q": [ 1176 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1280 ],
            "E": [ 49 ],
            "Q": [ 1154 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1263 ],
            "I3": [ 1281 ],
            "O": [ 1280 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1282 ],
            "CO": [ 1281 ],
            "I0": [ "0" ],
            "I1": [ 1264 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1283 ],
            "E": [ 49 ],
            "Q": [ 1158 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1264 ],
            "I3": [ 1282 ],
            "O": [ 1283 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1284 ],
            "CO": [ 1282 ],
            "I0": [ "0" ],
            "I1": [ 1265 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1285 ],
            "E": [ 49 ],
            "Q": [ 1162 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1265 ],
            "I3": [ 1284 ],
            "O": [ 1285 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1286 ],
            "CO": [ 1284 ],
            "I0": [ "0" ],
            "I1": [ 1266 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1287 ],
            "E": [ 49 ],
            "Q": [ 1166 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1266 ],
            "I3": [ 1286 ],
            "O": [ 1287 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1288 ],
            "CO": [ 1286 ],
            "I0": [ "0" ],
            "I1": [ 1267 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1289 ],
            "E": [ 49 ],
            "Q": [ 1170 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1267 ],
            "I3": [ 1288 ],
            "O": [ 1289 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1269 ],
            "CO": [ 1288 ],
            "I0": [ "0" ],
            "I1": [ 1268 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1290 ],
            "E": [ 49 ],
            "Q": [ 1173 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1268 ],
            "I3": [ 1269 ],
            "O": [ 1290 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1262 ],
            "I3": [ 1291 ],
            "O": [ 1279 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1292 ],
            "CO": [ 1291 ],
            "I0": [ "0" ],
            "I1": [ 1270 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1293 ],
            "E": [ 49 ],
            "Q": [ 1180 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1270 ],
            "I3": [ 1292 ],
            "O": [ 1293 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1294 ],
            "CO": [ 1292 ],
            "I0": [ "0" ],
            "I1": [ 1271 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1295 ],
            "E": [ 49 ],
            "Q": [ 1184 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1271 ],
            "I3": [ 1294 ],
            "O": [ 1295 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1296 ],
            "CO": [ 1294 ],
            "I0": [ "0" ],
            "I1": [ 1272 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1297 ],
            "E": [ 49 ],
            "Q": [ 1188 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1272 ],
            "I3": [ 1296 ],
            "O": [ 1297 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1298 ],
            "CO": [ 1296 ],
            "I0": [ "0" ],
            "I1": [ 1273 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1299 ],
            "E": [ 49 ],
            "Q": [ 1192 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1273 ],
            "I3": [ 1298 ],
            "O": [ 1299 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1300 ],
            "CO": [ 1298 ],
            "I0": [ "0" ],
            "I1": [ 1274 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1301 ],
            "E": [ 49 ],
            "Q": [ 1196 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1274 ],
            "I3": [ 1300 ],
            "O": [ 1301 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1302 ],
            "CO": [ 1300 ],
            "I0": [ "0" ],
            "I1": [ 1275 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1303 ],
            "E": [ 49 ],
            "Q": [ 1200 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1275 ],
            "I3": [ 1302 ],
            "O": [ 1303 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1304 ],
            "CO": [ 1302 ],
            "I0": [ "0" ],
            "I1": [ 1276 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1305 ],
            "E": [ 49 ],
            "Q": [ 1204 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1276 ],
            "I3": [ 1304 ],
            "O": [ 1305 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1306 ],
            "CO": [ 1304 ],
            "I0": [ "0" ],
            "I1": [ 1277 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1307 ],
            "E": [ 49 ],
            "Q": [ 1208 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1277 ],
            "I3": [ 1306 ],
            "O": [ 1307 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1281 ],
            "CO": [ 1306 ],
            "I0": [ "0" ],
            "I1": [ 1263 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1261 ],
            "I3": [ 1308 ],
            "O": [ 1278 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1291 ],
            "CO": [ 1308 ],
            "I0": [ "0" ],
            "I1": [ 1262 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1069 ],
            "E": [ 49 ],
            "Q": [ 1309 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1068 ],
            "E": [ 49 ],
            "Q": [ 1310 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1059 ],
            "E": [ 49 ],
            "Q": [ 1311 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1058 ],
            "E": [ 49 ],
            "Q": [ 1312 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1057 ],
            "E": [ 49 ],
            "Q": [ 1313 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1056 ],
            "E": [ 49 ],
            "Q": [ 1314 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1055 ],
            "E": [ 49 ],
            "Q": [ 1315 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1054 ],
            "E": [ 49 ],
            "Q": [ 1316 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1053 ],
            "E": [ 49 ],
            "Q": [ 1317 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1067 ],
            "E": [ 49 ],
            "Q": [ 1318 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1066 ],
            "E": [ 49 ],
            "Q": [ 1319 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1065 ],
            "E": [ 49 ],
            "Q": [ 1320 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1064 ],
            "E": [ 49 ],
            "Q": [ 1321 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1063 ],
            "E": [ 49 ],
            "Q": [ 1322 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1062 ],
            "E": [ 49 ],
            "Q": [ 1323 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1061 ],
            "E": [ 49 ],
            "Q": [ 1324 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1060 ],
            "E": [ 49 ],
            "Q": [ 1325 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1326 ],
            "E": [ 49 ],
            "Q": [ 1210 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1327 ],
            "E": [ 49 ],
            "Q": [ 1175 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1328 ],
            "E": [ 49 ],
            "Q": [ 1153 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1311 ],
            "I3": [ 1329 ],
            "O": [ 1328 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1330 ],
            "CO": [ 1329 ],
            "I0": [ "0" ],
            "I1": [ 1312 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1331 ],
            "E": [ 49 ],
            "Q": [ 1157 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1312 ],
            "I3": [ 1330 ],
            "O": [ 1331 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1332 ],
            "CO": [ 1330 ],
            "I0": [ "0" ],
            "I1": [ 1313 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1333 ],
            "E": [ 49 ],
            "Q": [ 1161 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1313 ],
            "I3": [ 1332 ],
            "O": [ 1333 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1334 ],
            "CO": [ 1332 ],
            "I0": [ "0" ],
            "I1": [ 1314 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1335 ],
            "E": [ 49 ],
            "Q": [ 1165 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1314 ],
            "I3": [ 1334 ],
            "O": [ 1335 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1336 ],
            "CO": [ 1334 ],
            "I0": [ "0" ],
            "I1": [ 1315 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1337 ],
            "E": [ 49 ],
            "Q": [ 1169 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1315 ],
            "I3": [ 1336 ],
            "O": [ 1337 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1317 ],
            "CO": [ 1336 ],
            "I0": [ "0" ],
            "I1": [ 1316 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1338 ],
            "E": [ 49 ],
            "Q": [ 1172 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1316 ],
            "I3": [ 1317 ],
            "O": [ 1338 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1310 ],
            "I3": [ 1339 ],
            "O": [ 1327 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1340 ],
            "CO": [ 1339 ],
            "I0": [ "0" ],
            "I1": [ 1318 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1341 ],
            "E": [ 49 ],
            "Q": [ 1179 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1318 ],
            "I3": [ 1340 ],
            "O": [ 1341 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1342 ],
            "CO": [ 1340 ],
            "I0": [ "0" ],
            "I1": [ 1319 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1343 ],
            "E": [ 49 ],
            "Q": [ 1183 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1319 ],
            "I3": [ 1342 ],
            "O": [ 1343 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1344 ],
            "CO": [ 1342 ],
            "I0": [ "0" ],
            "I1": [ 1320 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1345 ],
            "E": [ 49 ],
            "Q": [ 1187 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1320 ],
            "I3": [ 1344 ],
            "O": [ 1345 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1346 ],
            "CO": [ 1344 ],
            "I0": [ "0" ],
            "I1": [ 1321 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1347 ],
            "E": [ 49 ],
            "Q": [ 1191 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1321 ],
            "I3": [ 1346 ],
            "O": [ 1347 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1348 ],
            "CO": [ 1346 ],
            "I0": [ "0" ],
            "I1": [ 1322 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1349 ],
            "E": [ 49 ],
            "Q": [ 1195 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1322 ],
            "I3": [ 1348 ],
            "O": [ 1349 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1350 ],
            "CO": [ 1348 ],
            "I0": [ "0" ],
            "I1": [ 1323 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1351 ],
            "E": [ 49 ],
            "Q": [ 1199 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1323 ],
            "I3": [ 1350 ],
            "O": [ 1351 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1352 ],
            "CO": [ 1350 ],
            "I0": [ "0" ],
            "I1": [ 1324 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1353 ],
            "E": [ 49 ],
            "Q": [ 1203 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1324 ],
            "I3": [ 1352 ],
            "O": [ 1353 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1354 ],
            "CO": [ 1352 ],
            "I0": [ "0" ],
            "I1": [ 1325 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1355 ],
            "E": [ 49 ],
            "Q": [ 1207 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1325 ],
            "I3": [ 1354 ],
            "O": [ 1355 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1329 ],
            "CO": [ 1354 ],
            "I0": [ "0" ],
            "I1": [ 1311 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1309 ],
            "I3": [ 1356 ],
            "O": [ 1326 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1339 ],
            "CO": [ 1356 ],
            "I0": [ "0" ],
            "I1": [ 1310 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1034 ],
            "E": [ 49 ],
            "Q": [ 1357 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1033 ],
            "E": [ 49 ],
            "Q": [ 1358 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1024 ],
            "E": [ 49 ],
            "Q": [ 1359 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1023 ],
            "E": [ 49 ],
            "Q": [ 1360 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1022 ],
            "E": [ 49 ],
            "Q": [ 1361 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1021 ],
            "E": [ 49 ],
            "Q": [ 1362 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1020 ],
            "E": [ 49 ],
            "Q": [ 1363 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1019 ],
            "E": [ 49 ],
            "Q": [ 1364 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1018 ],
            "E": [ 49 ],
            "Q": [ 1365 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1032 ],
            "E": [ 49 ],
            "Q": [ 1366 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1031 ],
            "E": [ 49 ],
            "Q": [ 1367 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1030 ],
            "E": [ 49 ],
            "Q": [ 1368 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1029 ],
            "E": [ 49 ],
            "Q": [ 1369 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1028 ],
            "E": [ 49 ],
            "Q": [ 1370 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1027 ],
            "E": [ 49 ],
            "Q": [ 1371 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1026 ],
            "E": [ 49 ],
            "Q": [ 1372 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1025 ],
            "E": [ 49 ],
            "Q": [ 1373 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1374 ],
            "E": [ 49 ],
            "Q": [ 1147 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1375 ],
            "E": [ 49 ],
            "Q": [ 1106 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1376 ],
            "E": [ 49 ],
            "Q": [ 1078 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1359 ],
            "I3": [ 1377 ],
            "O": [ 1376 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1378 ],
            "CO": [ 1377 ],
            "I0": [ "0" ],
            "I1": [ 1360 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1379 ],
            "E": [ 49 ],
            "Q": [ 1083 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1360 ],
            "I3": [ 1378 ],
            "O": [ 1379 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1380 ],
            "CO": [ 1378 ],
            "I0": [ "0" ],
            "I1": [ 1361 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1381 ],
            "E": [ 49 ],
            "Q": [ 1088 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1361 ],
            "I3": [ 1380 ],
            "O": [ 1381 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1382 ],
            "CO": [ 1380 ],
            "I0": [ "0" ],
            "I1": [ 1362 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1383 ],
            "E": [ 49 ],
            "Q": [ 1093 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1362 ],
            "I3": [ 1382 ],
            "O": [ 1383 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1384 ],
            "CO": [ 1382 ],
            "I0": [ "0" ],
            "I1": [ 1363 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1385 ],
            "E": [ 49 ],
            "Q": [ 1098 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1363 ],
            "I3": [ 1384 ],
            "O": [ 1385 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1365 ],
            "CO": [ 1384 ],
            "I0": [ "0" ],
            "I1": [ 1364 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1386 ],
            "E": [ 49 ],
            "Q": [ 1102 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1364 ],
            "I3": [ 1365 ],
            "O": [ 1386 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1358 ],
            "I3": [ 1387 ],
            "O": [ 1375 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1388 ],
            "CO": [ 1387 ],
            "I0": [ "0" ],
            "I1": [ 1366 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1389 ],
            "E": [ 49 ],
            "Q": [ 1111 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1366 ],
            "I3": [ 1388 ],
            "O": [ 1389 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1390 ],
            "CO": [ 1388 ],
            "I0": [ "0" ],
            "I1": [ 1367 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1391 ],
            "E": [ 49 ],
            "Q": [ 1116 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1367 ],
            "I3": [ 1390 ],
            "O": [ 1391 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1392 ],
            "CO": [ 1390 ],
            "I0": [ "0" ],
            "I1": [ 1368 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1393 ],
            "E": [ 49 ],
            "Q": [ 1121 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1368 ],
            "I3": [ 1392 ],
            "O": [ 1393 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1394 ],
            "CO": [ 1392 ],
            "I0": [ "0" ],
            "I1": [ 1369 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1395 ],
            "E": [ 49 ],
            "Q": [ 1126 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1369 ],
            "I3": [ 1394 ],
            "O": [ 1395 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1396 ],
            "CO": [ 1394 ],
            "I0": [ "0" ],
            "I1": [ 1370 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1397 ],
            "E": [ 49 ],
            "Q": [ 1131 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1370 ],
            "I3": [ 1396 ],
            "O": [ 1397 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1398 ],
            "CO": [ 1396 ],
            "I0": [ "0" ],
            "I1": [ 1371 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1399 ],
            "E": [ 49 ],
            "Q": [ 1136 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1371 ],
            "I3": [ 1398 ],
            "O": [ 1399 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1400 ],
            "CO": [ 1398 ],
            "I0": [ "0" ],
            "I1": [ 1372 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1401 ],
            "E": [ 49 ],
            "Q": [ 1141 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1372 ],
            "I3": [ 1400 ],
            "O": [ 1401 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1402 ],
            "CO": [ 1400 ],
            "I0": [ "0" ],
            "I1": [ 1373 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:62.1-94.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1403 ],
            "E": [ 49 ],
            "Q": [ 1146 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1373 ],
            "I3": [ 1402 ],
            "O": [ 1403 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1377 ],
            "CO": [ 1402 ],
            "I0": [ "0" ],
            "I1": [ 1359 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1357 ],
            "I3": [ 1404 ],
            "O": [ 1374 ]
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1387 ],
            "CO": [ 1404 ],
            "I0": [ "0" ],
            "I1": [ 1358 ]
          }
        },
        "top_spectrum_analyser.top_control": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\spectrum_analyser.sv:221.9-236.2",
            "hdlname": "top_spectrum_analyser top_control",
            "module": "control",
            "module_src": "src\\fft_control.sv:5.1-90.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\fft_control.sv:75.19-86.2",
            "hdlname": "top_spectrum_analyser top_control control_address_generator",
            "module": "address_generator",
            "module_src": "src\\address_generator.sv:12.1-214.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1405 ],
            "E": [ 56 ],
            "Q": [ 62 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1406 ],
            "E": [ 56 ],
            "Q": [ 63 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ "0" ],
            "I2": [ 63 ],
            "I3": [ 1407 ],
            "O": [ 1406 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1408 ],
            "CO": [ 1407 ],
            "I0": [ "0" ],
            "I1": [ 64 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1409 ],
            "E": [ 56 ],
            "Q": [ 64 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ "0" ],
            "I2": [ 64 ],
            "I3": [ 1408 ],
            "O": [ 1409 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1410 ],
            "CO": [ 1408 ],
            "I0": [ "0" ],
            "I1": [ 65 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1411 ],
            "E": [ 56 ],
            "Q": [ 65 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ "0" ],
            "I2": [ 65 ],
            "I3": [ 1410 ],
            "O": [ 1411 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1412 ],
            "CO": [ 1410 ],
            "I0": [ "0" ],
            "I1": [ 66 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1413 ],
            "E": [ 56 ],
            "Q": [ 66 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ "0" ],
            "I2": [ 66 ],
            "I3": [ 1412 ],
            "O": [ 1413 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1414 ],
            "CO": [ 1412 ],
            "I0": [ "0" ],
            "I1": [ 67 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1415 ],
            "E": [ 56 ],
            "Q": [ 67 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ "0" ],
            "I2": [ 67 ],
            "I3": [ 1414 ],
            "O": [ 1415 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1416 ],
            "CO": [ 1414 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1417 ],
            "E": [ 56 ],
            "Q": [ 68 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 1416 ],
            "O": [ 1417 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 59 ],
            "CO": [ 1416 ],
            "I0": [ "0" ],
            "I1": [ 58 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1418 ],
            "E": [ 56 ],
            "Q": [ 58 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ "0" ],
            "I2": [ 58 ],
            "I3": [ 59 ],
            "O": [ 1418 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1419 ],
            "E": [ 56 ],
            "Q": [ 59 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 59 ],
            "I3": [ 55 ],
            "O": [ 1419 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ "0" ],
            "I2": [ 62 ],
            "I3": [ 1420 ],
            "O": [ 1405 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1407 ],
            "CO": [ 1420 ],
            "I0": [ "0" ],
            "I1": [ 63 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1421 ],
            "E": [ 57 ],
            "Q": [ 99 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1422 ],
            "E": [ 57 ],
            "Q": [ 100 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:65.38-65.55|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ "0" ],
            "I2": [ 100 ],
            "I3": [ 1423 ],
            "O": [ 1422 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\fft_control.sv:65.38-65.55|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 103 ],
            "CO": [ 1423 ],
            "I0": [ "0" ],
            "I1": [ 102 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1424 ],
            "E": [ 57 ],
            "Q": [ 102 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1425 ],
            "I2": [ 53 ],
            "I3": [ 55 ],
            "O": [ 1424 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1425 ],
            "I3": [ 99 ],
            "O": [ 188 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 67 ],
            "I2": [ 68 ],
            "I3": [ 195 ],
            "O": [ 189 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 58 ],
            "I2": [ 59 ],
            "I3": [ 195 ],
            "O": [ 190 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 103 ],
            "I3": [ 99 ],
            "O": [ 195 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:191.38-191.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 185 ],
            "I3": [ 182 ],
            "O": [ 1425 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:48.1-73.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1426 ],
            "E": [ 57 ],
            "Q": [ 103 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 103 ],
            "I3": [ 55 ],
            "O": [ 1426 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:65.38-65.55|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 53 ],
            "I1": [ 55 ],
            "I2": [ 99 ],
            "I3": [ 1427 ],
            "O": [ 1421 ]
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\fft_control.sv:65.38-65.55|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1423 ],
            "CO": [ 1427 ],
            "I0": [ "0" ],
            "I1": [ 100 ]
          }
        },
        "top_spectrum_analyser.top_control.en_counter_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:31.1-46.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 54 ],
            "E": [ 1428 ],
            "Q": [ 263 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.en_counter_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 47 ],
            "I2": [ 49 ],
            "I3": [ 55 ],
            "O": [ 56 ]
          }
        },
        "top_spectrum_analyser.top_control.o_active_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:31.1-46.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 54 ],
            "E": [ 1428 ],
            "Q": [ 46 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_control.o_active_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 47 ],
            "I1": [ 54 ],
            "I2": [ 49 ],
            "I3": [ 55 ],
            "O": [ 1428 ]
          }
        },
        "top_spectrum_analyser.top_grapher": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\spectrum_analyser.sv:354.9-371.2",
            "hdlname": "top_spectrum_analyser top_grapher",
            "module": "grapher",
            "module_src": "src\\grapher.sv:13.1-258.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\grapher.sv:62.12-69.2",
            "hdlname": "top_spectrum_analyser top_grapher grapher_hvsync_gen",
            "module": "hvsync_gen",
            "module_src": "src\\hvsync_gen.sv:9.1-47.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1429 ],
            "Q": [ 1430 ],
            "R": [ 1431 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1432 ],
            "Q": [ 1433 ],
            "R": [ 1431 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1433 ],
            "I3": [ 1434 ],
            "O": [ 1432 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1435 ],
            "CO": [ 1434 ],
            "I0": [ "0" ],
            "I1": [ 1436 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1437 ],
            "Q": [ 1436 ],
            "R": [ 1431 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1436 ],
            "I3": [ 1435 ],
            "O": [ 1437 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1438 ],
            "CO": [ 1435 ],
            "I0": [ "0" ],
            "I1": [ 1439 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1440 ],
            "Q": [ 1439 ],
            "R": [ 1431 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1439 ],
            "I3": [ 1438 ],
            "O": [ 1440 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1441 ],
            "CO": [ 1438 ],
            "I0": [ "0" ],
            "I1": [ 1442 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1443 ],
            "Q": [ 1442 ],
            "R": [ 1431 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1442 ],
            "I3": [ 1441 ],
            "O": [ 1443 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1444 ],
            "CO": [ 1441 ],
            "I0": [ "0" ],
            "I1": [ 1445 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1446 ],
            "Q": [ 1445 ],
            "R": [ 1431 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1445 ],
            "I3": [ 1444 ],
            "O": [ 1446 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1447 ],
            "CO": [ 1444 ],
            "I0": [ "0" ],
            "I1": [ 1448 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1449 ],
            "Q": [ 1448 ],
            "R": [ 1431 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1448 ],
            "I3": [ 1447 ],
            "O": [ 1449 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1450 ],
            "CO": [ 1447 ],
            "I0": [ "0" ],
            "I1": [ 1451 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1452 ],
            "Q": [ 1451 ],
            "R": [ 1431 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1451 ],
            "I3": [ 1450 ],
            "O": [ 1452 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1453 ],
            "CO": [ 1450 ],
            "I0": [ "0" ],
            "I1": [ 1454 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1455 ],
            "Q": [ 1454 ],
            "R": [ 1431 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1454 ],
            "I3": [ 1453 ],
            "O": [ 1455 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1456 ],
            "Q": [ 1453 ],
            "R": [ 1431 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1453 ],
            "O": [ 1456 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1430 ],
            "I3": [ 1457 ],
            "O": [ 1429 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1434 ],
            "CO": [ 1457 ],
            "I0": [ "0" ],
            "I1": [ 1433 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1442 ],
            "I1": [ 1445 ],
            "I2": [ 1458 ],
            "I3": [ 1459 ],
            "O": [ 1431 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1430 ],
            "I1": [ 1433 ],
            "I2": [ 1436 ],
            "I3": [ 1439 ],
            "O": [ 1458 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1448 ],
            "I1": [ 1451 ],
            "I2": [ 1454 ],
            "I3": [ 1453 ],
            "O": [ 1459 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:37.1-40.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1460 ],
            "Q": [ 1461 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1462 ],
            "I2": [ 1463 ],
            "I3": [ 1464 ],
            "O": [ 1460 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.18-38.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1465 ],
            "CO": [ 1462 ],
            "I0": [ 1430 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.18-38.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1466 ],
            "CO": [ 1465 ],
            "I0": [ 1433 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.18-38.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1467 ],
            "CO": [ 1466 ],
            "I0": [ 1436 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.18-38.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1468 ],
            "CO": [ 1467 ],
            "I0": [ 1439 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.18-38.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1445 ],
            "CO": [ 1468 ],
            "I0": [ 1442 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1469 ],
            "CO": [ 1463 ],
            "I0": [ 1430 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1470 ],
            "CO": [ 1469 ],
            "I0": [ 1433 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1471 ],
            "CO": [ 1470 ],
            "I0": [ 1436 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1472 ],
            "CO": [ 1471 ],
            "I0": [ 1439 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1473 ],
            "CO": [ 1472 ],
            "I0": [ 1442 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1474 ],
            "CO": [ 1473 ],
            "I0": [ 1445 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1475 ],
            "CO": [ 1474 ],
            "I0": [ 1448 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1476 ],
            "CO": [ 1475 ],
            "I0": [ 1451 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1453 ],
            "CO": [ 1476 ],
            "I0": [ 1454 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1433 ],
            "I3": [ 1445 ],
            "O": [ 1464 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:37.1-40.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1477 ],
            "Q": [ 1478 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1479 ],
            "I3": [ 1480 ],
            "O": [ 1477 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1481 ],
            "CO": [ 1479 ],
            "I0": [ 1482 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1483 ],
            "CO": [ 1481 ],
            "I0": [ 1484 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1485 ],
            "CO": [ 1483 ],
            "I0": [ 1486 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1487 ],
            "CO": [ 1485 ],
            "I0": [ 1488 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1489 ],
            "CO": [ 1487 ],
            "I0": [ 1490 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1491 ],
            "CO": [ 1489 ],
            "I0": [ 1492 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1493 ],
            "CO": [ 1491 ],
            "I0": [ 1494 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1495 ],
            "CO": [ 1493 ],
            "I0": [ 1496 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1482 ],
            "I3": [ 1497 ],
            "O": [ 1480 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1492 ],
            "I3": [ 1496 ],
            "O": [ 1497 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1498 ],
            "E": [ 1431 ],
            "Q": [ 1482 ],
            "R": [ 1499 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1500 ],
            "E": [ 1431 ],
            "Q": [ 1484 ],
            "R": [ 1499 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1484 ],
            "I3": [ 1501 ],
            "O": [ 1500 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1502 ],
            "CO": [ 1501 ],
            "I0": [ "0" ],
            "I1": [ 1486 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1503 ],
            "E": [ 1431 ],
            "Q": [ 1486 ],
            "R": [ 1499 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1486 ],
            "I3": [ 1502 ],
            "O": [ 1503 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1504 ],
            "CO": [ 1502 ],
            "I0": [ "0" ],
            "I1": [ 1488 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1505 ],
            "E": [ 1431 ],
            "Q": [ 1488 ],
            "R": [ 1499 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1488 ],
            "I3": [ 1504 ],
            "O": [ 1505 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1506 ],
            "CO": [ 1504 ],
            "I0": [ "0" ],
            "I1": [ 1490 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1507 ],
            "E": [ 1431 ],
            "Q": [ 1490 ],
            "R": [ 1499 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1490 ],
            "I3": [ 1506 ],
            "O": [ 1507 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1508 ],
            "CO": [ 1506 ],
            "I0": [ "0" ],
            "I1": [ 1492 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1509 ],
            "E": [ 1431 ],
            "Q": [ 1492 ],
            "R": [ 1499 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1492 ],
            "I3": [ 1508 ],
            "O": [ 1509 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1510 ],
            "CO": [ 1508 ],
            "I0": [ "0" ],
            "I1": [ 1494 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1511 ],
            "E": [ 1431 ],
            "Q": [ 1494 ],
            "R": [ 1499 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1494 ],
            "I3": [ 1510 ],
            "O": [ 1511 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1512 ],
            "CO": [ 1510 ],
            "I0": [ "0" ],
            "I1": [ 1496 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1513 ],
            "E": [ 1431 ],
            "Q": [ 1496 ],
            "R": [ 1499 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1496 ],
            "I3": [ 1512 ],
            "O": [ 1513 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1514 ],
            "CO": [ 1512 ],
            "I0": [ "0" ],
            "I1": [ 1495 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1515 ],
            "E": [ 1431 ],
            "Q": [ 1495 ],
            "R": [ 1499 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1495 ],
            "I3": [ 1514 ],
            "O": [ 1515 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:21.1-35.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1516 ],
            "E": [ 1431 ],
            "Q": [ 1514 ],
            "R": [ 1499 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1514 ],
            "O": [ 1516 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1482 ],
            "I3": [ 1517 ],
            "O": [ 1498 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1501 ],
            "CO": [ 1517 ],
            "I0": [ "0" ],
            "I1": [ 1484 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1492 ],
            "I1": [ 1494 ],
            "I2": [ 1518 ],
            "I3": [ 1519 ],
            "O": [ 1499 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1490 ],
            "I1": [ 1496 ],
            "I2": [ 1495 ],
            "I3": [ 1514 ],
            "O": [ 1518 ]
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1482 ],
            "I1": [ 1484 ],
            "I2": [ 1486 ],
            "I3": [ 1488 ],
            "O": [ 1519 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1520 ],
            "Q": [ 37 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1521 ],
            "Q": [ 1522 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1523 ],
            "Q": [ 1524 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1524 ],
            "I3": [ 1525 ],
            "O": [ 1523 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1526 ],
            "CO": [ 1525 ],
            "I0": [ "0" ],
            "I1": [ 1527 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1528 ],
            "Q": [ 1527 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1527 ],
            "I3": [ 1526 ],
            "O": [ 1528 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1529 ],
            "CO": [ 1526 ],
            "I0": [ "0" ],
            "I1": [ 1530 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1531 ],
            "Q": [ 1530 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1530 ],
            "I3": [ 1529 ],
            "O": [ 1531 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1532 ],
            "CO": [ 1529 ],
            "I0": [ "0" ],
            "I1": [ 1533 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1534 ],
            "Q": [ 1533 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1533 ],
            "I3": [ 1532 ],
            "O": [ 1534 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1535 ],
            "CO": [ 1532 ],
            "I0": [ "0" ],
            "I1": [ 1536 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1537 ],
            "Q": [ 1536 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1536 ],
            "I3": [ 1535 ],
            "O": [ 1537 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1538 ],
            "CO": [ 1535 ],
            "I0": [ "0" ],
            "I1": [ 1539 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1540 ],
            "Q": [ 1539 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1539 ],
            "I3": [ 1538 ],
            "O": [ 1540 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1541 ],
            "CO": [ 1538 ],
            "I0": [ "0" ],
            "I1": [ 1542 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1543 ],
            "Q": [ 1542 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1542 ],
            "I3": [ 1541 ],
            "O": [ 1543 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1544 ],
            "CO": [ 1541 ],
            "I0": [ "0" ],
            "I1": [ 1545 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1546 ],
            "Q": [ 1545 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1545 ],
            "I3": [ 1544 ],
            "O": [ 1546 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1547 ],
            "CO": [ 1544 ],
            "I0": [ "0" ],
            "I1": [ 1548 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1549 ],
            "Q": [ 1548 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1548 ],
            "I3": [ 1547 ],
            "O": [ 1549 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1550 ],
            "CO": [ 1547 ],
            "I0": [ "0" ],
            "I1": [ 1551 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1552 ],
            "Q": [ 1551 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1551 ],
            "I3": [ 1550 ],
            "O": [ 1552 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1553 ],
            "CO": [ 1550 ],
            "I0": [ "0" ],
            "I1": [ 1554 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1522 ],
            "I3": [ 1555 ],
            "O": [ 1521 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1556 ],
            "CO": [ 1555 ],
            "I0": [ "0" ],
            "I1": [ 1557 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1558 ],
            "Q": [ 1557 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1559 ],
            "Q": [ 1554 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1554 ],
            "I3": [ 1553 ],
            "O": [ 1559 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1560 ],
            "CO": [ 1553 ],
            "I0": [ "0" ],
            "I1": [ 1561 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1562 ],
            "Q": [ 1561 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1561 ],
            "I3": [ 1560 ],
            "O": [ 1562 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1563 ],
            "CO": [ 1560 ],
            "I0": [ "0" ],
            "I1": [ 1564 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1565 ],
            "Q": [ 1564 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1564 ],
            "I3": [ 1563 ],
            "O": [ 1565 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1566 ],
            "Q": [ 1563 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 1563 ],
            "O": [ 1566 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1557 ],
            "I3": [ 1556 ],
            "O": [ 1558 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1567 ],
            "CO": [ 1556 ],
            "I0": [ "0" ],
            "I1": [ 1568 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1569 ],
            "Q": [ 1568 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1568 ],
            "I3": [ 1567 ],
            "O": [ 1569 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1570 ],
            "CO": [ 1567 ],
            "I0": [ "0" ],
            "I1": [ 1571 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1572 ],
            "Q": [ 1571 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1571 ],
            "I3": [ 1570 ],
            "O": [ 1572 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1573 ],
            "CO": [ 1570 ],
            "I0": [ "0" ],
            "I1": [ 1574 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1575 ],
            "Q": [ 1574 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1574 ],
            "I3": [ 1573 ],
            "O": [ 1575 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1576 ],
            "CO": [ 1573 ],
            "I0": [ "0" ],
            "I1": [ 1577 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1578 ],
            "Q": [ 1577 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1577 ],
            "I3": [ 1576 ],
            "O": [ 1578 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1579 ],
            "CO": [ 1576 ],
            "I0": [ "0" ],
            "I1": [ 1580 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1581 ],
            "Q": [ 1580 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1580 ],
            "I3": [ 1579 ],
            "O": [ 1581 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1582 ],
            "CO": [ 1579 ],
            "I0": [ "0" ],
            "I1": [ 1583 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1584 ],
            "Q": [ 1583 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1583 ],
            "I3": [ 1582 ],
            "O": [ 1584 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1585 ],
            "CO": [ 1582 ],
            "I0": [ "0" ],
            "I1": [ 1586 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:55.1-57.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1587 ],
            "Q": [ 1586 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1586 ],
            "I3": [ 1585 ],
            "O": [ 1587 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1525 ],
            "CO": [ 1585 ],
            "I0": [ "0" ],
            "I1": [ 1524 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 36 ],
            "O": [ 1520 ]
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1555 ],
            "CO": [ 36 ],
            "I0": [ "0" ],
            "I1": [ 1522 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1588 ],
            "E": [ 32 ],
            "Q": [ 1589 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1589 ],
            "I2": [ 1590 ],
            "I3": [ 1591 ],
            "O": [ 1592 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1593 ],
            "I1": [ 1594 ],
            "I2": [ 1595 ],
            "I3": [ 1596 ],
            "O": [ 1590 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1597 ],
            "I1": [ 1598 ],
            "I2": [ 1599 ],
            "I3": [ 1600 ],
            "O": [ 1595 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1601 ],
            "I1": [ 1602 ],
            "I2": [ 1603 ],
            "I3": [ 1604 ],
            "O": [ 1596 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1605 ],
            "I2": [ 1606 ],
            "I3": [ 1607 ],
            "O": [ 1603 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1608 ],
            "I1": [ 1609 ],
            "I2": [ 1610 ],
            "I3": [ 1611 ],
            "O": [ 1604 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1612 ],
            "I1": [ 1613 ],
            "I2": [ 1614 ],
            "I3": [ 1615 ],
            "O": [ 1600 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1616 ],
            "CO": [ 1591 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1618 ],
            "CO": [ 1616 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1619 ],
            "CO": [ 1618 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1620 ],
            "CO": [ 1619 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1621 ],
            "CO": [ 1620 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1622 ],
            "CO": [ 1621 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1623 ],
            "CO": [ 1622 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1624 ],
            "CO": [ 1623 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1625 ],
            "CO": [ 1624 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1626 ],
            "CO": [ 1625 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1627 ],
            "CO": [ 1626 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1628 ],
            "CO": [ 1627 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1629 ],
            "CO": [ 1628 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1630 ],
            "CO": [ 1629 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1631 ],
            "CO": [ 1630 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1632 ],
            "CO": [ 1631 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1633 ],
            "CO": [ 1632 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1634 ],
            "CO": [ 1633 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1635 ],
            "CO": [ 1634 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1636 ],
            "CO": [ 1635 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1637 ],
            "CO": [ 1636 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1638 ],
            "CO": [ 1637 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1639 ],
            "CO": [ 1638 ],
            "I0": [ "0" ],
            "I1": [ 1617 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1640 ],
            "CO": [ 1639 ],
            "I0": [ 1605 ],
            "I1": [ 1641 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1642 ],
            "CO": [ 1640 ],
            "I0": [ 1606 ],
            "I1": [ 1643 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1644 ],
            "CO": [ 1642 ],
            "I0": [ 1607 ],
            "I1": [ 1645 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1646 ],
            "CO": [ 1644 ],
            "I0": [ 1608 ],
            "I1": [ 1647 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1648 ],
            "CO": [ 1646 ],
            "I0": [ 1601 ],
            "I1": [ 1649 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1650 ],
            "CO": [ 1648 ],
            "I0": [ 1602 ],
            "I1": [ 1651 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1652 ],
            "CO": [ 1650 ],
            "I0": [ 1609 ],
            "I1": [ 1653 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1654 ],
            "CO": [ 1652 ],
            "I0": [ 1610 ],
            "I1": [ 1655 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 1654 ],
            "I0": [ 1611 ],
            "I1": [ 1656 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1657 ],
            "I3": [ 1656 ],
            "O": [ 1655 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1658 ],
            "I3": [ 1659 ],
            "O": [ 1653 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1660 ],
            "I3": [ 1661 ],
            "O": [ 1651 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1662 ],
            "I3": [ 1663 ],
            "O": [ 1649 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1664 ],
            "I3": [ 1665 ],
            "O": [ 1647 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1645 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1668 ],
            "I3": [ 1669 ],
            "O": [ 1643 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 1670 ],
            "I3": [ 1671 ],
            "O": [ 1641 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1672 ],
            "I2": [ 1673 ],
            "I3": [ 1674 ],
            "O": [ 1670 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 1676 ],
            "I3": [ 1677 ],
            "O": [ 1673 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 1679 ],
            "I3": [ 1680 ],
            "O": [ 1672 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1681 ],
            "CO": [ 1680 ],
            "I0": [ "0" ],
            "I1": [ 797 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1682 ],
            "CO": [ 1681 ],
            "I0": [ "0" ],
            "I1": [ 1683 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1684 ],
            "CO": [ 1682 ],
            "I0": [ "0" ],
            "I1": [ 1685 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1686 ],
            "CO": [ 1684 ],
            "I0": [ "0" ],
            "I1": [ 776 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1687 ],
            "CO": [ 1686 ],
            "I0": [ "0" ],
            "I1": [ 1688 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1689 ],
            "CO": [ 1687 ],
            "I0": [ "0" ],
            "I1": [ 821 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1690 ],
            "CO": [ 1689 ],
            "I0": [ "0" ],
            "I1": [ 736 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1691 ],
            "CO": [ 1690 ],
            "I0": [ "0" ],
            "I1": [ 1692 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1693 ],
            "CO": [ 1691 ],
            "I0": [ "0" ],
            "I1": [ 1694 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 1692 ],
            "I3": [ 1691 ],
            "O": [ 1695 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 736 ],
            "I3": [ 1690 ],
            "O": [ 1696 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 821 ],
            "I3": [ 1689 ],
            "O": [ 1697 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 776 ],
            "I3": [ 1686 ],
            "O": [ 1698 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 1685 ],
            "I3": [ 1684 ],
            "O": [ 1699 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 1683 ],
            "I3": [ 1682 ],
            "O": [ 1700 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 797 ],
            "I3": [ 1681 ],
            "O": [ 1701 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1702 ],
            "CO": [ 1677 ],
            "I0": [ "0" ],
            "I1": [ 1703 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1704 ],
            "CO": [ 1702 ],
            "I0": [ "0" ],
            "I1": [ 1705 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1706 ],
            "CO": [ 1704 ],
            "I0": [ "0" ],
            "I1": [ 1707 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1708 ],
            "CO": [ 1706 ],
            "I0": [ "0" ],
            "I1": [ 961 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1709 ],
            "CO": [ 1708 ],
            "I0": [ "0" ],
            "I1": [ 1710 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1711 ],
            "CO": [ 1709 ],
            "I0": [ "0" ],
            "I1": [ 1712 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1713 ],
            "CO": [ 1711 ],
            "I0": [ "0" ],
            "I1": [ 982 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1714 ],
            "CO": [ 1713 ],
            "I0": [ "0" ],
            "I1": [ 1715 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1716 ],
            "CO": [ 1714 ],
            "I0": [ "0" ],
            "I1": [ 970 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 1715 ],
            "I3": [ 1714 ],
            "O": [ 1717 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 982 ],
            "I3": [ 1713 ],
            "O": [ 1718 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 1712 ],
            "I3": [ 1711 ],
            "O": [ 1719 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 961 ],
            "I3": [ 1708 ],
            "O": [ 1720 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 1707 ],
            "I3": [ 1706 ],
            "O": [ 1721 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 1705 ],
            "I3": [ 1704 ],
            "O": [ 1722 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 1703 ],
            "I3": [ 1702 ],
            "O": [ 1723 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1724 ],
            "CO": [ 1674 ],
            "I0": [ 1701 ],
            "I1": [ 1723 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1671 ],
            "CO": [ 1617 ],
            "I0": [ "1" ],
            "I1": [ 1670 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1669 ],
            "CO": [ 1671 ],
            "I0": [ "0" ],
            "I1": [ 1668 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1667 ],
            "CO": [ 1669 ],
            "I0": [ "0" ],
            "I1": [ 1666 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1665 ],
            "CO": [ 1667 ],
            "I0": [ "0" ],
            "I1": [ 1664 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1663 ],
            "CO": [ 1665 ],
            "I0": [ "0" ],
            "I1": [ 1662 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1661 ],
            "CO": [ 1663 ],
            "I0": [ "0" ],
            "I1": [ 1660 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1659 ],
            "CO": [ 1661 ],
            "I0": [ "0" ],
            "I1": [ 1658 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1656 ],
            "CO": [ 1659 ],
            "I0": [ "0" ],
            "I1": [ 1657 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1695 ],
            "I2": [ 1717 ],
            "I3": [ 1725 ],
            "O": [ 1656 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1726 ],
            "CO": [ 1725 ],
            "I0": [ 1727 ],
            "I1": [ 1728 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1729 ],
            "CO": [ 1726 ],
            "I0": [ 1730 ],
            "I1": [ 1731 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1732 ],
            "CO": [ 1729 ],
            "I0": [ 1733 ],
            "I1": [ 1734 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1735 ],
            "CO": [ 1732 ],
            "I0": [ 1736 ],
            "I1": [ 1737 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1738 ],
            "CO": [ 1735 ],
            "I0": [ 1739 ],
            "I1": [ 1740 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 1738 ],
            "I0": [ 698 ],
            "I1": [ 608 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 698 ],
            "I2": [ 1678 ],
            "I3": [ 695 ],
            "O": [ 1739 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 608 ],
            "I2": [ 1675 ],
            "I3": [ 601 ],
            "O": [ 1740 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 1741 ],
            "I3": [ 1742 ],
            "O": [ 1736 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 591 ],
            "I3": [ 1743 ],
            "O": [ 1737 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 1744 ],
            "I3": [ 1745 ],
            "O": [ 1733 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 948 ],
            "I3": [ 1746 ],
            "O": [ 1734 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 1747 ],
            "I3": [ 1748 ],
            "O": [ 1730 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 1749 ],
            "I3": [ 1750 ],
            "O": [ 1731 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 1694 ],
            "I3": [ 1693 ],
            "O": [ 1727 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1748 ],
            "CO": [ 1693 ],
            "I0": [ "0" ],
            "I1": [ 1747 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1745 ],
            "CO": [ 1748 ],
            "I0": [ "0" ],
            "I1": [ 1744 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1742 ],
            "CO": [ 1745 ],
            "I0": [ "0" ],
            "I1": [ 1741 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1751 ],
            "CO": [ 1742 ],
            "I0": [ "0" ],
            "I1": [ 695 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1752 ],
            "I1": [ 831 ],
            "I2": [ 1753 ],
            "I3": [ 1754 ],
            "O": [ 1751 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 970 ],
            "I3": [ 1716 ],
            "O": [ 1728 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1750 ],
            "CO": [ 1716 ],
            "I0": [ "0" ],
            "I1": [ 1749 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1746 ],
            "CO": [ 1750 ],
            "I0": [ "0" ],
            "I1": [ 948 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1743 ],
            "CO": [ 1746 ],
            "I0": [ "0" ],
            "I1": [ 591 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1755 ],
            "CO": [ 1743 ],
            "I0": [ "0" ],
            "I1": [ 601 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1752 ],
            "I1": [ 1753 ],
            "I2": [ 1756 ],
            "I3": [ 1757 ],
            "O": [ 1755 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1696 ],
            "I2": [ 1718 ],
            "I3": [ 1758 ],
            "O": [ 1657 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1697 ],
            "I2": [ 1719 ],
            "I3": [ 1759 ],
            "O": [ 1658 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1758 ],
            "CO": [ 1759 ],
            "I0": [ 1696 ],
            "I1": [ 1718 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1725 ],
            "CO": [ 1758 ],
            "I0": [ 1695 ],
            "I1": [ 1717 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1760 ],
            "I2": [ 1761 ],
            "I3": [ 1762 ],
            "O": [ 1660 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1675 ],
            "I1": [ "0" ],
            "I2": [ 1710 ],
            "I3": [ 1709 ],
            "O": [ 1761 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1678 ],
            "I1": [ "0" ],
            "I2": [ 1688 ],
            "I3": [ 1687 ],
            "O": [ 1760 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1759 ],
            "CO": [ 1762 ],
            "I0": [ 1697 ],
            "I1": [ 1719 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1698 ],
            "I2": [ 1720 ],
            "I3": [ 1763 ],
            "O": [ 1662 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1762 ],
            "CO": [ 1763 ],
            "I0": [ 1760 ],
            "I1": [ 1761 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1699 ],
            "I2": [ 1721 ],
            "I3": [ 1764 ],
            "O": [ 1664 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1763 ],
            "CO": [ 1764 ],
            "I0": [ 1698 ],
            "I1": [ 1720 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1700 ],
            "I2": [ 1722 ],
            "I3": [ 1765 ],
            "O": [ 1666 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1764 ],
            "CO": [ 1765 ],
            "I0": [ 1699 ],
            "I1": [ 1721 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1701 ],
            "I2": [ 1723 ],
            "I3": [ 1724 ],
            "O": [ 1668 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1765 ],
            "CO": [ 1724 ],
            "I0": [ 1700 ],
            "I1": [ 1722 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_green_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:245.1-254.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1592 ],
            "E": [ 32 ],
            "Q": [ 5 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_hs_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:78.1-99.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1461 ],
            "E": [ 32 ],
            "Q": [ 31 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_vs_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:78.1-99.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1478 ],
            "E": [ 32 ],
            "Q": [ 38 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1766 ],
            "E": [ 32 ],
            "Q": [ 1597 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1767 ],
            "E": [ 32 ],
            "Q": [ 1598 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 41 ],
            "I2": [ 58 ],
            "I3": [ 1767 ],
            "O": [ 1768 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 257 ],
            "Q": [ 175 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1769 ],
            "I1": [ 164 ],
            "I2": [ 1770 ],
            "I3": [ 1771 ],
            "O": [ 1772 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1773 ],
            "I2": [ "1" ],
            "I3": [ 1774 ],
            "O": [ 1767 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1775 ],
            "CO": [ 1776 ],
            "I0": [ 1773 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1436 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1773 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1779 ],
            "CO": [ 1774 ],
            "I0": [ 1780 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1781 ],
            "E": [ 32 ],
            "Q": [ 1599 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 68 ],
            "I2": [ 41 ],
            "I3": [ 1781 ],
            "O": [ 1782 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 256 ],
            "Q": [ 165 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1769 ],
            "I2": [ 1783 ],
            "I3": [ 1770 ],
            "O": [ 1784 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 175 ],
            "I2": [ 1768 ],
            "I3": [ 1772 ],
            "O": [ 1785 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1780 ],
            "I2": [ "1" ],
            "I3": [ 1779 ],
            "O": [ 1781 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1786 ],
            "CO": [ 1775 ],
            "I0": [ 1780 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1439 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1780 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1787 ],
            "CO": [ 1779 ],
            "I0": [ 1788 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1789 ],
            "E": [ 32 ],
            "Q": [ 1612 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 67 ],
            "I2": [ 41 ],
            "I3": [ 1789 ],
            "O": [ 1771 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 251 ],
            "Q": [ 173 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_I3_O_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 255 ],
            "Q": [ 164 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1788 ],
            "I2": [ "0" ],
            "I3": [ 1787 ],
            "O": [ 1789 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1790 ],
            "CO": [ 1786 ],
            "I0": [ 1788 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1442 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1788 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1791 ],
            "CO": [ 1787 ],
            "I0": [ 1792 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1793 ],
            "E": [ 32 ],
            "Q": [ 1593 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 66 ],
            "I2": [ 41 ],
            "I3": [ 1793 ],
            "O": [ 1770 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_I3_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 254 ],
            "Q": [ 1769 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1792 ],
            "I2": [ "0" ],
            "I3": [ 1791 ],
            "O": [ 1793 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1794 ],
            "CO": [ 1790 ],
            "I0": [ 1792 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1445 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1792 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1795 ],
            "CO": [ 1791 ],
            "I0": [ 1796 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1797 ],
            "E": [ 32 ],
            "Q": [ 1594 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 65 ],
            "I2": [ 41 ],
            "I3": [ 1797 ],
            "O": [ 1798 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_I3_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 253 ],
            "Q": [ 167 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1799 ],
            "I1": [ 1800 ],
            "I2": [ 1801 ],
            "I3": [ 1802 ],
            "O": [ 1803 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1796 ],
            "I2": [ "1" ],
            "I3": [ 1795 ],
            "O": [ 1797 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1804 ],
            "CO": [ 1794 ],
            "I0": [ 1796 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_CARRY_I0_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1805 ],
            "CO": [ 1804 ],
            "I0": [ 1806 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1448 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1796 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1805 ],
            "CO": [ 1795 ],
            "I0": [ 1806 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1807 ],
            "E": [ 32 ],
            "Q": [ 1613 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_6_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 64 ],
            "I2": [ 41 ],
            "I3": [ 1807 ],
            "O": [ 1801 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_6_D_SB_LUT4_I3_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 250 ],
            "Q": [ 1799 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_6_D_SB_LUT4_I3_O_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 252 ],
            "Q": [ 1800 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1806 ],
            "I2": [ "1" ],
            "I3": [ 1805 ],
            "O": [ 1807 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1808 ],
            "E": [ 32 ],
            "Q": [ 1614 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_7_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 63 ],
            "I2": [ 41 ],
            "I3": [ 1808 ],
            "O": [ 1809 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1805 ],
            "I3": [ 1588 ],
            "O": [ 1808 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1454 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1805 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1810 ],
            "E": [ 32 ],
            "Q": [ 1615 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_8_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 41 ],
            "I3": [ 1810 ],
            "O": [ 1802 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1453 ],
            "I3": [ 1588 ],
            "O": [ 1810 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 41 ],
            "I2": [ 59 ],
            "I3": [ 1766 ],
            "O": [ 1811 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 258 ],
            "Q": [ 174 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 167 ],
            "I2": [ 1798 ],
            "I3": [ 1803 ],
            "O": [ 1812 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1813 ],
            "I3": [ 1814 ],
            "O": [ 1815 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101001000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 164 ],
            "I2": [ 1771 ],
            "I3": [ 1809 ],
            "O": [ 1813 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 1782 ],
            "I2": [ 1784 ],
            "I3": [ 1785 ],
            "O": [ 1814 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1816 ],
            "I2": [ "1" ],
            "I3": [ 1817 ],
            "O": [ 1766 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1776 ],
            "CO": [ 1818 ],
            "I0": [ 1816 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1433 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1816 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:42.26-42.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1819 ],
            "CO": [ 1777 ],
            "I0": [ 1430 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:42.26-42.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1436 ],
            "CO": [ 1819 ],
            "I0": [ 1433 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:42.47-42.62|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1820 ],
            "CO": [ 1778 ],
            "I0": [ 1482 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:42.47-42.62|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1821 ],
            "CO": [ 1820 ],
            "I0": [ 1484 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:42.47-42.62|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1822 ],
            "CO": [ 1821 ],
            "I0": [ 1486 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\hvsync_gen.sv:42.47-42.62|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1490 ],
            "CO": [ 1822 ],
            "I0": [ 1488 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1817 ],
            "CO": [ 1823 ],
            "I0": [ 1816 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1823 ],
            "CO": [ 1824 ],
            "I0": [ 1825 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1826 ],
            "I1": [ 1827 ],
            "I2": [ 1828 ],
            "I3": [ 1824 ],
            "O": [ 1588 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1451 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1806 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1818 ],
            "CO": [ 1828 ],
            "I0": [ 1825 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1430 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1825 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1774 ],
            "CO": [ 1817 ],
            "I0": [ 1773 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ "0" ],
            "E": [ 32 ],
            "Q": [ 1605 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1829 ],
            "E": [ 32 ],
            "Q": [ 1606 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1830 ],
            "I2": [ "1" ],
            "I3": [ 1831 ],
            "O": [ 1829 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1832 ],
            "CO": [ 1833 ],
            "I0": [ 1830 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1486 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1830 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1831 ],
            "CO": [ 1834 ],
            "I0": [ 1830 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1834 ],
            "CO": [ 1827 ],
            "I0": [ 1835 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1833 ],
            "CO": [ 1826 ],
            "I0": [ 1835 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1484 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1835 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1836 ],
            "CO": [ 1831 ],
            "I0": [ 1837 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1838 ],
            "E": [ 32 ],
            "Q": [ 1607 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1837 ],
            "I2": [ "0" ],
            "I3": [ 1836 ],
            "O": [ 1838 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1839 ],
            "CO": [ 1832 ],
            "I0": [ 1837 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1488 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1837 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1840 ],
            "CO": [ 1836 ],
            "I0": [ 1841 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1842 ],
            "E": [ 32 ],
            "Q": [ 1608 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1841 ],
            "I2": [ "0" ],
            "I3": [ 1840 ],
            "O": [ 1842 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1843 ],
            "CO": [ 1839 ],
            "I0": [ 1841 ],
            "I1": [ "0" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1490 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1841 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1844 ],
            "CO": [ 1840 ],
            "I0": [ 1845 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1846 ],
            "E": [ 32 ],
            "Q": [ 1601 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1845 ],
            "I2": [ "1" ],
            "I3": [ 1844 ],
            "O": [ 1846 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1847 ],
            "CO": [ 1843 ],
            "I0": [ 1845 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1492 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1845 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1848 ],
            "CO": [ 1844 ],
            "I0": [ 1849 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1850 ],
            "E": [ 32 ],
            "Q": [ 1602 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1588 ],
            "I1": [ 1849 ],
            "I2": [ "1" ],
            "I3": [ 1848 ],
            "O": [ 1850 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1848 ],
            "CO": [ 1847 ],
            "I0": [ 1849 ],
            "I1": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1494 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1849 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1851 ],
            "E": [ 32 ],
            "Q": [ 1609 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1848 ],
            "I3": [ 1588 ],
            "O": [ 1851 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1496 ],
            "I2": [ 1777 ],
            "I3": [ 1778 ],
            "O": [ 1848 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1852 ],
            "E": [ 32 ],
            "Q": [ 1610 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1495 ],
            "I3": [ 1588 ],
            "O": [ 1852 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:160.1-171.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1853 ],
            "E": [ 32 ],
            "Q": [ 1611 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1514 ],
            "I3": [ 1588 ],
            "O": [ 1853 ]
          }
        },
        "top_spectrum_analyser.top_memory": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\spectrum_analyser.sv:308.8-316.2",
            "hdlname": "top_spectrum_analyser top_memory",
            "module": "memory",
            "module_src": "src\\memory.sv:5.1-151.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\memory.sv:72.16-80.2",
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_even",
            "module": "dp_bram_512x16",
            "module_src": "src\\dp_bram_512x16.sv:16.1-73.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.i_wr_en_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:164.1-177.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 271 ],
            "E": [ 49 ],
            "Q": [ 1854 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.i_wr_en_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1854 ],
            "Q": [ 1783 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1768, 1782, 1771, 1770, 1798, 1801, 1809, 1802, 1811, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1757, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 1783 ],
            "WDATA": [ 1870, "0", 1871, "0", 1872, "0", 1873, "0", 1874, "0", 1875, "0", 1876, "0", 1877, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1876 ],
            "Q": [ 1878 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1878 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1866 ],
            "O": [ 948 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1875 ],
            "Q": [ 1879 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1879 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1864 ],
            "O": [ 970 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1874 ],
            "Q": [ 1880 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1880 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1862 ],
            "O": [ 601 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1873 ],
            "Q": [ 1881 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_4_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1881 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1860 ],
            "O": [ 1715 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1872 ],
            "Q": [ 1882 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_5_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1882 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1858 ],
            "O": [ 591 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1871 ],
            "Q": [ 1883 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_6_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1883 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1856 ],
            "O": [ 1749 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1870 ],
            "Q": [ 1756 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1877 ],
            "Q": [ 1884 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1884 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1868 ],
            "O": [ 982 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1885 ],
            "Q": [ 1873 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 471 ],
            "I2": [ 568 ],
            "I3": [ 203 ],
            "O": [ 1885 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1886 ],
            "Q": [ 1875 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_2_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 478 ],
            "I2": [ 571 ],
            "I3": [ 203 ],
            "O": [ 1886 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1887 ],
            "Q": [ 1871 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_3_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 383 ],
            "I2": [ 533 ],
            "I3": [ 203 ],
            "O": [ 1887 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1888 ],
            "Q": [ 1876 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_4_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 395 ],
            "I2": [ 537 ],
            "I3": [ 203 ],
            "O": [ 1888 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1889 ],
            "Q": [ 1872 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_5_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 402 ],
            "I2": [ 540 ],
            "I3": [ 203 ],
            "O": [ 1889 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1890 ],
            "Q": [ 1874 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_6_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 409 ],
            "I2": [ 543 ],
            "I3": [ 203 ],
            "O": [ 1890 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1891 ],
            "Q": [ 1870 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_7_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 415 ],
            "I2": [ 203 ],
            "I3": [ 546 ],
            "O": [ 1891 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1892 ],
            "Q": [ 1877 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 464 ],
            "I2": [ 565 ],
            "I3": [ 203 ],
            "O": [ 1892 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1768, 1782, 1771, 1770, 1798, 1801, 1809, 1802, 1811, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 1783 ],
            "WDATA": [ 1909, "0", 1910, "0", 1911, "0", 1912, "0", 1913, "0", 1914, "0", 1915, "0", 1912, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1915 ],
            "Q": [ 1916 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1916 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1905 ],
            "O": [ 1707 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1914 ],
            "Q": [ 1917 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1917 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1903 ],
            "O": [ 1703 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1913 ],
            "Q": [ 1918 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1918 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1901 ],
            "O": [ 1710 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_4_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ "1" ],
            "Q": [ 1753 ],
            "R": [ 1919 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_4_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 41 ],
            "I2": [ 259 ],
            "I3": [ 1588 ],
            "O": [ 1919 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1920 ],
            "Q": [ 1752 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_4_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1912 ],
            "Q": [ 1921 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_4_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 174 ],
            "I1": [ 1811 ],
            "I2": [ 1812 ],
            "I3": [ 1815 ],
            "O": [ 1920 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1911 ],
            "Q": [ 1922 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_5_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1922 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1897 ],
            "O": [ 961 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1910 ],
            "Q": [ 1923 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_6_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1923 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1895 ],
            "O": [ 1705 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1909 ],
            "Q": [ 1924 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_8_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1924 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1893 ],
            "O": [ 1712 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1921 ],
            "I2": [ 1752 ],
            "I3": [ 1907 ],
            "O": [ 1675 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1921 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 1899 ],
            "O": [ 1676 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1925 ],
            "Q": [ 1910 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 429 ],
            "I2": [ 550 ],
            "I3": [ 203 ],
            "O": [ 1925 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1926 ],
            "Q": [ 1915 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_2_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 436 ],
            "I2": [ 553 ],
            "I3": [ 203 ],
            "O": [ 1926 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1927 ],
            "Q": [ 1911 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_3_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 443 ],
            "I2": [ 556 ],
            "I3": [ 203 ],
            "O": [ 1927 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1928 ],
            "Q": [ 1913 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_4_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 450 ],
            "I2": [ 559 ],
            "I3": [ 203 ],
            "O": [ 1928 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1929 ],
            "Q": [ 1909 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_5_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 457 ],
            "I2": [ 562 ],
            "I3": [ 203 ],
            "O": [ 1929 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1930 ],
            "Q": [ 1912 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_6_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 379 ],
            "I2": [ 529 ],
            "I3": [ 203 ],
            "O": [ 1930 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1931 ],
            "Q": [ 1914 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 381 ],
            "I2": [ 531 ],
            "I3": [ 203 ],
            "O": [ 1931 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\memory.sv:95.16-103.2",
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_odd",
            "module": "dp_bram_512x16",
            "module_src": "src\\dp_bram_512x16.sv:16.1-73.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 136, 161, 160, 163, 168, 177, 114, 145, 98, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 974, 1942, 1943, 1944, 1945, 1946 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 1783 ],
            "WDATA": [ 1947, "0", 1948, "0", 1949, "0", 1950, "0", 1951, "0", 1952, "0", 1953, "0", 1954, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1953 ],
            "Q": [ 1955 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1952 ],
            "Q": [ 973 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1951 ],
            "Q": [ 1956 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1956 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1940 ],
            "O": [ 600 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1957 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1938 ],
            "O": [ 1958 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 1958 ],
            "I3": [ 1715 ],
            "O": [ 975 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 1958 ],
            "I3": [ 1715 ],
            "O": [ 645 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 1959 ],
            "I3": [ 1960 ],
            "O": [ 644 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 1959 ],
            "I3": [ 1960 ],
            "O": [ 976 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1949 ],
            "Q": [ 1961 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1962 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1934 ],
            "O": [ 1963 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 1963 ],
            "I3": [ 1964 ],
            "O": [ 939 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 1963 ],
            "I3": [ 1749 ],
            "O": [ 584 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 1965 ],
            "I3": [ 1964 ],
            "O": [ 583 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 1965 ],
            "I3": [ 1749 ],
            "O": [ 940 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1947 ],
            "Q": [ 1966 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 985 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1945 ],
            "O": [ 984 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1967 ],
            "Q": [ 1950 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 471 ],
            "I2": [ 568 ],
            "I3": [ 203 ],
            "O": [ 1967 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1968 ],
            "Q": [ 1952 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_2_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 478 ],
            "I2": [ 571 ],
            "I3": [ 203 ],
            "O": [ 1968 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1969 ],
            "Q": [ 1948 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_3_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 383 ],
            "I2": [ 533 ],
            "I3": [ 203 ],
            "O": [ 1969 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1970 ],
            "Q": [ 1953 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_4_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 395 ],
            "I2": [ 537 ],
            "I3": [ 203 ],
            "O": [ 1970 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1971 ],
            "Q": [ 1949 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_5_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 402 ],
            "I2": [ 540 ],
            "I3": [ 203 ],
            "O": [ 1971 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1972 ],
            "Q": [ 1951 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_6_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 409 ],
            "I2": [ 543 ],
            "I3": [ 203 ],
            "O": [ 1972 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1973 ],
            "Q": [ 1947 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_7_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 415 ],
            "I2": [ 203 ],
            "I3": [ 546 ],
            "O": [ 1973 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1974 ],
            "Q": [ 1954 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 464 ],
            "I2": [ 565 ],
            "I3": [ 203 ],
            "O": [ 1974 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 136, 161, 160, 163, 168, 177, 114, 145, 98, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 1783 ],
            "WDATA": [ 1991, "0", 1992, "0", 1993, "0", 1994, "0", 1995, "0", 1996, "0", 1997, "0", 1994, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1997 ],
            "Q": [ 1998 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1996 ],
            "Q": [ 1999 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1995 ],
            "Q": [ 2000 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2001 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1981 ],
            "O": [ 2002 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1993 ],
            "Q": [ 2003 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2004 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1977 ],
            "O": [ 2005 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2005 ],
            "I3": [ 2006 ],
            "O": [ 997 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2005 ],
            "I3": [ 1705 ],
            "O": [ 621 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2007 ],
            "I3": [ 2006 ],
            "O": [ 620 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2007 ],
            "I3": [ 1705 ],
            "O": [ 996 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1991 ],
            "Q": [ 2008 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1994 ],
            "Q": [ 2001 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2009 ],
            "Q": [ 1992 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 429 ],
            "I2": [ 550 ],
            "I3": [ 203 ],
            "O": [ 2009 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2010 ],
            "Q": [ 1997 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_2_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 436 ],
            "I2": [ 553 ],
            "I3": [ 203 ],
            "O": [ 2010 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2011 ],
            "Q": [ 1993 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_3_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 443 ],
            "I2": [ 556 ],
            "I3": [ 203 ],
            "O": [ 2011 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2012 ],
            "Q": [ 1995 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_4_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 450 ],
            "I2": [ 559 ],
            "I3": [ 203 ],
            "O": [ 2012 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2013 ],
            "Q": [ 1991 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_5_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 457 ],
            "I2": [ 562 ],
            "I3": [ 203 ],
            "O": [ 2013 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2014 ],
            "Q": [ 1994 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_6_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 379 ],
            "I2": [ 529 ],
            "I3": [ 203 ],
            "O": [ 2014 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2015 ],
            "Q": [ 1996 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 381 ],
            "I2": [ 531 ],
            "I3": [ 203 ],
            "O": [ 2015 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_src": "src\\memory.sv:62.53-70.2",
            "hdlname": "top_spectrum_analyser top_memory ram1_real_even",
            "module": "$paramod$51c264482c1287f8fe0856a33780c83d1ff8bba6\\dp_bram_512x16",
            "module_hdlname": "dp_bram_512x16",
            "module_src": "src\\dp_bram_512x16.sv:16.1-73.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1101011001110000110100011111011001100111010111010001111100100100101100011001001101011001100101101110101000100111100011101100010111100000100100100000001000111101110001010011100000111100001101010111000100010011001000000101100101101001110110010111110101010101",
            "INIT_1": "0010110010100000100100101111100001110010100110011101000110010101100110011101100100001111100101011100010010010111010000110100000010111001100010011100011110110111011001010000011111111001101011001001011100000110100101101010000100101011010001000111100110011101",
            "INIT_2": "1111010100010000110000111111110101101011010110000010110111111010000100000111000110011010111010110110110001011111001101010001010010111011111010010111101001101011111001100010110100000100010010010000010111000101110011100011010001101110010000001000000000101000",
            "INIT_3": "1011010010001101111101010000010110101100110001011100101111101011100100011110110001111101111000011011111011010100010110110011101100110111011110010000010111001010111001100110111101001011011110101011001010001001100011111010000000101010000111100010111011001001",
            "INIT_4": "0010101010011100001011110000101010011010101000011110001111011000010011100110111110100111011010100001010111011011011100110011100100011110011111101111111111000001001110011110010011000001111010011000111011101111111111011000010110110100000001011010000010001001",
            "INIT_5": "1100010001101000011011100001010010001111011001010000010011000001010001000000110111110010011010010011101101101011101111111011110001100100010101010011100001001011100110101111101100000101011100000110100111111010011010110101110111010111101110001010010001000001",
            "INIT_6": "0010100111001100001111100000000110010111101001001101001100000110111011011010110101100101000101111001001110100011111010011100100001000110000101011000010110010111000110111101000111011001100111011101000010010001001100101101100010000110101010000010100010100000",
            "INIT_7": "0110100101010001001010001101100101110001000110010011010000010111011011010011000010000000001111010100001000111000101001001100011111001010100001011111101100110110000110011001001110110101100001100100111101110101011100110101110011010100111100101101001100110101",
            "INIT_8": "1101011001110000110100011111011001100111010111010001111100100100101100011001001101011001100101101110101000100111100011101100010111100000100100100000001000111101110001010011100000111100001101010111000100010011001000000101100101101001110110010111110101010101",
            "INIT_9": "0010110010100000100100101111100001110010100110011101000110010101100110011101100100001111100101011100010010010111010000110100000010111001100010011100011110110111011001010000011111111001101011001001011100000110100101101010000100101011010001000111100110011101",
            "INIT_A": "1111010100010000110000111111110101101011010110000010110111111010000100000111000110011010111010110110110001011111001101010001010010111011111010010111101001101011111001100010110100000100010010010000010111000101110011100011010001101110010000001000000000101000",
            "INIT_B": "1011010010001101111101010000010110101100110001011100101111101011100100011110110001111101111000011011111011010100010110110011101100110111011110010000010111001010111001100110111101001011011110101011001010001001100011111010000000101010000111100010111011001001",
            "INIT_C": "0010101010011100001011110000101010011010101000011110001111011000010011100110111110100111011010100001010111011011011100110011100100011110011111101111111111000001001110011110010011000001111010011000111011101111111111011000010110110100000001011010000010001001",
            "INIT_D": "1100010001101000011011100001010010001111011001010000010011000001010001000000110111110010011010010011101101101011101111111011110001100100010101010011100001001011100110101111101100000101011100000110100111111010011010110101110111010111101110001010010001000001",
            "INIT_E": "0010100111001100001111100000000110010111101001001101001100000110111011011010110101100101000101111001001110100011111010011100100001000110000101011000010110010111000110111101000111011001100111011101000010010001001100101101100010000110101010000010100010100000",
            "INIT_F": "0110100101010001001010001101100101110001000110010011010000010111011011010011000010000000001111010100001000111000101001001100011111001010100001011111101100110110000110011001001110110101100001100100111101110101011100110101110011010100111100101101001100110101",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1768, 1782, 1771, 1770, 1798, 1801, 1809, 1802, 1811, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1754, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 1783 ],
            "WDATA": [ 2031, "0", 2032, "0", 2033, "0", 2034, "0", 2035, "0", 2036, "0", 2037, "0", 2038, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2037 ],
            "Q": [ 2039 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2039 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2027 ],
            "O": [ 1744 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2036 ],
            "Q": [ 2040 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2040 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2025 ],
            "O": [ 1694 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2035 ],
            "Q": [ 2041 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2034 ],
            "Q": [ 2042 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_4_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2042 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2021 ],
            "O": [ 1692 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2033 ],
            "Q": [ 2043 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_5_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2043 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2019 ],
            "O": [ 1741 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2032 ],
            "Q": [ 2044 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_6_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2044 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2017 ],
            "O": [ 1747 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2031 ],
            "Q": [ 831 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_8_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1752 ],
            "I1": [ 831 ],
            "I2": [ 1753 ],
            "I3": [ 1754 ],
            "O": [ 698 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2038 ],
            "Q": [ 2045 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2045 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2029 ],
            "O": [ 736 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2046 ],
            "Q": [ 2036 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 373 ],
            "I2": [ 526 ],
            "I3": [ 203 ],
            "O": [ 2046 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2047 ],
            "Q": [ 2032 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_2_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 278 ],
            "I2": [ 488 ],
            "I3": [ 203 ],
            "O": [ 2047 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2048 ],
            "Q": [ 2037 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_3_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 290 ],
            "I2": [ 492 ],
            "I3": [ 203 ],
            "O": [ 2048 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2049 ],
            "Q": [ 2033 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_4_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 297 ],
            "I2": [ 495 ],
            "I3": [ 203 ],
            "O": [ 2049 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2050 ],
            "Q": [ 2035 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_5_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 304 ],
            "I2": [ 498 ],
            "I3": [ 203 ],
            "O": [ 2050 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2051 ],
            "Q": [ 2031 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_6_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 310 ],
            "I2": [ 203 ],
            "I3": [ 501 ],
            "O": [ 2051 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2052 ],
            "Q": [ 2038 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_7_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 359 ],
            "I2": [ 520 ],
            "I3": [ 203 ],
            "O": [ 2052 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2053 ],
            "Q": [ 2034 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 366 ],
            "I2": [ 523 ],
            "I3": [ 203 ],
            "O": [ 2053 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0011001000111110011101100111011011101110110000101101111111010000000000010000010100110011001111000000001000001011111011111110000011011101110000001011100110111001001100010011110100000011001110101100111011011010110011011101000110011011101010100011001100011101",
            "INIT_1": "0001001100011100001000100011110001010111010100011100111011000000111111011100011100110010001101000010001100111111010001110110011111001100111000001100111111110100001100100000010100110011001011100111011001000110110011101110001011001101111001000000000100110110",
            "INIT_2": "1011101010011001001100110001111100100001000110011100110011111001110011011101000010011000101010110011000100011111001100100001101011111100110010001100110111000001100010001001101000010011001111010010000000101110111111011110101111001100110000111010100010100010",
            "INIT_3": "1100110011110111001100000000010000110011001011110111010001100101111011001100000011001110110001100000001000010111001100100011111101010101010111101110110011100001110111001101001010101010101011110011000100111111000000010010100111001101110010011101110011000001",
            "INIT_4": "1100110111000001100010011000100100010001001111010010000000101111111111101111101011001100110000111111110111110100000100000001111100100010001111110100011001000110110011101100001011111100110001010011000100100101001100100010111001100100010101011100110011100010",
            "INIT_5": "1110110011100011110111011100001110101000101011100011000100111111000000100011100011001101110010111101110011000000101110001001100000110011000111110011000000001011110011011111101011001100110100011000100110111001001100010001110100110010000110111111111011001001",
            "INIT_6": "0100010101100110110011001110000011011110111001100011001100000110001100100010111101100111010101001100111011100000110011011110010100000011001101110011001000111110011101110110010111101100110000101101111111010001000000100001010000110011001111000000001000001000",
            "INIT_7": "0011001100001000110011111111101111001100110100001000101110011010000100110011111100110001001110011111110111101000110011011100000010101010101000010001001100011110001000110010110101010101010100001100111011000000111111101101011000110010001101100010001100111110",
            "INIT_8": "0011001000111110011101100111011011101110110000101101111111010000000000010000010100110011001111000000001000001011111011111110000011011101110000001011100110111001001100010011110100000011001110101100111011011010110011011101000110011011101010100011001100011101",
            "INIT_9": "0001001100011100001000100011110001010111010100011100111011000000111111011100011100110010001101000010001100111111010001110110011111001100111000001100111111110100001100100000010100110011001011100111011001000110110011101110001011001101111001000000000100110110",
            "INIT_A": "1011101010011001001100110001111100100001000110011100110011111001110011011101000010011000101010110011000100011111001100100001101011111100110010001100110111000001100010001001101000010011001111010010000000101110111111011110101111001100110000111010100010100010",
            "INIT_B": "1100110011110111001100000000010000110011001011110111010001100101111011001100000011001110110001100000001000010111001100100011111101010101010111101110110011100001110111001101001010101010101011110011000100111111000000010010100111001101110010011101110011000001",
            "INIT_C": "1100110111000001100010011000100100010001001111010010000000101111111111101111101011001100110000111111110111110100000100000001111100100010001111110100011001000110110011101100001011111100110001010011000100100101001100100010111001100100010101011100110011100010",
            "INIT_D": "1110110011100011110111011100001110101000101011100011000100111111000000100011100011001101110010111101110011000000101110001001100000110011000111110011000000001011110011011111101011001100110100011000100110111001001100010001110100110010000110111111111011001001",
            "INIT_E": "0100010101100110110011001110000011011110111001100011001100000110001100100010111101100111010101001100111011100000110011011110010100000011001101110011001000111110011101110110010111101100110000101101111111010001000000100001010000110011001111000000001000001000",
            "INIT_F": "0011001100001000110011111111101111001100110100001000101110011010000100110011111100110001001110011111110111101000110011011100000010101010101000010001001100011110001000110010110101010101010100001100111011000000111111101101011000110010001101100010001100111110",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 1768, 1782, 1771, 1770, 1798, 1801, 1809, 1802, 1811, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 1783 ],
            "WDATA": [ 2070, "0", 2071, "0", 2072, "0", 2073, "0", 2074, "0", 2075, "0", 2076, "0", 2073, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2076 ],
            "Q": [ 2077 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2077 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2066 ],
            "O": [ 1685 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2075 ],
            "Q": [ 2078 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2078 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2064 ],
            "O": [ 797 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2074 ],
            "Q": [ 2079 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2079 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2062 ],
            "O": [ 1688 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2073 ],
            "Q": [ 2080 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2072 ],
            "Q": [ 2081 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_5_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2081 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2058 ],
            "O": [ 776 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2071 ],
            "Q": [ 2082 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_6_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2082 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2056 ],
            "O": [ 1683 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2070 ],
            "Q": [ 2083 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_8_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2083 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2054 ],
            "O": [ 821 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2080 ],
            "I2": [ 1752 ],
            "I3": [ 2068 ],
            "O": [ 1678 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2080 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2060 ],
            "O": [ 1679 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2084 ],
            "Q": [ 2071 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 324 ],
            "I2": [ 505 ],
            "I3": [ 203 ],
            "O": [ 2084 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2085 ],
            "Q": [ 2076 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_2_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 331 ],
            "I2": [ 508 ],
            "I3": [ 203 ],
            "O": [ 2085 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2086 ],
            "Q": [ 2072 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_3_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 338 ],
            "I2": [ 511 ],
            "I3": [ 203 ],
            "O": [ 2086 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2087 ],
            "Q": [ 2074 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_4_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 345 ],
            "I2": [ 514 ],
            "I3": [ 203 ],
            "O": [ 2087 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2088 ],
            "Q": [ 2070 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_5_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 352 ],
            "I2": [ 517 ],
            "I3": [ 203 ],
            "O": [ 2088 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2089 ],
            "Q": [ 2073 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_6_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 274 ],
            "I2": [ 484 ],
            "I3": [ 203 ],
            "O": [ 2089 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2090 ],
            "Q": [ 2075 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 486 ],
            "I3": [ 203 ],
            "O": [ 2090 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_src": "src\\memory.sv:85.53-93.2",
            "hdlname": "top_spectrum_analyser top_memory ram1_real_odd",
            "module": "$paramod$51c264482c1287f8fe0856a33780c83d1ff8bba6\\dp_bram_512x16",
            "module_hdlname": "dp_bram_512x16",
            "module_src": "src\\dp_bram_512x16.sv:16.1-73.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1101011001110000110100011111011001100111010111010001111100100100101100011001001101011001100101101110101000100111100011101100010111100000100100100000001000111101110001010011100000111100001101010111000100010011001000000101100101101001110110010111110101010101",
            "INIT_1": "0010110010100000100100101111100001110010100110011101000110010101100110011101100100001111100101011100010010010111010000110100000010111001100010011100011110110111011001010000011111111001101011001001011100000110100101101010000100101011010001000111100110011101",
            "INIT_2": "1111010100010000110000111111110101101011010110000010110111111010000100000111000110011010111010110110110001011111001101010001010010111011111010010111101001101011111001100010110100000100010010010000010111000101110011100011010001101110010000001000000000101000",
            "INIT_3": "1011010010001101111101010000010110101100110001011100101111101011100100011110110001111101111000011011111011010100010110110011101100110111011110010000010111001010111001100110111101001011011110101011001010001001100011111010000000101010000111100010111011001001",
            "INIT_4": "0010101010011100001011110000101010011010101000011110001111011000010011100110111110100111011010100001010111011011011100110011100100011110011111101111111111000001001110011110010011000001111010011000111011101111111111011000010110110100000001011010000010001001",
            "INIT_5": "1100010001101000011011100001010010001111011001010000010011000001010001000000110111110010011010010011101101101011101111111011110001100100010101010011100001001011100110101111101100000101011100000110100111111010011010110101110111010111101110001010010001000001",
            "INIT_6": "0010100111001100001111100000000110010111101001001101001100000110111011011010110101100101000101111001001110100011111010011100100001000110000101011000010110010111000110111101000111011001100111011101000010010001001100101101100010000110101010000010100010100000",
            "INIT_7": "0110100101010001001010001101100101110001000110010011010000010111011011010011000010000000001111010100001000111000101001001100011111001010100001011111101100110110000110011001001110110101100001100100111101110101011100110101110011010100111100101101001100110101",
            "INIT_8": "1101011001110000110100011111011001100111010111010001111100100100101100011001001101011001100101101110101000100111100011101100010111100000100100100000001000111101110001010011100000111100001101010111000100010011001000000101100101101001110110010111110101010101",
            "INIT_9": "0010110010100000100100101111100001110010100110011101000110010101100110011101100100001111100101011100010010010111010000110100000010111001100010011100011110110111011001010000011111111001101011001001011100000110100101101010000100101011010001000111100110011101",
            "INIT_A": "1111010100010000110000111111110101101011010110000010110111111010000100000111000110011010111010110110110001011111001101010001010010111011111010010111101001101011111001100010110100000100010010010000010111000101110011100011010001101110010000001000000000101000",
            "INIT_B": "1011010010001101111101010000010110101100110001011100101111101011100100011110110001111101111000011011111011010100010110110011101100110111011110010000010111001010111001100110111101001011011110101011001010001001100011111010000000101010000111100010111011001001",
            "INIT_C": "0010101010011100001011110000101010011010101000011110001111011000010011100110111110100111011010100001010111011011011100110011100100011110011111101111111111000001001110011110010011000001111010011000111011101111111111011000010110110100000001011010000010001001",
            "INIT_D": "1100010001101000011011100001010010001111011001010000010011000001010001000000110111110010011010010011101101101011101111111011110001100100010101010011100001001011100110101111101100000101011100000110100111111010011010110101110111010111101110001010010001000001",
            "INIT_E": "0010100111001100001111100000000110010111101001001101001100000110111011011010110101100101000101111001001110100011111010011100100001000110000101011000010110010111000110111101000111011001100111011101000010010001001100101101100010000110101010000010100010100000",
            "INIT_F": "0110100101010001001010001101100101110001000110010011010000010111011011010011000010000000001111010100001000111000101001001100011111001010100001011111101100110110000110011001001110110101100001100100111101110101011100110101110011010100111100101101001100110101",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 136, 161, 160, 163, 168, 177, 114, 145, 98, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 830, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 1783 ],
            "WDATA": [ 2106, "0", 2107, "0", 2108, "0", 2109, "0", 2110, "0", 2111, "0", 2112, "0", 2113, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2112 ],
            "Q": [ 2114 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2111 ],
            "Q": [ 2115 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2116 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2098 ],
            "O": [ 694 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2041 ],
            "I1": [ 1752 ],
            "I2": [ 1753 ],
            "I3": [ 2023 ],
            "O": [ 695 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2117 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2096 ],
            "O": [ 2118 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2117 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2119 ],
            "O": [ 2120 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_5_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2121 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2094 ],
            "O": [ 2122 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2121 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2123 ],
            "O": [ 2124 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2107 ],
            "Q": [ 2125 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2106 ],
            "Q": [ 700 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2126 ],
            "Q": [ 780 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1783 ],
            "I3": [ 2127 ],
            "O": [ 2126 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 265 ],
            "I3": [ 183 ],
            "O": [ 829 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2113 ],
            "Q": [ 2128 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2129 ],
            "Q": [ 2111 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 373 ],
            "I2": [ 526 ],
            "I3": [ 203 ],
            "O": [ 2129 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2130 ],
            "Q": [ 2107 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_2_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 278 ],
            "I2": [ 488 ],
            "I3": [ 203 ],
            "O": [ 2130 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2131 ],
            "Q": [ 2112 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_3_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 290 ],
            "I2": [ 492 ],
            "I3": [ 203 ],
            "O": [ 2131 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2132 ],
            "Q": [ 2108 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_4_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 297 ],
            "I2": [ 495 ],
            "I3": [ 203 ],
            "O": [ 2132 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2133 ],
            "Q": [ 2110 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_5_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 304 ],
            "I2": [ 498 ],
            "I3": [ 203 ],
            "O": [ 2133 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2134 ],
            "Q": [ 2106 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_6_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 310 ],
            "I2": [ 203 ],
            "I3": [ 501 ],
            "O": [ 2134 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2135 ],
            "Q": [ 2113 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_7_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 359 ],
            "I2": [ 520 ],
            "I3": [ 203 ],
            "O": [ 2135 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2136 ],
            "Q": [ 2109 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 366 ],
            "I2": [ 523 ],
            "I3": [ 203 ],
            "O": [ 2136 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0011001000111110011101100111011011101110110000101101111111010000000000010000010100110011001111000000001000001011111011111110000011011101110000001011100110111001001100010011110100000011001110101100111011011010110011011101000110011011101010100011001100011101",
            "INIT_1": "0001001100011100001000100011110001010111010100011100111011000000111111011100011100110010001101000010001100111111010001110110011111001100111000001100111111110100001100100000010100110011001011100111011001000110110011101110001011001101111001000000000100110110",
            "INIT_2": "1011101010011001001100110001111100100001000110011100110011111001110011011101000010011000101010110011000100011111001100100001101011111100110010001100110111000001100010001001101000010011001111010010000000101110111111011110101111001100110000111010100010100010",
            "INIT_3": "1100110011110111001100000000010000110011001011110111010001100101111011001100000011001110110001100000001000010111001100100011111101010101010111101110110011100001110111001101001010101010101011110011000100111111000000010010100111001101110010011101110011000001",
            "INIT_4": "1100110111000001100010011000100100010001001111010010000000101111111111101111101011001100110000111111110111110100000100000001111100100010001111110100011001000110110011101100001011111100110001010011000100100101001100100010111001100100010101011100110011100010",
            "INIT_5": "1110110011100011110111011100001110101000101011100011000100111111000000100011100011001101110010111101110011000000101110001001100000110011000111110011000000001011110011011111101011001100110100011000100110111001001100010001110100110010000110111111111011001001",
            "INIT_6": "0100010101100110110011001110000011011110111001100011001100000110001100100010111101100111010101001100111011100000110011011110010100000011001101110011001000111110011101110110010111101100110000101101111111010001000000100001010000110011001111000000001000001000",
            "INIT_7": "0011001100001000110011111111101111001100110100001000101110011010000100110011111100110001001110011111110111101000110011011100000010101010101000010001001100011110001000110010110101010101010100001100111011000000111111101101011000110010001101100010001100111110",
            "INIT_8": "0011001000111110011101100111011011101110110000101101111111010000000000010000010100110011001111000000001000001011111011111110000011011101110000001011100110111001001100010011110100000011001110101100111011011010110011011101000110011011101010100011001100011101",
            "INIT_9": "0001001100011100001000100011110001010111010100011100111011000000111111011100011100110010001101000010001100111111010001110110011111001100111000001100111111110100001100100000010100110011001011100111011001000110110011101110001011001101111001000000000100110110",
            "INIT_A": "1011101010011001001100110001111100100001000110011100110011111001110011011101000010011000101010110011000100011111001100100001101011111100110010001100110111000001100010001001101000010011001111010010000000101110111111011110101111001100110000111010100010100010",
            "INIT_B": "1100110011110111001100000000010000110011001011110111010001100101111011001100000011001110110001100000001000010111001100100011111101010101010111101110110011100001110111001101001010101010101011110011000100111111000000010010100111001101110010011101110011000001",
            "INIT_C": "1100110111000001100010011000100100010001001111010010000000101111111111101111101011001100110000111111110111110100000100000001111100100010001111110100011001000110110011101100001011111100110001010011000100100101001100100010111001100100010101011100110011100010",
            "INIT_D": "1110110011100011110111011100001110101000101011100011000100111111000000100011100011001101110010111101110011000000101110001001100000110011000111110011000000001011110011011111101011001100110100011000100110111001001100010001110100110010000110111111111011001001",
            "INIT_E": "0100010101100110110011001110000011011110111001100011001100000110001100100010111101100111010101001100111011100000110011011110010100000011001101110011001000111110011101110110010111101100110000101101111111010001000000100001010000110011001111000000001000001000",
            "INIT_F": "0011001100001000110011111111101111001100110100001000101110011010000100110011111100110001001110011111110111101000110011011100000010101010101000010001001100011110001000110010110101010101010100001100111011000000111111101101011000110010001101100010001100111110",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 136, 161, 160, 163, 168, 177, 114, 145, 98, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2137, 2138, 2139, 2140, 781, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 1783 ],
            "WDATA": [ 2152, "0", 2153, "0", 2154, "0", 2155, "0", 2156, "0", 2157, "0", 2158, "0", 2155, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2158 ],
            "Q": [ 2159 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2157 ],
            "Q": [ 2160 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2156 ],
            "Q": [ 2161 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2162 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2142 ],
            "O": [ 2163 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2164 ],
            "I3": [ 2163 ],
            "O": [ 788 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100110000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 1679 ],
            "I3": [ 2163 ],
            "O": [ 709 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2165 ],
            "I3": [ 2164 ],
            "O": [ 708 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2165 ],
            "I3": [ 1679 ],
            "O": [ 789 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2154 ],
            "Q": [ 779 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2166 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2139 ],
            "O": [ 2167 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2167 ],
            "I3": [ 1683 ],
            "O": [ 785 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000011001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2167 ],
            "I3": [ 1683 ],
            "O": [ 717 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2168 ],
            "I3": [ 2169 ],
            "O": [ 716 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2168 ],
            "I3": [ 2169 ],
            "O": [ 786 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_8_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 824 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2137 ],
            "O": [ 823 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2162 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2150 ],
            "O": [ 748 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1753 ],
            "I3": [ 1678 ],
            "O": [ 749 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2170 ],
            "Q": [ 2153 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 324 ],
            "I2": [ 505 ],
            "I3": [ 203 ],
            "O": [ 2170 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2171 ],
            "Q": [ 2158 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_2_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 331 ],
            "I2": [ 508 ],
            "I3": [ 203 ],
            "O": [ 2171 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2172 ],
            "Q": [ 2154 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_3_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 338 ],
            "I2": [ 511 ],
            "I3": [ 203 ],
            "O": [ 2172 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2173 ],
            "Q": [ 2156 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_4_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 345 ],
            "I2": [ 514 ],
            "I3": [ 203 ],
            "O": [ 2173 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2174 ],
            "Q": [ 2152 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_5_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 352 ],
            "I2": [ 517 ],
            "I3": [ 203 ],
            "O": [ 2174 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2175 ],
            "Q": [ 2155 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_6_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 274 ],
            "I2": [ 484 ],
            "I3": [ 203 ],
            "O": [ 2175 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2176 ],
            "Q": [ 2157 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 486 ],
            "I3": [ 203 ],
            "O": [ 2176 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\memory.sv:118.16-126.2",
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_even",
            "module": "dp_bram_512x16",
            "module_src": "src\\dp_bram_512x16.sv:16.1-73.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.i_wr_en_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "src\\spectrum_analyser.sv:164.1-177.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 270 ],
            "E": [ 49 ],
            "Q": [ 2177 ],
            "R": [ 33 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.i_wr_en_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2177 ],
            "Q": [ 2178 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 2178 ],
            "WDATA": [ 1870, "0", 1871, "0", 1872, "0", 1873, "0", 1874, "0", 1875, "0", 1876, "0", 1877, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 65 ],
            "I3": [ 41 ],
            "O": [ 2183 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1800 ],
            "I1": [ 164 ],
            "I2": [ 2184 ],
            "I3": [ 2181 ],
            "O": [ 2204 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1799 ],
            "I1": [ 2186 ],
            "I2": [ 2205 ],
            "I3": [ 2206 ],
            "O": [ 2207 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 66 ],
            "I3": [ 41 ],
            "O": [ 2182 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2178 ],
            "I2": [ 174 ],
            "I3": [ 2187 ],
            "O": [ 2208 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 58 ],
            "O": [ 2179 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 63 ],
            "I3": [ 41 ],
            "O": [ 2185 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 41 ],
            "O": [ 2180 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_4_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 59 ],
            "O": [ 2187 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 64 ],
            "I3": [ 41 ],
            "O": [ 2184 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_5_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 67 ],
            "I3": [ 41 ],
            "O": [ 2181 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 62 ],
            "I3": [ 41 ],
            "O": [ 2186 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1800 ],
            "I3": [ 2184 ],
            "O": [ 2205 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 164 ],
            "I3": [ 2181 ],
            "O": [ 2206 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1878 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2200 ],
            "O": [ 2209 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2209 ],
            "I3": [ 2210 ],
            "O": [ 949 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2209 ],
            "I3": [ 948 ],
            "O": [ 588 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 945 ],
            "I3": [ 2210 ],
            "O": [ 587 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1879 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2198 ],
            "O": [ 969 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1880 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2196 ],
            "O": [ 602 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1881 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2194 ],
            "O": [ 1959 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1957 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2211 ],
            "O": [ 1960 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_5_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1882 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2192 ],
            "O": [ 594 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1961 ],
            "I1": [ 780 ],
            "I2": [ 829 ],
            "I3": [ 1936 ],
            "O": [ 593 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_6_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1883 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2190 ],
            "O": [ 1965 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1962 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2212 ],
            "O": [ 1964 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_8_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 702 ],
            "I1": [ 832 ],
            "I2": [ 1756 ],
            "I3": [ 2188 ],
            "O": [ 609 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_8_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1752 ],
            "I1": [ 1753 ],
            "I2": [ 1756 ],
            "I3": [ 1757 ],
            "O": [ 608 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1884 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2202 ],
            "O": [ 981 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 2178 ],
            "WDATA": [ 1909, "0", 1910, "0", 1911, "0", 1912, "0", 1913, "0", 1914, "0", 1915, "0", 1912, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1916 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2225 ],
            "O": [ 2229 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2229 ],
            "I3": [ 2230 ],
            "O": [ 994 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2229 ],
            "I3": [ 1707 ],
            "O": [ 624 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2231 ],
            "I3": [ 2230 ],
            "O": [ 625 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2231 ],
            "I3": [ 1707 ],
            "O": [ 993 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1917 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2223 ],
            "O": [ 2232 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2232 ],
            "I3": [ 1703 ],
            "O": [ 957 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2232 ],
            "I3": [ 1703 ],
            "O": [ 616 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 953 ],
            "I3": [ 956 ],
            "O": [ 617 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1918 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2221 ],
            "O": [ 2233 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2233 ],
            "I3": [ 2234 ],
            "O": [ 991 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2233 ],
            "I3": [ 1710 ],
            "O": [ 632 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2235 ],
            "I3": [ 2234 ],
            "O": [ 633 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2235 ],
            "I3": [ 1710 ],
            "O": [ 990 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1921 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2219 ],
            "O": [ 2236 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_5_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1922 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2217 ],
            "O": [ 2237 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100110101101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2237 ],
            "I3": [ 2238 ],
            "O": [ 962 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2237 ],
            "I3": [ 961 ],
            "O": [ 629 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 958 ],
            "I3": [ 2238 ],
            "O": [ 628 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_6_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1923 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2215 ],
            "O": [ 2007 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2004 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2239 ],
            "O": [ 2006 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_8_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1924 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2213 ],
            "O": [ 2240 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_8_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2008 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1975 ],
            "O": [ 2241 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1921 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2227 ],
            "O": [ 650 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1753 ],
            "I3": [ 1675 ],
            "O": [ 651 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\memory.sv:141.16-149.2",
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_odd",
            "module": "dp_bram_512x16",
            "module_src": "src\\dp_bram_512x16.sv:16.1-73.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 136, 161, 160, 163, 168, 177, 114, 145, 98, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2242, 2243, 2212, 2244, 2245, 2246, 2211, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 986, 2254 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 2178 ],
            "WDATA": [ 1947, "0", 1948, "0", 1949, "0", 1950, "0", 1951, "0", 1952, "0", 1953, "0", 1954, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1955 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2252 ],
            "O": [ 2210 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1955 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1943 ],
            "O": [ 945 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 973 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2250 ],
            "O": [ 972 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1956 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2248 ],
            "O": [ 603 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1950 ],
            "Q": [ 1957 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_5_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1961 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2245 ],
            "O": [ 2255 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100111111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 591 ],
            "I3": [ 2255 ],
            "O": [ 937 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 109 ],
            "I2": [ 183 ],
            "I3": [ 2255 ],
            "O": [ 595 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111001011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 593 ],
            "I3": [ 594 ],
            "O": [ 936 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1948 ],
            "Q": [ 1962 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_8_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 701 ],
            "I1": [ 702 ],
            "I2": [ 1966 ],
            "I3": [ 2242 ],
            "O": [ 611 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_8_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 265 ],
            "I2": [ 1966 ],
            "I3": [ 1932 ],
            "O": [ 610 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1954 ],
            "Q": [ 985 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 136, 161, 160, 163, 168, 177, 114, 145, 98, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2256, 2257, 2239, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 2178 ],
            "WDATA": [ 1991, "0", 1992, "0", 1993, "0", 1994, "0", 1995, "0", 1996, "0", 1997, "0", 1994, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1998 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2267 ],
            "O": [ 2230 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1998 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1987 ],
            "O": [ 2231 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1999 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2265 ],
            "O": [ 956 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1999 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1985 ],
            "O": [ 953 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2000 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2263 ],
            "O": [ 2234 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2000 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1983 ],
            "O": [ 2235 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2001 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2261 ],
            "O": [ 2271 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2271 ],
            "I3": [ 2002 ],
            "O": [ 1000 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111101100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2271 ],
            "I3": [ 1676 ],
            "O": [ 612 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001101111011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2236 ],
            "I3": [ 2002 ],
            "O": [ 613 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2236 ],
            "I3": [ 1676 ],
            "O": [ 999 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_5_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2003 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2259 ],
            "O": [ 2238 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_5_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2003 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1979 ],
            "O": [ 958 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1992 ],
            "Q": [ 2004 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_8_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2008 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2256 ],
            "O": [ 2272 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111110011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2272 ],
            "I3": [ 1712 ],
            "O": [ 987 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111101100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2272 ],
            "I3": [ 1712 ],
            "O": [ 637 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001101111011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2240 ],
            "I3": [ 2241 ],
            "O": [ 636 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110011111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2240 ],
            "I3": [ 2241 ],
            "O": [ 988 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2001 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2269 ],
            "O": [ 649 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2001 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 1989 ],
            "O": [ 648 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\memory.sv:108.16-116.2",
            "hdlname": "top_spectrum_analyser top_memory ram2_real_even",
            "module": "dp_bram_512x16",
            "module_src": "src\\dp_bram_512x16.sv:16.1-73.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 833, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 2178 ],
            "WDATA": [ 2031, "0", 2032, "0", 2033, "0", 2034, "0", 2035, "0", 2036, "0", 2037, "0", 2038, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2039 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2284 ],
            "O": [ 2288 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2288 ],
            "I3": [ 2289 ],
            "O": [ 802 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2288 ],
            "I3": [ 1744 ],
            "O": [ 682 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2290 ],
            "I3": [ 2289 ],
            "O": [ 683 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2290 ],
            "I3": [ 1744 ],
            "O": [ 803 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2040 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2282 ],
            "O": [ 2291 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2291 ],
            "I3": [ 1694 ],
            "O": [ 808 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2291 ],
            "I3": [ 1694 ],
            "O": [ 674 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2292 ],
            "I3": [ 2293 ],
            "O": [ 675 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2292 ],
            "I3": [ 2293 ],
            "O": [ 809 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2041 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2280 ],
            "O": [ 692 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2116 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2294 ],
            "O": [ 693 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2042 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2278 ],
            "O": [ 2295 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2118 ],
            "I3": [ 2295 ],
            "O": [ 811 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 1692 ],
            "I3": [ 2295 ],
            "O": [ 743 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2120 ],
            "I3": [ 2118 ],
            "O": [ 742 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111110011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2120 ],
            "I3": [ 1692 ],
            "O": [ 812 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_5_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2043 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2276 ],
            "O": [ 2296 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2296 ],
            "I3": [ 1741 ],
            "O": [ 687 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2124 ],
            "I3": [ 2122 ],
            "O": [ 686 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2124 ],
            "I3": [ 2296 ],
            "O": [ 800 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2122 ],
            "I3": [ 1741 ],
            "O": [ 799 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_6_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2044 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2274 ],
            "O": [ 2297 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110011111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2297 ],
            "I3": [ 2298 ],
            "O": [ 805 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2297 ],
            "I3": [ 1747 ],
            "O": [ 678 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2298 ],
            "I3": [ 2299 ],
            "O": [ 679 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100111111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 1747 ],
            "I3": [ 2299 ],
            "O": [ 806 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ "1" ],
            "Q": [ 702 ],
            "R": [ 2300 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 261 ],
            "O": [ 2300 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2301 ],
            "Q": [ 832 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2302 ],
            "I1": [ 2303 ],
            "I2": [ 2304 ],
            "I3": [ 2305 ],
            "O": [ 2301 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010010100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 165 ],
            "I1": [ 174 ],
            "I2": [ 2180 ],
            "I3": [ 2187 ],
            "O": [ 2302 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 175 ],
            "I2": [ 2179 ],
            "I3": [ 2185 ],
            "O": [ 2303 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1769 ],
            "I2": [ 2182 ],
            "I3": [ 2208 ],
            "O": [ 2304 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 167 ],
            "I1": [ 2183 ],
            "I2": [ 2204 ],
            "I3": [ 2207 ],
            "O": [ 2305 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2045 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2286 ],
            "O": [ 738 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2128 ],
            "I1": [ 780 ],
            "I2": [ 829 ],
            "I3": [ 2104 ],
            "O": [ 2306 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 2178 ],
            "WDATA": [ 2070, "0", 2071, "0", 2072, "0", 2073, "0", 2074, "0", 2075, "0", 2076, "0", 2073, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2077 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2319 ],
            "O": [ 2323 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2323 ],
            "I3": [ 2324 ],
            "O": [ 783 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2323 ],
            "I3": [ 1685 ],
            "O": [ 721 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2325 ],
            "I3": [ 2324 ],
            "O": [ 720 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2325 ],
            "I3": [ 1685 ],
            "O": [ 782 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2078 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2317 ],
            "O": [ 2326 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2160 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2146 ],
            "O": [ 794 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2079 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2315 ],
            "O": [ 2327 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2327 ],
            "I3": [ 1688 ],
            "O": [ 729 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2328 ],
            "I3": [ 2329 ],
            "O": [ 728 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2328 ],
            "I3": [ 2327 ],
            "O": [ 827 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101111110011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2329 ],
            "I3": [ 1688 ],
            "O": [ 826 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2080 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2313 ],
            "O": [ 2165 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_5_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2081 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2311 ],
            "O": [ 775 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_6_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2082 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2309 ],
            "O": [ 2168 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2166 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2330 ],
            "O": [ 2169 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_8_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2083 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2307 ],
            "O": [ 822 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2080 ],
            "I1": [ 702 ],
            "I2": [ 832 ],
            "I3": [ 2321 ],
            "O": [ 746 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2162 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2331 ],
            "O": [ 747 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "src\\memory.sv:131.16-139.2",
            "hdlname": "top_spectrum_analyser top_memory ram2_real_odd",
            "module": "dp_bram_512x16",
            "module_src": "src\\dp_bram_512x16.sv:16.1-73.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 136, 161, 160, 163, 168, 177, 114, 145, 98, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 703, 2332, 2333, 2334, 2123, 2335, 2119, 2336, 2294, 2337, 2338, 2339, 2340, 2341, 2342, 2343 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 2178 ],
            "WDATA": [ 2106, "0", 2107, "0", 2108, "0", 2109, "0", 2110, "0", 2111, "0", 2112, "0", 2113, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2114 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2340 ],
            "O": [ 2289 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2114 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2102 ],
            "O": [ 2290 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2115 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2338 ],
            "O": [ 2293 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2115 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2100 ],
            "O": [ 2292 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2110 ],
            "Q": [ 2116 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2109 ],
            "Q": [ 2117 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2108 ],
            "Q": [ 2121 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2125 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2333 ],
            "O": [ 2299 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2125 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2092 ],
            "O": [ 2298 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2344 ],
            "Q": [ 701 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2178 ],
            "I3": [ 2127 ],
            "O": [ 2344 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2345 ],
            "I3": [ 2346 ],
            "O": [ 2127 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1799 ],
            "I1": [ 1800 ],
            "I2": [ 177 ],
            "I3": [ 145 ],
            "O": [ 2345 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1769 ],
            "I1": [ 163 ],
            "I2": [ 166 ],
            "I3": [ 171 ],
            "O": [ 2346 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2128 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2342 ],
            "O": [ 2347 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2347 ],
            "I3": [ 2306 ],
            "O": [ 739 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100111111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 736 ],
            "I3": [ 2347 ],
            "O": [ 815 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111001011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2306 ],
            "I3": [ 738 ],
            "O": [ 814 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 136, 161, 160, 163, 168, 177, 114, 145, 98, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 825, 2348, 2330, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2331, 2360 ],
            "RE": [ "1" ],
            "WADDR": [ 175, 165, 164, 1769, 167, 1800, 173, 1799, 174, "0", "0" ],
            "WCLK": [ 7 ],
            "WCLKE": [ 2178 ],
            "WDATA": [ 2152, "0", 2153, "0", 2154, "0", 2155, "0", 2156, "0", 2157, "0", 2158, "0", 2155, "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2159 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2358 ],
            "O": [ 2324 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2159 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2148 ],
            "O": [ 2325 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2160 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2356 ],
            "O": [ 2361 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111101100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2361 ],
            "I3": [ 797 ],
            "O": [ 713 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001101111011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2326 ],
            "I3": [ 794 ],
            "O": [ 712 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100110101101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 183 ],
            "I2": [ 2326 ],
            "I3": [ 2361 ],
            "O": [ 798 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2161 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2354 ],
            "O": [ 2329 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2161 ],
            "I1": [ 780 ],
            "I2": [ 265 ],
            "I3": [ 2144 ],
            "O": [ 2328 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2162 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2352 ],
            "O": [ 2164 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_5_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 779 ],
            "I1": [ 701 ],
            "I2": [ 702 ],
            "I3": [ 2350 ],
            "O": [ 778 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2153 ],
            "Q": [ 2166 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2152 ],
            "Q": [ 824 ]
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 2155 ],
            "Q": [ 2162 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_src": "src\\memory.sv:52.49-57.2",
            "hdlname": "top_spectrum_analyser top_memory twiddle_rom_imag",
            "module": "$paramod$cf795be357231370a698c1be9213d55e70c3bb47\\rom_512x16",
            "module_hdlname": "rom_512x16",
            "module_src": "src\\rom_512x16.sv:18.1-59.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2363 ],
            "O": [ 844 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2364 ],
            "O": [ 843 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2365 ],
            "O": [ 849 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2366 ],
            "O": [ 848 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2367 ],
            "O": [ 847 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2368 ],
            "O": [ 846 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2369 ],
            "O": [ 845 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2370 ],
            "O": [ 835 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2371 ],
            "O": [ 842 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2372 ],
            "O": [ 841 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2373 ],
            "O": [ 840 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2374 ],
            "O": [ 839 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2375 ],
            "O": [ 838 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2376 ],
            "O": [ 837 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2377 ],
            "O": [ 836 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2378 ],
            "O": [ 850 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1110000110100110001100011001110011011101101000010001110010001110111010111111101010100000011101110110010001111000101011000111010000101000001110011110000010110111001001111011100111111110101001101001000101000010010100100101111010011101011100100000101000101010",
            "INIT_1": "1011111001101101010111010111100110101111010100110100110001100001101100100111110001110010010011111011000001001100011100000100110010110000010011110111001001011110101001100110100101001111010100101011110001010011010011000101110010111100010111110000001110010001",
            "INIT_2": "1010011100000111111000001011100101111011011001101000011100100100111100101011101001111110010010011011000001001000111111001000100100110010100110111000010111000101010110110110011110000001010110001110110110101100001011001000001111100001100011100010001010010010",
            "INIT_3": "0111000000110100011111000011010101100111111000100001101110101000100011010001010010100100111100111110100110111111010110000101101000101000100100011000101001000000101101111111111101100010011010100000101010010001101110000101000011001001100111100110110101101001",
            "INIT_4": "0000011001010110100110101110010110100011111000011010110000001110101011010000001010100001001111011000000000101101101100110011001010110011001100011000000000011110101100000001110010011110000000011001110000001100100100101101000010000111111010111001110111011100",
            "INIT_5": "0011000101100100111111110100010101100100101000101001100111101010110111000100011001010101100010110000011101100000101110100011111101111000111111110110111000101001000101000110001110100111101101101010001100111001010110001101111001100100100101010100101100000110",
            "INIT_6": "1110000101111010100110001001111000100101110101111100101101110100000101110010011001101111101000011010000010001111011000011000001111111111011011000000111101111110110011110111110000111101010011011000000010010001011000001011010010100101101110110101111110011100",
            "INIT_7": "0000000100000010000100110010000000100011001101100010011100111001000111110001110000110010110001110011110011000101111100110001011011011010010010001110011111111100000101010000100000000111111000011100010000000010110001011100001000010101001000100010011111110110",
            "INIT_8": "0011011110100010010001010110001011000100100000101000010101000011000101111010000001000101010111001111001011101000110110110001110010110110010001110011100011000101001101111001011000001111000110010010001100111100001100110010001000000011001000000000000000000010",
            "INIT_9": "0000111110011001111000001011111000100000101100011001010111000101011011010101110010001111011111000101111101101110111010110010100100100000100001111110010110001011001111111010010001000011011101101000111101110101001100001001011011001001110110101010010101111110",
            "INIT_A": "0100111000010111011100001101010000001001100110111010011100111100101101101110001101000100001000110111101001111101001110001011111110101111011010100101011100100001010101001100111010011001010000101100110010101010011101011110011110111011010001000111010100110100",
            "INIT_B": "1000110111001001100100101111101010010110100001001001110000001001100110100001010010100000000111001001000100011011101100110011000010100010001001111000000100111101101001010010100010101100000001101010100101001011101100101110010110001110111101000100001100000110",
            "INIT_C": "0110100100111100100110001101101010101000000100010100101011000000001101110111111110100010111010101000101000010001011110001101000001001001000111111010110011111011101001011011011010011001000000000100111111101000011101101011011101111000001101000011010101110100",
            "INIT_D": "0110001110000110101001001000101101101101100001101010100111111000110100010100110100001111011001111001000010010001011101101000101110111000110010001111010001001001011110100001100010100111101011101101001101100100011010100011001110100101101011011110011101000011",
            "INIT_E": "0001011011010101111011000101111000011100010110011110110101010010000011100100001111110010011111000011001001001111111100000100111000110000010011001111000001001101001100100101111011100110011010010000110101110001111111110101001100011100011011011010101000111000",
            "INIT_F": "0001111101111010110110000111011000010011010010101101010000000110101011111011001101100010101111011010000010110011001011000111110011101100011100000010000001111101111000010111001010111110101011100101110110001011100110011011010001100001100011001010000110110011",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2379, 2380, 2381, 2382, 2383, 2384, 2385, 110, 2386, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2370, 2387, 2374, 2388, 2376, 2389, 2372, 2390, 2377, 2391, 2373, 2392, 2375, 2393, 2371, 2394 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ 213 ],
            "I2": [ 2395 ],
            "I3": [ 2396 ],
            "O": [ 2385 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 2397 ],
            "I2": [ 2398 ],
            "I3": [ 2399 ],
            "O": [ 2396 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 68 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 2397 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 58 ],
            "I3": [ 101 ],
            "O": [ 2399 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 66 ],
            "I2": [ 67 ],
            "I3": [ 103 ],
            "O": [ 2398 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ 213 ],
            "I2": [ 2400 ],
            "I3": [ 2401 ],
            "O": [ 2384 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010011110101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 103 ],
            "I2": [ 197 ],
            "I3": [ 62 ],
            "O": [ 2400 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 199 ],
            "I3": [ 196 ],
            "O": [ 2401 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 67 ],
            "I2": [ 68 ],
            "I3": [ 103 ],
            "O": [ 199 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 101 ],
            "I3": [ 2402 ],
            "O": [ 200 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 58 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 2402 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 65 ],
            "I2": [ 66 ],
            "I3": [ 103 ],
            "O": [ 196 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 63 ],
            "I2": [ 64 ],
            "I3": [ 103 ],
            "O": [ 197 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 213 ],
            "I3": [ 2403 ],
            "O": [ 2383 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101111001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 178 ],
            "I2": [ 2404 ],
            "I3": [ 2405 ],
            "O": [ 2403 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 2398 ],
            "I3": [ 2406 ],
            "O": [ 2405 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_4_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ 213 ],
            "I2": [ 180 ],
            "I3": [ 198 ],
            "O": [ 2382 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_5_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 178 ],
            "I2": [ 213 ],
            "I3": [ 2395 ],
            "O": [ 2381 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_5_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 2406 ],
            "I3": [ 2404 ],
            "O": [ 2395 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_5_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 64 ],
            "I2": [ 65 ],
            "I3": [ 103 ],
            "O": [ 2406 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_6_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 178 ],
            "I2": [ 213 ],
            "I3": [ 2400 ],
            "O": [ 2380 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 178 ],
            "I2": [ 2404 ],
            "I3": [ 213 ],
            "O": [ 2379 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_7_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 62 ],
            "I2": [ 63 ],
            "I3": [ 103 ],
            "O": [ 2404 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 178 ],
            "I2": [ 213 ],
            "I3": [ 180 ],
            "O": [ 2386 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1101111011100010111111011100001011111111110000011111110011110001111111011111001011101110111001101100110011001111110011111100110111001100111111011100110111111110110111101110111011111100110011011111111111001101111111001111110011111101111111101010101010101010",
            "INIT_1": "1110001011100110110000001100111111000011110011011100000011111100110000011111111011000011111111111111000011001101111100111100110011110010110111101111000011111111111100111111110111001100110000001100110111000010110011111100001111001100111100011100111111110001",
            "INIT_2": "1111110100001110111111110000110111111100001111001111110100111110111111110011110111000000110000001100000111000010110000111100000111000000111100011100000111110010110000111111001111110000110000011111000111000010111100101101001011110000111100011111001111110001",
            "INIT_3": "1100111100110000110011110011001111111100000000001111110100000010111111110000000111111110000100101111110000110001111111110011000011101110001001101100110000001101110011010000111011001111000011111100110000111101110011010011111011001111001111011111110000001100",
            "INIT_4": "1100001100111100110000110011110111010010001011101111000000001101111100010000111011110011000011011111001000011110111100000011110111110001001111101111001100111101111001100010101011001100000000011100110100000010110011110000000111001110000100101100110000110001",
            "INIT_5": "1111001100000000111100110000000011110011000000111111001000010010111100000011000011110000001100111111001100110000111100110011000111110011001100111100000000001100110000000000111111000001000011101100001100001101110000110000111111000000001111001100000000111111",
            "INIT_6": "1100001100000000110000110000000111000011000000111100001100000011110000000011000011000000001100001100000000110001110000000011001111000000001100111100001100110000110000110011000011000011001100111101001000100010111100000000000011110000000000011111000000000011",
            "INIT_7": "1100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000001111000000000000111100000000000011110000000000001111000011000000001100001100000000",
            "INIT_8": "1100001100000000110000100000000111000000000000111100000000000011110000000000001111000000000000101100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000",
            "INIT_9": "1111000000000011111100000000000011110000000000001100001100110011110000110011001011000011001100001100001000110001110000000011001111000000001100111100000000110000110000000011000011000001001000011100001100000011110000110000001111000011000000001100001100000000",
            "INIT_A": "1100000000111110110000010010110111000011000011111100001100001100110000000000111111000000000011101101000100011001111100110011001111110011001100001111001000110001111100000011001011110000001100001111001100000011111100110000001011110011000000001111001000000001",
            "INIT_B": "1100110000110000110011110000001111001111000000001100110000000011110011000000000011110011001111111111001100111100111100000011111111110000001111001111001100001111111100110000110011110000000011111111000000001100110000110011111111000011001111001100001000111101",
            "INIT_C": "1110110100011101110011110011110011001100001111111100110100101101110011110000111011001100000011111100110000001100111111110011001011111110001100011111110000110000111111110000001111111111000000001111110000000010111011010001000111001111001100101100111000110001",
            "INIT_D": "1111001011110001111100001111000011110011110000101111000011000011111000011101000111000011111100101100000011110011110000011110000111000011110000001100000011000010110101011001010111111111001111001111110000111110111111010010110111111111000011001111110000001110",
            "INIT_E": "1100111011110001110011011110000111001111110000101100110011000010110110011101010111110010111111011111000011111110111100111100111011110010110011011110000111011101110000111111111011000000111111101100000111101101110000101100110111000000110011101111001111110011",
            "INIT_F": "1111111111111110111111001111111011111101111011011111111011001101111111001100110011001111111111101100110011111111110011011110110111001110110011011100110011001110111111111111001011111100111100111111110111100001111111111100000011111100110000101100111111110011",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2379, 2380, 2381, 2382, 2383, 2384, 2385, 110, 2386, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2364, 2407, 2367, 2408, 2369, 2409, 2365, 2410, 2363, 2411, 2366, 2412, 2368, 2413, 2378, 2414 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_src": "src\\memory.sv:45.49-50.2",
            "hdlname": "top_spectrum_analyser top_memory twiddle_rom_real",
            "module": "$paramod$92a617c5d960af7d97c8ebede719fd7057d02f04\\rom_512x16",
            "module_hdlname": "rom_512x16",
            "module_src": "src\\rom_512x16.sv:18.1-59.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2415 ],
            "O": [ 895 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2416 ],
            "O": [ 894 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2417 ],
            "O": [ 900 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2418 ],
            "O": [ 899 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2419 ],
            "O": [ 898 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2420 ],
            "O": [ 897 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_14": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2421 ],
            "O": [ 896 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_15": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2422 ],
            "O": [ 886 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2423 ],
            "O": [ 893 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2424 ],
            "O": [ 892 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2425 ],
            "O": [ 891 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2426 ],
            "O": [ 890 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2427 ],
            "O": [ 889 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2428 ],
            "O": [ 888 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2429 ],
            "O": [ 887 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data_SB_LUT4_O_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2362 ],
            "I3": [ 2430 ],
            "O": [ 901 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "1100100101011110101110111001111000101110011010100111101010111111111010110101110010011001100010000001111000000100001001111110000001001001101110111110010100011001110010010110101011110010111001011101111111000000110011011101111011111111110111001111111111111111",
            "INIT_1": "1111001001100101000111100101001011011101011011010100000010010001101100011000000001110011100000001010000110010010000101101101010111011111011110110001101001110111110000110101100010111101100010100111001010001001110011100111101000110111001001100101101110000010",
            "INIT_2": "1011000111101011101011000001100011110110011001110101101111000000010010010001111110111011110111111000011110000001110001110100001101010001100101101010101011011101101110100010001001100111101111100010011001000010100010100001101101000111101110001000100111101000",
            "INIT_3": "0101000000011101011011000001011001111010011010000100000111011101011001101111100001111100110100000110111011100111010011111100110001011101110110110111110011100001010110011111010001000010111011100101011010110111010011110001100101110010000110001011110111111010",
            "INIT_4": "1001010111100000011001100011011001110101110011011010001001101000110010001000001101001000010000100111011111101101101001000001110010110110111000110101001100000111010110110100101001001101110101001011001100010100100010010100101110000100111110001100100110101000",
            "INIT_5": "1001110101111010010110110111011110010011011110100101010100100100000011001001100111110000100110110100010111000101100010010111011101110100000001000010100110010101100001101111010001011001010100100010111110011000100101011100111101011000011100010001100010111111",
            "INIT_6": "1110101100101001000100101011001011000001100011010001001110101110111100011011111100001110100100001100110110110011000111101010001011111100100000000010110110010001110011001011001000011011100101011111000010101101000000001010111111100001101100010101011011010100",
            "INIT_7": "1110000110000110001001101001101011101101101101100011101011101010010100000100111110011111010000010101111101001111110100001011000000010000101111001101110110100001000111111000111001010000010000101010001001110111011001010110100010111101010100000101111001001111",
            "INIT_8": "1110000110100110001100011001110011011101101000010001110010001110111010111111101010100000011101110110010001111000101011000111010000101000001110011110000010110111001001111011100111111110101001101001000101000010010100100101111010011101011100100000101000101010",
            "INIT_9": "1011111001101101010111010111100110101111010100110100110001100001101100100111110001110010010011111011000001001100011100000100110010110000010011110111001001011110101001100110100101001111010100101011110001010011010011000101110010111100010111110000001110010001",
            "INIT_A": "1010011100000111111000001011100101111011011001101000011100100100111100101011101001111110010010011011000001001000111111001000100100110010100110111000010111000101010110110110011110000001010110001110110110101100001011001000001111100001100011100010001010010010",
            "INIT_B": "0111000000110100011111000011010101100111111000100001101110101000100011010001010010100100111100111110100110111111010110000101101000101000100100011000101001000000101101111111111101100010011010100000101010010001101110000101000011001001100111100110110101101001",
            "INIT_C": "0000011001010110100110101110010110100011111000011010110000001110101011010000001010100001001111011000000000101101101100110011001010110011001100011000000000011110101100000001110010011110000000011001110000001100100100101101000010000111111010111001110111011100",
            "INIT_D": "0011000101100100111111110100010101100100101000101001100111101010110111000100011001010101100010110000011101100000101110100011111101111000111111110110111000101001000101000110001110100111101101101010001100111001010110001101111001100100100101010100101100000110",
            "INIT_E": "1110000101111010100110001001111000100101110101111100101101110100000101110010011001101111101000011010000010001111011000011000001111111111011011000000111101111110110011110111110000111101010011011000000010010001011000001011010010100101101110110101111110011100",
            "INIT_F": "0000000100000010000100110010000000100011001101100010011100111001000111110001110000110010110001110011110011000101111100110001011011011010010010001110011111111100000101010000100000000111111000011100010000000010110001011100001000010101001000100010011111110110",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2379, 2380, 2381, 2382, 2383, 2384, 2385, 110, 2386, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2422, 2431, 2426, 2432, 2428, 2433, 2424, 2434, 2429, 2435, 2425, 2436, 2427, 2437, 2423, 2438 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "0011110011111111001111011111111000111111111111000011111111111100001111111111110000111111111111010011111111111111001111111111111100111111111111110011111111111111001111111111111100111111111111110011111111111111001111111111111100111111111111110011111111111111",
            "INIT_1": "0000111111111100000011111111111100001111111111110011110011001100001111001100110100111100110011110011110111001110001111111100110000111111110011000011111111001111001111111100111100111110110111100011110011111100001111001111110000111100111111110011110011111111",
            "INIT_2": "0011111111000001001111101101001000111100111100000011110011110011001111111111000000111111111100010010111011100110000011001100110000001100110011110000110111001110000011111100110100001111110011110000110011111100000011001111110100001100111111110000110111111110",
            "INIT_3": "0011001111001111001100001111110000110000111111110011001111111100001100111111111100001100110000000000110011000011000011111100000000001111110000110000110011110000000011001111001100001111111100000000111111110011001111001100000000111100110000110011110111000010",
            "INIT_4": "0001001011100010001100001100001100110011110000000011001011010010001100001111000100110011111100000011001111110011000000001100110100000001110011100000001111001111000000001111110000000000111111110000001111111101000100101110111000110000110011010011000111001110",
            "INIT_5": "0000110100001110000011110000111100001100001111010000111100111100000111100010111000111100000011010011111100001100001111100001111000111100001111110011111100111101001010100110101000000000110000110000001111000001000000101101001000000000111100110000001111110001",
            "INIT_6": "0011000100001110001100100001111000110000001111010011001100111101001001100010101000001101000000100000111100000001000011000011000100001101001100100001111000100010001111000000000100111111000000010011111000010010001111010011001000111111001100010000110000001100",
            "INIT_7": "0000000000000001000000110000000100000010000100100000000100110010000000110011001100110000000000010011001100000000001100100001001000110001001100100011001100110001000000000000110100000011000011000000001000011110000000000011111100000011001111010011000000001100",
            "INIT_8": "1101111011100010111111011100001011111111110000011111110011110001111111011111001011101110111001101100110011001111110011111100110111001100111111011100110111111110110111101110111011111100110011011111111111001101111111001111110011111101111111101010101010101010",
            "INIT_9": "1110001011100110110000001100111111000011110011011100000011111100110000011111111011000011111111111111000011001101111100111100110011110010110111101111000011111111111100111111110111001100110000001100110111000010110011111100001111001100111100011100111111110001",
            "INIT_A": "1111110100001110111111110000110111111100001111001111110100111110111111110011110111000000110000001100000111000010110000111100000111000000111100011100000111110010110000111111001111110000110000011111000111000010111100101101001011110000111100011111001111110001",
            "INIT_B": "1100111100110000110011110011001111111100000000001111110100000010111111110000000111111110000100101111110000110001111111110011000011101110001001101100110000001101110011010000111011001111000011111100110000111101110011010011111011001111001111011111110000001100",
            "INIT_C": "1100001100111100110000110011110111010010001011101111000000001101111100010000111011110011000011011111001000011110111100000011110111110001001111101111001100111101111001100010101011001100000000011100110100000010110011110000000111001110000100101100110000110001",
            "INIT_D": "1111001100000000111100110000000011110011000000111111001000010010111100000011000011110000001100111111001100110000111100110011000111110011001100111100000000001100110000000000111111000001000011101100001100001101110000110000111111000000001111001100000000111111",
            "INIT_E": "1100001100000000110000110000000111000011000000111100001100000011110000000011000011000000001100001100000000110001110000000011001111000000001100111100001100110000110000110011000011000011001100111101001000100010111100000000000011110000000000011111000000000011",
            "INIT_F": "1100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000000011000000000000001100000000000000110000000000001111000000000000111100000000000011110000000000001111000011000000001100001100000000",
            "READ_MODE": "01",
            "WRITE_MODE": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 2379, 2380, 2381, 2382, 2383, 2384, 2385, 110, 2386, "0", "0" ],
            "RCLK": [ 7 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2416, 2439, 2419, 2440, 2421, 2441, 2417, 2442, 2415, 2443, 2418, 2444, 2420, 2445, 2430, 2446 ],
            "RE": [ "1" ],
            "WADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ "0" ],
            "WCLKE": [ "0" ],
            "WDATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ "1" ],
            "Q": [ 2362 ],
            "R": [ 2447 ]
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 41 ],
            "I3": [ 263 ],
            "O": [ 2447 ]
          }
        }
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "src\\top.sv:82.6-82.9"
          }
        },
        "clk_24MHz": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "src\\top.sv:56.6-56.15"
          }
        },
        "clk_25MHz1538": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "src\\top.sv:67.6-67.19"
          }
        },
        "counter": {
          "hide_name": 0,
          "bits": [ 26, 27, 24, 21, 18, 15, 12, 10 ],
          "attributes": {
            "src": "src\\top.sv:90.13-90.20"
          }
        },
        "counter_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
          }
        },
        "counter_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "counter_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
          }
        },
        "counter_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "counter_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
          }
        },
        "counter_SB_DFFE_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "counter_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
          }
        },
        "counter_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "counter_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
          }
        },
        "counter_SB_DFFE_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "counter_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
          }
        },
        "counter_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
          }
        },
        "counter_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
          }
        },
        "counter_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:96.20-96.31|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "counter_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
          }
        },
        "g0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "src\\top.sv:138.6-138.8"
          }
        },
        "o_b0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "src\\top.sv:38.12-38.16"
          }
        },
        "o_b1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "src\\top.sv:39.12-39.16"
          }
        },
        "o_b2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "src\\top.sv:40.12-40.16"
          }
        },
        "o_b3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "src\\top.sv:41.12-41.16"
          }
        },
        "o_g0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "src\\top.sv:34.12-34.16"
          }
        },
        "o_g1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "src\\top.sv:35.12-35.16"
          }
        },
        "o_g2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "src\\top.sv:36.12-36.16"
          }
        },
        "o_g3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "src\\top.sv:37.12-37.16"
          }
        },
        "o_hs": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "src\\top.sv:28.12-28.16"
          }
        },
        "o_led": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "src\\top.sv:27.12-27.17"
          }
        },
        "o_led_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
          }
        },
        "o_led_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "o_r0": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "src\\top.sv:30.12-30.16"
          }
        },
        "o_r1": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "src\\top.sv:31.12-31.16"
          }
        },
        "o_r2": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "src\\top.sv:32.12-32.16"
          }
        },
        "o_r3": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "src\\top.sv:33.12-33.16"
          }
        },
        "o_vs": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "src\\top.sv:29.12-29.16"
          }
        },
        "pll_locked": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "src\\top.sv:68.6-68.16",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.active": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser active",
            "src": "src\\spectrum_analyser.sv:190.7-190.13"
          }
        },
        "top_spectrum_analyser.btm[0]": {
          "hide_name": 0,
          "bits": [ 310, 304, 297, 290, 278, 373, 366, 359, 352, 345, 338, 331, 324, 276, 274, 274 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser btm[0]",
            "src": "src\\spectrum_analyser.sv:24.21-24.24"
          }
        },
        "top_spectrum_analyser.btm[1]": {
          "hide_name": 0,
          "bits": [ 415, 409, 402, 395, 383, 478, 471, 464, 457, 450, 443, 436, 429, 381, 379, 379 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser btm[1]",
            "src": "src\\spectrum_analyser.sv:24.21-24.24"
          }
        },
        "top_spectrum_analyser.fft_graph": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser fft_graph",
            "src": "src\\spectrum_analyser.sv:187.6-187.15"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 41, 46, 47, 48 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 47, 51, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 47, 54, 49, 55 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 52, 53 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 58, 59, 60, 61 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:114.14-114.29|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:114.14-114.29|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:114.14-114.29|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:114.14-114.29|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 18, 70, 75, 76 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.22-122.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.22-122.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.22-122.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.22-122.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.22-122.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:122.43-122.58|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 42, 46, 43, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 69, 70, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.fft_graph_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 18, 24, 87 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.fft_rd_addr[1]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser fft_rd_addr[1]",
            "src": "src\\spectrum_analyser.sv:31.13-31.24"
          }
        },
        "top_spectrum_analyser.fft_rd_addr[3]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser fft_rd_addr[3]",
            "src": "src\\spectrum_analyser.sv:31.13-31.24"
          }
        },
        "top_spectrum_analyser.fft_rd_en": {
          "hide_name": 0,
          "bits": [ 263, 2448, 2448, 2449, 2449 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser fft_rd_en",
            "src": "src\\spectrum_analyser.sv:26.13-26.22",
            "unused_bits": "1 2 3 4"
          }
        },
        "top_spectrum_analyser.graph_active": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser graph_active",
            "src": "src\\spectrum_analyser.sv:186.6-186.18"
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 89, 90 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 41, 46, 43, 50 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:131.23-131.38|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:131.23-131.38|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:131.23-131.38|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 92, 93, 94 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.graph_active_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 97, 94 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 53, 55, 99, 1427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:65.38-65.55|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 99, 100, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "single_bit_vector": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:106.15-106.30|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:106.15-106.30|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:106.15-106.30|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\top.sv:106.15-106.30|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.graph_active_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser i_clk",
            "src": "src\\spectrum_analyser.sv:6.11-6.16"
          }
        },
        "top_spectrum_analyser.o_g0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser o_g0",
            "src": "src\\spectrum_analyser.sv:15.12-15.16"
          }
        },
        "top_spectrum_analyser.o_hs": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser o_hs",
            "src": "src\\spectrum_analyser.sv:13.12-13.16"
          }
        },
        "top_spectrum_analyser.o_led": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser o_led",
            "src": "src\\spectrum_analyser.sv:12.12-12.17"
          }
        },
        "top_spectrum_analyser.o_vs": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser o_vs",
            "src": "src\\spectrum_analyser.sv:14.12-14.16"
          }
        },
        "top_spectrum_analyser.odd[0]": {
          "hide_name": 0,
          "bits": [ 768, 771, 801, 804, 807, 810, 813, 816, 819, 828, 774, 784, 787, 796, 790, 793 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser odd[0]",
            "src": "src\\spectrum_analyser.sv:21.21-21.24"
          }
        },
        "top_spectrum_analyser.odd[1]": {
          "hide_name": 0,
          "bits": [ 964, 951, 938, 947, 941, 968, 977, 980, 989, 992, 960, 995, 998, 955, 1001, 944 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser odd[1]",
            "src": "src\\spectrum_analyser.sv:21.21-21.24"
          }
        },
        "top_spectrum_analyser.p_btm": {
          "hide_name": 0,
          "bits": [ 415, 409, 402, 395, 383, 478, 471, 464, 457, 450, 443, 436, 429, 381, 379, 379, 310, 304, 297, 290, 278, 373, 366, 359, 352, 345, 338, 331, 324, 276, 274, 274 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser p_btm",
            "src": "src\\spectrum_analyser.sv:330.19-330.24"
          }
        },
        "top_spectrum_analyser.p_odd": {
          "hide_name": 0,
          "bits": [ 964, 951, 938, 947, 941, 968, 977, 980, 989, 992, 960, 995, 998, 955, 1001, 944, 768, 771, 801, 804, 807, 810, 813, 816, 819, 828, 774, 784, 787, 796, 790, 793 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser p_odd",
            "src": "src\\spectrum_analyser.sv:321.19-321.24"
          }
        },
        "top_spectrum_analyser.p_top": {
          "hide_name": 0,
          "bits": [ 546, 543, 540, 537, 533, 571, 568, 565, 562, 559, 556, 553, 550, 531, 529, 529, 501, 498, 495, 492, 488, 526, 523, 520, 517, 514, 511, 508, 505, 486, 484, 484 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser p_top",
            "src": "src\\spectrum_analyser.sv:327.19-327.24"
          }
        },
        "top_spectrum_analyser.p_twi": {
          "hide_name": 0,
          "bits": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser p_twi",
            "src": "src\\spectrum_analyser.sv:324.19-324.24"
          }
        },
        "top_spectrum_analyser.packed_fft_rd_addr": {
          "hide_name": 0,
          "bits": [ 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 59, 58, 68, 67, 66, 65, 64, 63, 62, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 59, 58, 68, 67, 66, 65, 64, 63, 62, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser packed_fft_rd_addr",
            "src": "src\\spectrum_analyser.sv:218.19-218.37",
            "unused_bits": "0 1 2 3 4 5 6 7 8 18 19 20 21 22 23 24 25 26 36 37 38 39 40 41 42 43 44"
          }
        },
        "top_spectrum_analyser.packed_wr_addr": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62, 59, 58, 68, 67, 66, 65, 64, 63, 62, 59, 58, 68, 67, 66, 65, 64, 63, 62, 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser packed_wr_addr",
            "src": "src\\spectrum_analyser.sv:219.19-219.33"
          }
        },
        "top_spectrum_analyser.r_even_segment": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_even_segment",
            "src": "src\\spectrum_analyser.sv:51.7-51.21"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 41, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 112, 113, 110, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ "0", 63, 117, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ "0", 62, 120, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 58, 133, 132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 53, 135, 110, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 173, 175, 136, 114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 68, 131, 130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 67, 129, 128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 66, 127, 126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 65, 125, 124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 64, 123, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:151.25-151.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 63, 115, 116 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ "0", 62, 143, 142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 121, 144, 110, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 157 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 68, 155, 154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 137, 158, 110, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 67, 153, 152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 138, 159, 110, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 164, 165, 161, 160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 66, 151, 150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 139, 162, 110, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1769, 163, 166, 171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 65, 149, 148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 140, 172, 110, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 167, 168, 169, 170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 64, 147, 146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:144.24-144.36|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 141, 176, 110, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_even_segment_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1799, 1800, 177, 145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_final_pair": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x" ],
          "upto": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser r_final_pair",
            "src": "src\\spectrum_analyser.sv:122.13-122.25"
          }
        },
        "top_spectrum_analyser.r_read_mem1": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_read_mem1",
            "src": "src\\spectrum_analyser.sv:40.7-40.18"
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:191.38-191.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:191.38-191.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ "0", "0", 186, 185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:125.36-125.47|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 187, 191, 194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 188, 192, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_I1": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:125.36-125.47|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "top_spectrum_analyser.r_read_mem1_SB_DFFESR_Q_D_SB_CARRY_CI_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 178, 198, 201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_top_even": {
          "hide_name": 0,
          "bits": [ 203, 202, 207, 206, 205 ],
          "upto": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser r_top_even",
            "src": "src\\spectrum_analyser.sv:85.13-85.23"
          }
        },
        "top_spectrum_analyser.r_top_even4": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_top_even4",
            "src": "src\\spectrum_analyser.sv:100.6-100.17"
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 62, 53, 208, 209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "1", 210, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:125.36-125.47|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:125.36-125.47|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 178, 179, 180, 181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_top_even_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\address_generator.sv:191.38-191.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.r_wr_addr[0]": {
          "hide_name": 0,
          "bits": [ 222, 221, 220, 219, 218, 217, 216, 215, 214 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[0]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[10]": {
          "hide_name": 0,
          "bits": [ 222, 221, 220, 219, 218, 217, 216, 215, 214 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[10]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[11]": {
          "hide_name": 0,
          "bits": [ 231, 230, 229, 228, 227, 226, 225, 224, 223 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[11]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[12]": {
          "hide_name": 0,
          "bits": [ 240, 239, 238, 237, 236, 235, 234, 233, 232 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[12]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[13]": {
          "hide_name": 0,
          "bits": [ 249, 248, 247, 246, 245, 244, 243, 242, 241 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[13]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[14]": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[14]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[15]": {
          "hide_name": 0,
          "bits": [ 222, 221, 220, 219, 218, 217, 216, 215, 214 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[15]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[16]": {
          "hide_name": 0,
          "bits": [ 231, 230, 229, 228, 227, 226, 225, 224, 223 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[16]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[17]": {
          "hide_name": 0,
          "bits": [ 240, 239, 238, 237, 236, 235, 234, 233, 232 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[17]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[18]": {
          "hide_name": 0,
          "bits": [ 249, 248, 247, 246, 245, 244, 243, 242, 241 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[18]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[19]": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[19]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[1]": {
          "hide_name": 0,
          "bits": [ 231, 230, 229, 228, 227, 226, 225, 224, 223 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[1]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[2]": {
          "hide_name": 0,
          "bits": [ 240, 239, 238, 237, 236, 235, 234, 233, 232 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[2]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[3]": {
          "hide_name": 0,
          "bits": [ 249, 248, 247, 246, 245, 244, 243, 242, 241 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[3]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[4]": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[4]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[5]": {
          "hide_name": 0,
          "bits": [ 222, 221, 220, 219, 218, 217, 216, 215, 214 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[5]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[6]": {
          "hide_name": 0,
          "bits": [ 231, 230, 229, 228, 227, 226, 225, 224, 223 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[6]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[7]": {
          "hide_name": 0,
          "bits": [ 240, 239, 238, 237, 236, 235, 234, 233, 232 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[7]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[8]": {
          "hide_name": 0,
          "bits": [ 249, 248, 247, 246, 245, 244, 243, 242, 241 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[8]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_addr[9]": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_addr[9]",
            "src": "src\\spectrum_analyser.sv:138.13-138.22"
          }
        },
        "top_spectrum_analyser.r_wr_en[0]": {
          "hide_name": 0,
          "bits": [ 262, 262, 260, 260 ],
          "upto": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_en[0]",
            "src": "src\\spectrum_analyser.sv:163.13-163.20"
          }
        },
        "top_spectrum_analyser.r_wr_en[0]_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 41, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_wr_en[0]_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 41, 259, 1588 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_wr_en[0]_SB_DFFESR_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.r_wr_en[0]_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_DFFSR_R_Q": {
          "hide_name": 0,
          "bits": [ 265, 183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.r_wr_en[1]": {
          "hide_name": 0,
          "bits": [ 267, 267, 266, 266 ],
          "upto": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_en[1]",
            "src": "src\\spectrum_analyser.sv:163.13-163.20"
          }
        },
        "top_spectrum_analyser.r_wr_en[2]": {
          "hide_name": 0,
          "bits": [ 269, 269, 268, 268 ],
          "upto": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_en[2]",
            "src": "src\\spectrum_analyser.sv:163.13-163.20"
          }
        },
        "top_spectrum_analyser.r_wr_en[3]": {
          "hide_name": 0,
          "bits": [ 271, 271, 270, 270 ],
          "upto": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_en[3]",
            "src": "src\\spectrum_analyser.sv:163.13-163.20"
          }
        },
        "top_spectrum_analyser.r_wr_en[4]": {
          "hide_name": 0,
          "bits": [ 1854, 1854, 2177, 2177 ],
          "upto": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser r_wr_en[4]",
            "src": "src\\spectrum_analyser.sv:163.13-163.20"
          }
        },
        "top_spectrum_analyser.rd_data[0]": {
          "hide_name": 0,
          "bits": [ 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser rd_data[0]",
            "src": "src\\spectrum_analyser.sv:28.21-28.28"
          }
        },
        "top_spectrum_analyser.rd_data[1]": {
          "hide_name": 0,
          "bits": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser rd_data[1]",
            "src": "src\\spectrum_analyser.sv:28.21-28.28"
          }
        },
        "top_spectrum_analyser.rd_data_packed": {
          "hide_name": 0,
          "bits": [ 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser rd_data_packed",
            "src": "src\\spectrum_analyser.sv:283.31-283.45",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127"
          }
        },
        "top_spectrum_analyser.rd_en": {
          "hide_name": 0,
          "bits": [ 2605, 2606, 2607, 2608, 2608 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser rd_en",
            "src": "src\\spectrum_analyser.sv:249.13-249.18",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "top_spectrum_analyser.spectrum_analyser_spectrum_analyser_control.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser spectrum_analyser_spectrum_analyser_control i_clk",
            "src": "src\\spectrum_analyser_control.sv:6.11-6.16"
          }
        },
        "top_spectrum_analyser.spectrum_analyser_spectrum_analyser_control.i_fft_active": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser spectrum_analyser_spectrum_analyser_control i_fft_active",
            "src": "src\\spectrum_analyser_control.sv:11.11-11.23"
          }
        },
        "top_spectrum_analyser.spectrum_analyser_spectrum_analyser_control.o_fft_graph": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser spectrum_analyser_spectrum_analyser_control o_fft_graph",
            "src": "src\\spectrum_analyser_control.sv:15.18-15.29"
          }
        },
        "top_spectrum_analyser.spectrum_analyser_spectrum_analyser_control.o_graph_active": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser spectrum_analyser_spectrum_analyser_control o_graph_active",
            "src": "src\\spectrum_analyser_control.sv:13.18-13.32"
          }
        },
        "top_spectrum_analyser.spectrum_analyser_spectrum_analyser_control.state": {
          "hide_name": 0,
          "bits": [ 43, 42, 41 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "top_spectrum_analyser.spectrum_analyser_spectrum_analyser_control.state_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top[0]": {
          "hide_name": 0,
          "bits": [ 501, 498, 495, 492, 488, 526, 523, 520, 517, 514, 511, 508, 505, 486, 484, 484 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top[0]",
            "src": "src\\spectrum_analyser.sv:23.21-23.24"
          }
        },
        "top_spectrum_analyser.top[1]": {
          "hide_name": 0,
          "bits": [ 546, 543, 540, 537, 533, 571, 568, 565, 562, 559, 556, 553, 550, 531, 529, 529 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top[1]",
            "src": "src\\spectrum_analyser.sv:23.21-23.24"
          }
        },
        "top_spectrum_analyser.top_butterfly.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly i_clk",
            "src": "src\\butterfly.sv:30.11-30.16"
          }
        },
        "top_spectrum_analyser.top_butterfly.i_i_odd": {
          "hide_name": 0,
          "bits": [ 964, 951, 938, 947, 941, 968, 977, 980, 989, 992, 960, 995, 998, 955, 1001, 944, 768, 771, 801, 804, 807, 810, 813, 816, 819, 828, 774, 784, 787, 796, 790, 793 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly i_i_odd",
            "src": "src\\butterfly.sv:35.31-35.38"
          }
        },
        "top_spectrum_analyser.top_butterfly.i_i_twi": {
          "hide_name": 0,
          "bits": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly i_i_twi",
            "src": "src\\butterfly.sv:36.31-36.38"
          }
        },
        "top_spectrum_analyser.top_butterfly.i_odd[0]": {
          "hide_name": 0,
          "bits": [ 768, 771, 801, 804, 807, 810, 813, 816, 819, 828, 774, 784, 787, 796, 790, 793 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly i_odd[0]",
            "src": "src\\butterfly.sv:44.21-44.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.i_odd[1]": {
          "hide_name": 0,
          "bits": [ 964, 951, 938, 947, 941, 968, 977, 980, 989, 992, 960, 995, 998, 955, 1001, 944 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly i_odd[1]",
            "src": "src\\butterfly.sv:44.21-44.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.i_twi[0]": {
          "hide_name": 0,
          "bits": [ 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly i_twi[0]",
            "src": "src\\butterfly.sv:45.21-45.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.i_twi[1]": {
          "hide_name": 0,
          "bits": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly i_twi[1]",
            "src": "src\\butterfly.sv:45.21-45.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]": {
          "hide_name": 0,
          "bits": [ 310, 304, 297, 290, 278, 373, 366, 359, 352, 345, 338, 331, 324, 276, 274, 274 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly o_btm[0]",
            "src": "src\\butterfly.sv:55.21-55.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_10_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 279, 280, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_11_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 287, 288, 286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_12_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 294, 295, 293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 301, 302, 300 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 307, 308, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 313, 314, 315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 321, 322, 320 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 328, 329, 327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 335, 336, 334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 342, 343, 341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 349, 350, 348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 356, 357, 355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 363, 364, 362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 370, 371, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 374, 375, 376, 377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[0]_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]": {
          "hide_name": 0,
          "bits": [ 415, 409, 402, 395, 383, 478, 471, 464, 457, 450, 443, 436, 429, 381, 379, 379 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly o_btm[1]",
            "src": "src\\butterfly.sv:55.21-55.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_10_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 384, 385, 386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_11_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 392, 393, 391 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_12_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 399, 400, 398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_13_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 406, 407, 405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_14_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 412, 413, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 418, 419, 420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 426, 427, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 433, 434, 432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 440, 441, 439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 447, 448, 446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 454, 455, 453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 461, 462, 460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 460 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_8_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 468, 469, 467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_9_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 475, 476, 474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 479, 480, 481, 482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_btm[1]_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_o_btm": {
          "hide_name": 0,
          "bits": [ 415, 409, 402, 395, 383, 478, 471, 464, 457, 450, 443, 436, 429, 381, 379, 379, 310, 304, 297, 290, 278, 373, 366, 359, 352, 345, 338, 331, 324, 276, 274, 274 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly o_o_btm",
            "src": "src\\butterfly.sv:39.38-39.45"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_o_top": {
          "hide_name": 0,
          "bits": [ 546, 543, 540, 537, 533, 571, 568, 565, 562, 559, 556, 553, 550, 531, 529, 529, 501, 498, 495, 492, 488, 526, 523, 520, 517, 514, 511, 508, 505, 486, 484, 484 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly o_o_top",
            "src": "src\\butterfly.sv:38.38-38.45"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]": {
          "hide_name": 0,
          "bits": [ 501, 498, 495, 492, 488, 526, 523, 520, 517, 514, 511, 508, 505, 486, 484, 484 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly o_top[0]",
            "src": "src\\butterfly.sv:54.21-54.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 496 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 500 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 499 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 502 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 504 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 503 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 510 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 509 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 513 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 512 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 516 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 515 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 519 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 518 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 521 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 524 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[0]_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 527 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]": {
          "hide_name": 0,
          "bits": [ 546, 543, 540, 537, 533, 571, 568, 565, 562, 559, 556, 553, 550, 531, 529, 529 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly o_top[1]",
            "src": "src\\butterfly.sv:54.21-54.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 534 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 545 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 548 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 551 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 554 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 558 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 557 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 561 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 560 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 564 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 563 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 567 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 566 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 570 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 569 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 528 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.o_top[1]_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]": {
          "hide_name": 0,
          "bits": [ 605, 597, 590, 586, 582, 578, 643, 639, 635, 631, 627, 623, 619, 615, 576, 574 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly shift_even_im[0]",
            "src": "src\\butterfly.sv:61.21-61.34"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 577 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 581 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 585 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 589 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1675, "0", 591, 1743 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 109, 183, 591, 592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 596 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 598, 599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 604 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_15_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 606, 607 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 575 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 614 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 618 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 626 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 630 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 638 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 642 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 573 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 646, 647 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[1]": {
          "hide_name": 0,
          "bits": [ 659, 658, 657, 656, 655, 654, 667, 666, 665, 664, 663, 662, 661, 660, 653, 652 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly shift_even_im[1]",
            "src": "src\\butterfly.sv:61.21-61.34"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_im[2]": {
          "hide_name": 0,
          "bits": [ 416, 410, 403, 397, 389, 387, 472, 466, 459, 452, 444, 437, 430, 424, 422, 480 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly shift_even_im[2]",
            "src": "src\\butterfly.sv:61.21-61.34"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]": {
          "hide_name": 0,
          "bits": [ 697, 689, 685, 681, 677, 673, 741, 735, 731, 727, 723, 719, 715, 711, 671, 669 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly shift_even_re[0]",
            "src": "src\\butterfly.sv:60.21-60.34"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 676 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 684 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 688 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 690, 691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_15_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 109, 183, 698, 704 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 109, 183, 698, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 109, 705, 706 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 670 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1678, "0", 736, 1690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 109, 183, 736, 737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 668 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[0]_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 744, 745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[1]": {
          "hide_name": 0,
          "bits": [ 757, 756, 755, 754, 753, 752, 765, 764, 763, 762, 761, 760, 759, 758, 751, 750 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly shift_even_re[1]",
            "src": "src\\butterfly.sv:60.21-60.34"
          }
        },
        "top_spectrum_analyser.top_butterfly.shift_even_re[2]": {
          "hide_name": 0,
          "bits": [ 312, 305, 298, 291, 285, 282, 367, 360, 354, 347, 340, 333, 325, 319, 317, 374 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly shift_even_re[2]",
            "src": "src\\butterfly.sv:60.21-60.34"
          }
        },
        "top_spectrum_analyser.top_butterfly.twi_odd[0]": {
          "hide_name": 0,
          "bits": [ 311, 306, 299, 292, 284, 283, 368, 361, 353, 346, 339, 332, 326, 318, 316, 375 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twi_odd[0]",
            "src": "src\\butterfly.sv:59.20-59.27"
          }
        },
        "top_spectrum_analyser.top_butterfly.twi_odd[1]": {
          "hide_name": 0,
          "bits": [ 417, 411, 404, 396, 390, 388, 473, 465, 458, 451, 445, 438, 431, 423, 421, 479 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twi_odd[1]",
            "src": "src\\butterfly.sv:59.20-59.27"
          }
        },
        "top_spectrum_analyser.top_butterfly.twi_packed_net": {
          "hide_name": 0,
          "bits": [ 417, 411, 404, 396, 390, 388, 473, 465, 458, 451, 445, 438, 431, 423, 421, 479, 311, 306, 299, 292, 284, 283, 368, 361, 353, 346, 339, 332, 326, 318, 316, 375 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twi_packed_net",
            "src": "src\\butterfly.sv:63.26-63.40"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler i_clk",
            "src": "src\\complex_multiplier.sv:23.11-23.16"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]": {
          "hide_name": 0,
          "bits": [ 768, 771, 801, 804, 807, 810, 813, 816, 819, 828, 774, 784, 787, 796, 790, 793 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler i_data1[0]",
            "src": "src\\complex_multiplier.sv:34.21-34.28"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 772, 773 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 109, 183, 777, 776 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_10_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 724, 725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_10_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1678, "0", 776, 1686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_14_I2": {
          "hide_name": 0,
          "bits": [ 791, 792 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 109, 183, 794, 795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_15_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1678, "0", 797, 1681 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_15_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 183, 797, 798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 769, 770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_8_I2": {
          "hide_name": 0,
          "bits": [ 817, 818 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_8_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 109, 183, 820, 821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 732, 733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_8_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1678, "0", 821, 1689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 766, 767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 109, 183, 707, 705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_MAC16_A_1_ACCUMCO": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_MAC16_A_1_CO": {
          "hide_name": 0,
          "bits": [ 902 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_MAC16_A_1_O": {
          "hide_name": 0,
          "bits": [ 934 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_MAC16_A_1_SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_MAC16_A_ACCUMCO": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_MAC16_A_CO": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_MAC16_A_O": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[0]_SB_MAC16_A_SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]": {
          "hide_name": 0,
          "bits": [ 964, 951, 938, 947, 941, 968, 977, 980, 989, 992, 960, 995, 998, 955, 1001, 944 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler i_data1[1]",
            "src": "src\\complex_multiplier.sv:34.21-34.28"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_10_I2": {
          "hide_name": 0,
          "bits": [ 942, 943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_11_I3": {
          "hide_name": 0,
          "bits": [ 109, 183, 945, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_11_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1675, "0", 948, 1746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_11_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 183, 948, 949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_12_I3": {
          "hide_name": 0,
          "bits": [ 109, 183, 600, 950 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_12_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 109, 603, 952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_13_I3": {
          "hide_name": 0,
          "bits": [ 109, 183, 953, 954 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_13_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 109, 956, 957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_14_I3": {
          "hide_name": 0,
          "bits": [ 109, 183, 958, 959 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_14_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1675, "0", 961, 1708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_14_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 183, 961, 962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_15_I3": {
          "hide_name": 0,
          "bits": [ 109, 183, 610, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_15_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 183, 608, 965 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 966, 967 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 109, 183, 971, 970 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 579, 580 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_2_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1675, "0", 970, 1716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_4_I2": {
          "hide_name": 0,
          "bits": [ 978, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 109, 183, 983, 982 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_4_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 640, 641 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_LUT4_O_4_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1675, "0", 982, 1713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_MAC16_A_1_ACCUMCO": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_MAC16_A_1_CO": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_MAC16_A_1_O": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_MAC16_A_1_SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 1071 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_MAC16_A_ACCUMCO": {
          "hide_name": 0,
          "bits": [ 1002 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_MAC16_A_CO": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_MAC16_A_O": {
          "hide_name": 0,
          "bits": [ 1035 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data1[1]_SB_MAC16_A_SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data2[0]": {
          "hide_name": 0,
          "bits": [ 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler i_data2[0]",
            "src": "src\\complex_multiplier.sv:35.21-35.28"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_data2[1]": {
          "hide_name": 0,
          "bits": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler i_data2[1]",
            "src": "src\\complex_multiplier.sv:35.21-35.28"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_i_data1": {
          "hide_name": 0,
          "bits": [ 964, 951, 938, 947, 941, 968, 977, 980, 989, 992, 960, 995, 998, 955, 1001, 944, 768, 771, 801, 804, 807, 810, 813, 816, 819, 828, 774, 784, 787, 796, 790, 793 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler i_i_data1",
            "src": "src\\complex_multiplier.sv:27.31-27.40"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.i_i_data2": {
          "hide_name": 0,
          "bits": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler i_i_data2",
            "src": "src\\complex_multiplier.sv:28.31-28.40"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_o_product": {
          "hide_name": 0,
          "bits": [ 417, 411, 404, 396, 390, 388, 473, 465, 458, 451, 445, 438, 431, 423, 421, 479, 311, 306, 299, 292, 284, 283, 368, 361, 353, 346, 339, 332, 326, 318, 316, 375 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler o_o_product",
            "src": "src\\complex_multiplier.sv:30.38-30.49"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]": {
          "hide_name": 0,
          "bits": [ 311, 306, 299, 292, 284, 283, 368, 361, 353, 346, 339, 332, 326, 318, 316, 375 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler o_product[0]",
            "src": "src\\complex_multiplier.sv:43.21-43.30"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1074 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_10_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1075, 1076, 1077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1077 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1082 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1080, 1081, 1079 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1079 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1085, 1086, 1084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1084 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1092 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1090, 1091, 1089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1089 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1095, 1096, 1094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1101 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_15_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1099, 1100, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1073 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1103, 1104, 1105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1105 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1110 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1108, 1109, 1107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1113, 1114, 1112 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1118, 1119, 1117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1117 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1123, 1124, 1122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1122 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1130 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1128, 1129, 1127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1135 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1133, 1134, 1132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1140 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1138, 1139, 1137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1137 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1145 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 1143, 1144, 1142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1142 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[0]_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1149 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:91.25-91.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]": {
          "hide_name": 0,
          "bits": [ 417, 411, 404, 396, 390, 388, 473, 465, 458, 451, 445, 438, 431, 423, 421, 479 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler o_product[1]",
            "src": "src\\complex_multiplier.sv:43.21-43.30"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1152 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1155 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1159 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1156 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1163 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1160 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1167 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1164 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1171 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1168 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1151 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1177 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1181 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1185 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1182 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1189 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1186 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1193 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1190 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1197 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1194 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1201 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1198 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1205 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1202 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1206 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1150 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.o_product[1]_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1212 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:92.25-92.48|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1221, 1220, 1219, 1218, 1217, 1216, 1215, 1229, 1228, 1227, 1226, 1225, 1224, 1223, 1222, 1214, 1213, "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod1",
            "src": "src\\complex_multiplier.sv:47.21-47.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:79.18-79.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/mul2dsp.v:65.23-65.24",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1099, 1095, 1090, 1085, 1080, 1075, 1143, 1138, 1133, 1128, 1123, 1118, 1113, 1108, 1103, 1148, "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod1_rnd",
            "src": "src\\complex_multiplier.sv:52.21-52.30"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1232 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1233 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1235 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1234 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1237 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1236 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1239 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1238 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1241 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1242 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1231 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1243 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1245 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1244 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1247 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1246 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1249 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1248 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1251 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1250 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1253 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1255 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1254 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1257 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1256 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1259 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1258 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1230 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_rnd_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1260 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:85.23-85.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod1_trnc": {
          "hide_name": 0,
          "bits": [ 1099, 1095, 1090, 1085, 1080, 1075, 1143, 1138, 1133, 1128, 1123, 1118, 1113, 1108, 1103, 1148 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod1_trnc",
            "src": "src\\complex_multiplier.sv:57.20-57.30"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1269, 1268, 1267, 1266, 1265, 1264, 1263, 1277, 1276, 1275, 1274, 1273, 1272, 1271, 1270, 1262, 1261, "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod2",
            "src": "src\\complex_multiplier.sv:48.21-48.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:80.18-80.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/mul2dsp.v:65.23-65.24",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1173, 1170, 1166, 1162, 1158, 1154, 1208, 1204, 1200, 1196, 1192, 1188, 1184, 1180, 1176, 1211, "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod2_rnd",
            "src": "src\\complex_multiplier.sv:53.21-53.30"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1281 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1283 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1282 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1285 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1284 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1287 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1286 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1289 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1290 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1279 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1291 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1293 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1292 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1295 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1294 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1297 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1296 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1299 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1298 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1301 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1300 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1303 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1302 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1305 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1304 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1307 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1306 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1278 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_rnd_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1308 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:86.23-86.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod2_trnc": {
          "hide_name": 0,
          "bits": [ 1173, 1170, 1166, 1162, 1158, 1154, 1208, 1204, 1200, 1196, 1192, 1188, 1184, 1180, 1176, 1211 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod2_trnc",
            "src": "src\\complex_multiplier.sv:58.20-58.30"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1317, 1316, 1315, 1314, 1313, 1312, 1311, 1325, 1324, 1323, 1322, 1321, 1320, 1319, 1318, 1310, 1309, "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod3",
            "src": "src\\complex_multiplier.sv:49.21-49.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:81.18-81.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/mul2dsp.v:65.23-65.24",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1172, 1169, 1165, 1161, 1157, 1153, 1207, 1203, 1199, 1195, 1191, 1187, 1183, 1179, 1175, 1210, "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod3_rnd",
            "src": "src\\complex_multiplier.sv:54.21-54.30"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1328 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1329 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1331 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1330 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1333 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1332 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1335 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1334 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1337 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1336 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1338 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1327 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1339 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1341 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1340 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1343 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1342 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1345 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1344 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1347 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1346 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1349 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1348 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1351 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1350 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1353 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1352 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1355 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1354 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1326 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_rnd_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1356 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:87.23-87.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod3_trnc": {
          "hide_name": 0,
          "bits": [ 1172, 1169, 1165, 1161, 1157, 1153, 1207, 1203, 1199, 1195, 1191, 1187, 1183, 1179, 1175, 1210 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod3_trnc",
            "src": "src\\complex_multiplier.sv:59.20-59.30"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1365, 1364, 1363, 1362, 1361, 1360, 1359, 1373, 1372, 1371, 1370, 1369, 1368, 1367, 1366, 1358, 1357, "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod4",
            "src": "src\\complex_multiplier.sv:50.21-50.26"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:82.18-82.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/mul2dsp.v:65.23-65.24",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1102, 1098, 1093, 1088, 1083, 1078, 1146, 1141, 1136, 1131, 1126, 1121, 1116, 1111, 1106, 1147, "x" ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod4_rnd",
            "src": "src\\complex_multiplier.sv:55.21-55.30"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1376 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1377 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1379 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1378 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1381 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1380 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1383 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1382 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1385 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1384 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1386 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1375 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1387 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1389 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1388 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1391 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1390 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1393 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1392 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1395 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1394 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1397 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1396 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1399 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1398 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1401 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1400 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1374 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_rnd_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1404 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\complex_multiplier.sv:88.23-88.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_butterfly.twiddler.prod4_trnc": {
          "hide_name": 0,
          "bits": [ 1102, 1098, 1093, 1088, 1083, 1078, 1146, 1141, 1136, 1131, 1126, 1121, 1116, 1111, 1106, 1147 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_butterfly twiddler prod4_trnc",
            "src": "src\\complex_multiplier.sv:60.20-60.30"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.btm_addr": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator btm_addr",
            "src": "src\\address_generator.sv:46.13-46.21"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.dif": {
          "hide_name": 0,
          "bits": [ 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, "x" ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator dif",
            "src": "src\\address_generator.sv:52.13-52.16",
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.i_en": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator i_en",
            "src": "src\\address_generator.sv:13.11-13.15"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.i_pair": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator i_pair",
            "src": "src\\address_generator.sv:15.17-15.23"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.i_stage": {
          "hide_name": 0,
          "bits": [ 103, 102, 100, 99 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator i_stage",
            "src": "src\\address_generator.sv:14.17-14.24"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.o_o_rd_addr": {
          "hide_name": 0,
          "bits": [ 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 59, 58, 68, 67, 66, 65, 64, 63, 62, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 59, 58, 68, 67, 66, 65, 64, 63, 62, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator o_o_rd_addr",
            "src": "src\\address_generator.sv:16.30-16.41",
            "unused_bits": "0 1 2 3 4 5 6 7 8 18 19 20 21 22 23 24 25 26 36 37 38 39 40 41 42 43 44"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.o_o_wr_addr": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62, 59, 58, 68, 67, 66, 65, 64, 63, 62, 59, 58, 68, 67, 66, 65, 64, 63, 62, 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator o_o_wr_addr",
            "src": "src\\address_generator.sv:18.30-18.41"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.o_rd_addr[1]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator o_rd_addr[1]",
            "src": "src\\address_generator.sv:26.13-26.22"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.o_rd_addr[3]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator o_rd_addr[3]",
            "src": "src\\address_generator.sv:26.13-26.22"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.o_rd_en": {
          "hide_name": 0,
          "bits": [ 263, 2448, 2448, 2449, 2449 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator o_rd_en",
            "src": "src\\address_generator.sv:17.24-17.31",
            "unused_bits": "1 2 3 4"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.o_wr_addr[0]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator o_wr_addr[0]",
            "src": "src\\address_generator.sv:27.13-27.22"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.o_wr_addr[1]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator o_wr_addr[1]",
            "src": "src\\address_generator.sv:27.13-27.22"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.o_wr_addr[2]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator o_wr_addr[2]",
            "src": "src\\address_generator.sv:27.13-27.22"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.o_wr_addr[3]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator o_wr_addr[3]",
            "src": "src\\address_generator.sv:27.13-27.22"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.o_wr_en": {
          "hide_name": 0,
          "bits": [ 2449, 2449, 2448, 2448 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator o_wr_en",
            "src": "src\\address_generator.sv:19.24-19.31",
            "unused_bits": "0 1 2 3"
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.segment2_count": {
          "hide_name": 0,
          "bits": [ 2645, "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator segment2_count",
            "src": "src\\address_generator.sv:53.13-53.27",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_control.control_address_generator.top_addr": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control control_address_generator top_addr",
            "src": "src\\address_generator.sv:45.13-45.21"
          }
        },
        "top_spectrum_analyser.top_control.counter_pair": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control counter_pair",
            "src": "src\\fft_control.sv:24.13-24.25"
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1407 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1408 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1411 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1410 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1412 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1415 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1414 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1417 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1416 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1418 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1419 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1405 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_pair_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1420 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:69.33-69.49|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_control.counter_stage": {
          "hide_name": 0,
          "bits": [ 103, 102, 100, 99 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control counter_stage",
            "src": "src\\fft_control.sv:23.13-23.26"
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1422 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:65.38-65.55|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1424 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1425, 99 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 188, 189, 190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 67, 68, 195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1426 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1421 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.counter_stage_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\fft_control.sv:65.38-65.55|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_control.done": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control done",
            "src": "src\\fft_control.sv:26.6-26.10"
          }
        },
        "top_spectrum_analyser.top_control.en_counter": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control en_counter",
            "src": "src\\fft_control.sv:22.7-22.17"
          }
        },
        "top_spectrum_analyser.top_control.en_counter_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 52, 47, 55, 56 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_control.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control i_clk",
            "src": "src\\fft_control.sv:6.11-6.16"
          }
        },
        "top_spectrum_analyser.top_control.i_done": {
          "hide_name": 0,
          "bits": [ "x" ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control i_done",
            "src": "src\\fft_control.sv:10.11-10.17"
          }
        },
        "top_spectrum_analyser.top_control.o_active": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control o_active",
            "src": "src\\fft_control.sv:19.18-19.26"
          }
        },
        "top_spectrum_analyser.top_control.o_active_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_control.o_o_rd_addr": {
          "hide_name": 0,
          "bits": [ 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 59, 58, 68, 67, 66, 65, 64, 63, 62, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 59, 58, 68, 67, 66, 65, 64, 63, 62, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control o_o_rd_addr",
            "src": "src\\fft_control.sv:12.24-12.35",
            "unused_bits": "0 1 2 3 4 5 6 7 8 18 19 20 21 22 23 24 25 26 36 37 38 39 40 41 42 43 44"
          }
        },
        "top_spectrum_analyser.top_control.o_o_wr_addr": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62, 59, 58, 68, 67, 66, 65, 64, 63, 62, 59, 58, 68, 67, 66, 65, 64, 63, 62, 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control o_o_wr_addr",
            "src": "src\\fft_control.sv:17.24-17.35"
          }
        },
        "top_spectrum_analyser.top_control.o_rd_en": {
          "hide_name": 0,
          "bits": [ 263, 2448, 2448, 2449, 2449 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control o_rd_en",
            "src": "src\\fft_control.sv:11.18-11.25",
            "unused_bits": "1 2 3 4"
          }
        },
        "top_spectrum_analyser.top_control.o_wr_en": {
          "hide_name": 0,
          "bits": [ 2449, 2449, 2448, 2448 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_control o_wr_en",
            "src": "src\\fft_control.sv:16.18-16.25",
            "unused_bits": "0 1 2 3"
          }
        },
        "top_spectrum_analyser.top_grapher.abs_rd_data[0]": {
          "hide_name": 0,
          "bits": [ 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, "x" ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher abs_rd_data[0]",
            "src": "src\\grapher.sv:173.14-173.25",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14"
          }
        },
        "top_spectrum_analyser.top_grapher.abs_rd_data[1]": {
          "hide_name": 0,
          "bits": [ 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697, 2698, 2699, 2700, 2701, 2702, "x" ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher abs_rd_data[1]",
            "src": "src\\grapher.sv:173.14-173.25",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter": {
          "hide_name": 0,
          "bits": [ 1453, 1454, 1451, 1448, 1445, 1442, 1439, 1436, 1433, 1430 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher grapher_hvsync_gen h_counter",
            "src": "src\\hvsync_gen.sv:18.13-18.22"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1432 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1434 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1437 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1440 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1438 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1443 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1441 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1446 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1444 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1449 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1447 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1452 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1450 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1455 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1456 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1429 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1457 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:33.22-33.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1431 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.h_counter_SB_DFFSR_Q_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1442, 1445, 1458, 1459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher grapher_hvsync_gen i_clk",
            "src": "src\\hvsync_gen.sv:10.11-10.16"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync": {
          "hide_name": 0,
          "bits": [ 1461 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher grapher_hvsync_gen o_hsync",
            "src": "src\\hvsync_gen.sv:11.18-11.25"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1460 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1462 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.18-38.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1465 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.18-38.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1466 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.18-38.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.18-38.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1468 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.18-38.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1463 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1469 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1471 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1473 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1474 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1475 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1476 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:38.40-38.56|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_hsync_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1462, 1463, 1464 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync": {
          "hide_name": 0,
          "bits": [ 1478 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher grapher_hvsync_gen o_vsync",
            "src": "src\\hvsync_gen.sv:12.18-12.25"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1477 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1479 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1483 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1485 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1487 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1489 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1491 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1493 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:39.18-39.34|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1479, 1480 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.o_vsync_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1482, 1497 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter": {
          "hide_name": 0,
          "bits": [ 1514, 1495, 1496, 1494, 1492, 1490, 1488, 1486, 1484, 1482 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher grapher_hvsync_gen v_counter",
            "src": "src\\hvsync_gen.sv:19.13-19.22"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1500 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1501 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1503 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1502 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1505 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1504 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1507 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1506 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1509 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1508 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1511 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1510 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1513 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1512 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1515 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1516 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1498 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1517 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:29.26-29.39|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_R": {
          "hide_name": 0,
          "bits": [ 1499 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.grapher_hvsync_gen.v_counter_SB_DFFESR_Q_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1492, 1494, 1518, 1519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.hs": {
          "hide_name": 0,
          "bits": [ 1461 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher hs",
            "src": "src\\grapher.sv:49.6-49.8"
          }
        },
        "top_spectrum_analyser.top_grapher.i_clk_24MHz": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher i_clk_24MHz",
            "src": "src\\grapher.sv:14.11-14.22"
          }
        },
        "top_spectrum_analyser.top_grapher.i_en": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher i_en",
            "src": "src\\grapher.sv:16.11-16.15"
          }
        },
        "top_spectrum_analyser.top_grapher.i_rd_data15_0": {
          "hide_name": 0,
          "bits": [ 2703, "0" ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher i_rd_data15_0",
            "src": "src\\grapher.sv:177.12-177.25",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_grapher.i_rd_data15_1": {
          "hide_name": 0,
          "bits": [ 2704, "0" ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher i_rd_data15_1",
            "src": "src\\grapher.sv:178.12-178.25",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter": {
          "hide_name": 0,
          "bits": [ 1563, 1564, 1561, 1554, 1551, 1548, 1545, 1542, 1539, 1536, 1533, 1530, 1527, 1524, 1586, 1583, 1580, 1577, 1574, 1571, 1568, 1557, 1522, 37, 2 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher led_counter",
            "src": "src\\grapher.sv:38.14-38.25"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1523 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1525 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1528 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1529 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1534 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1537 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1535 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1540 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1538 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1543 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1541 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1546 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1544 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1549 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1547 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1552 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1550 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1521 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1555 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1559 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1553 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1562 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1560 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1565 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1566 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1558 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1556 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1569 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1567 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1572 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1570 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1575 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1573 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1578 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1576 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1581 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1579 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1584 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1582 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1587 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1585 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1520 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.led_counter_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:56.20-56.35|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.o_g0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher o_g0",
            "src": "src\\grapher.sv:29.12-29.16"
          }
        },
        "top_spectrum_analyser.top_grapher.o_hs": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher o_hs",
            "src": "src\\grapher.sv:26.12-26.16"
          }
        },
        "top_spectrum_analyser.top_grapher.o_led": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher o_led",
            "src": "src\\grapher.sv:24.12-24.17"
          }
        },
        "top_spectrum_analyser.top_grapher.o_vs": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher o_vs",
            "src": "src\\grapher.sv:27.12-27.16"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph": {
          "hide_name": 0,
          "bits": [ 1589 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher r_active_graph",
            "src": "src\\grapher.sv:125.7-125.21"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1589, 1590, 1591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1593, 1594, 1595, 1596 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1601, 1602, 1603, 1604 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1597, 1598, 1599, 1600 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3": {
          "hide_name": 0,
          "bits": [ 1591 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1616 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1618 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1619 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1620 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1621 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1622 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1623 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1625 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1626 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1627 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1628 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1629 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1630 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1632 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1633 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1634 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1635 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1636 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1637 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1638 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1639 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1640 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1642 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1644 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1646 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1648 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1652 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1654 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.14-210.66|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1655 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1653 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1651 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1649 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1647 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1645 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1643 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1641 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", "1", 1670, 1671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1672, 1673, 1674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1680 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1681 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1682 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1684 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1686 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1687 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1689 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1690 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1691 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1677 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1702 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1704 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1706 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1708 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1709 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1711 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1713 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1714 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 1695, 1717, 1725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 1696, 1718, 1758 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 1697, 1719, 1759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 1699, 1721, 1764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 1700, 1722, 1765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 1701, 1723, 1724 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1674 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1671 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1617 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1669 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1667 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1665 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1663 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1661 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1659 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1656 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1725 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1726 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1729 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1732 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1735 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1738 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ 1739 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1740 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ 1736 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1737 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ 1733 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1734 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ 1730 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1731 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0": {
          "hide_name": 0,
          "bits": [ 1727 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1693 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1748 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1745 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1742 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1751 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1728 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1716 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1750 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1746 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1743 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1755 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "0", 1657, 1656 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "0", 1658, 1659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1759 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1758 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "0", 1660, 1661 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1760, 1761, 1762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1762 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "0", 1662, 1663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1698, 1720, 1763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1763 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "0", 1664, 1665 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1764 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "0", 1666, 1667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1765 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", "0", 1668, 1669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:210.32-210.65|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_active_graph_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1724 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:198.23-198.54|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_green": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher r_green",
            "src": "src\\grapher.sv:33.7-33.14"
          }
        },
        "top_spectrum_analyser.top_grapher.r_green_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1592 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_hs": {
          "hide_name": 0,
          "bits": [ 31, 3 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher r_hs",
            "src": "src\\grapher.sv:51.13-51.17"
          }
        },
        "top_spectrum_analyser.top_grapher.r_vs": {
          "hide_name": 0,
          "bits": [ 38, 4 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher r_vs",
            "src": "src\\grapher.sv:52.13-52.17"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph": {
          "hide_name": 0,
          "bits": [ 1615, 1614, 1613, 1594, 1593, 1612, 1599, 1598, 1597 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher r_x_pos_graph",
            "src": "src\\grapher.sv:48.13-48.26"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 41, 58, 1767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 175, 1768, 1772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1773, "1", 1774 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1774 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 68, 41, 1781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 165, 1782, 1784, 1785 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1780, "1", 1779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 1775 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1779 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 67, 41, 1789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 173, 164, 1771, 1809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1788, "0", 1787 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 1786 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1787 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 66, 41, 1793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1769, 1783, 1770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1792, "0", 1791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 1790 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1791 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 65, 41, 1797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 167, 1798, 1803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1796, "1", 1795 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_CARRY_I0_CI": {
          "hide_name": 0,
          "bits": [ 1804 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 1794 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1795 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 64, 41, 1807 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_6_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1799, 1800, 1801, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 63, 41, 1808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1805 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 62, 41, 1810 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 41, 59, 1766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 174, 1811, 1812, 1815 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1813, 1814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1816, "1", 1817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CI": {
          "hide_name": 0,
          "bits": [ 1776 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 1818 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1777 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:42.26-42.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1819 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:42.26-42.41|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1778 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:42.47-42.62|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1820 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:42.47-42.62|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1821 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:42.47-42.62|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1822 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\hvsync_gen.sv:42.47-42.62|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1817 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1823 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1824 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 1826 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1828 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.38-129.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1588, 1806, "1", 1805 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:129.10-129.32|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_x_pos_graph_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_I0": {
          "hide_name": 0,
          "bits": [ 1825 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph": {
          "hide_name": 0,
          "bits": [ 1611, 1610, 1609, 1602, 1601, 1608, 1607, 1606, 1605 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher r_y_pos_graph",
            "src": "src\\grapher.sv:47.13-47.26"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1829 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1830, "1", 1831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1831 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1834 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1827 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_I0": {
          "hide_name": 0,
          "bits": [ 1835 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_CARRY_I0_CI": {
          "hide_name": 0,
          "bits": [ 1833 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1838 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1837, "0", 1836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 1832 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1836 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1842 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1841, "0", 1840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 1839 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1840 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1846 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1845, "1", 1844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 1843 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1844 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1850 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1588, 1849, "1", 1848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:135.23-135.44|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_CARRY_I0_CO": {
          "hide_name": 0,
          "bits": [ 1847 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1851 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1848 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:130.38-130.57|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1852 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.r_y_pos_graph_SB_DFFESR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1853 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_grapher.sum_abs_rd_data": {
          "hide_name": 0,
          "bits": [ 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, "x", "x" ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher sum_abs_rd_data",
            "src": "src\\grapher.sv:174.14-174.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14"
          }
        },
        "top_spectrum_analyser.top_grapher.vs": {
          "hide_name": 0,
          "bits": [ 1478 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_grapher vs",
            "src": "src\\grapher.sv:50.6-50.8"
          }
        },
        "top_spectrum_analyser.top_memory.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory i_clk",
            "src": "src\\memory.sv:6.11-6.16"
          }
        },
        "top_spectrum_analyser.top_memory.i_rd_en": {
          "hide_name": 0,
          "bits": [ 2605, 2606, 2607, 2608, 2608 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory i_rd_en",
            "src": "src\\memory.sv:8.23-8.30",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "top_spectrum_analyser.top_memory.i_wr_addr": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250, 258, 257, 256, 255, 254, 253, 252, 251, 250, 258, 257, 256, 255, 254, 253, 252, 251, 250, 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory i_wr_addr",
            "src": "src\\memory.sv:11.29-11.38"
          }
        },
        "top_spectrum_analyser.top_memory.i_wr_data": {
          "hide_name": 0,
          "bits": [ 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2779, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2779 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory i_wr_data",
            "src": "src\\memory.sv:12.43-12.52",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127"
          }
        },
        "top_spectrum_analyser.top_memory.i_wr_en": {
          "hide_name": 0,
          "bits": [ 1854, 1854, 2177, 2177 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory i_wr_en",
            "src": "src\\memory.sv:10.23-10.30"
          }
        },
        "top_spectrum_analyser.top_memory.o_rd_data": {
          "hide_name": 0,
          "bits": [ 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793, 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889, 2890, 2891, 2892, 2893, 2894, 2895, 2896, 2897, 2898, 2899, 2900, 2901, 2902, 2903, 2904, 2905, 2906, 2907, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory o_rd_data",
            "src": "src\\memory.sv:14.44-14.53",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_even i_clk",
            "src": "src\\dp_bram_512x16.sv:19.11-19.16"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.i_rd_en": {
          "hide_name": 0,
          "bits": [ 2606 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_even i_rd_en",
            "src": "src\\dp_bram_512x16.sv:24.11-24.18",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.i_wr_addr": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_even i_wr_addr",
            "src": "src\\dp_bram_512x16.sv:22.17-22.26"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.i_wr_data": {
          "hide_name": 0,
          "bits": [ 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2764 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_even i_wr_data",
            "src": "src\\dp_bram_512x16.sv:23.25-23.34",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.i_wr_en": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_even i_wr_en",
            "src": "src\\dp_bram_512x16.sv:21.11-21.18"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.i_wr_en_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 1783 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1884, 1752, 1753, 1868 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1878, 1752, 1753, 1866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1879, 1752, 1753, 1864 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1880, 1752, 1753, 1862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1881, 1752, 1753, 1860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1882, 1752, 1753, 1858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1883, 1752, 1753, 1856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1757, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868, 1869 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 1752, 1753, 1756, 1757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 1877 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1873 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1885 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1875 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_2_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1886 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1871 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_3_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1887 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 1876 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_4_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1888 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 1872 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_5_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1889 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 1874 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_6_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1890 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 1870 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_7_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1891 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.0_WDATA_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1892 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 1921, 1752, 1907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1916, 1752, 1753, 1905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1917, 1752, 1753, 1903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1918, 1752, 1753, 1901 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1921, 1752, 1753, 1899 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_4_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1919 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_4_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1920 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1922, 1752, 1753, 1897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1923, 1752, 1753, 1895 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907, 1908 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 1924, 1752, 1753, 1893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_RDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1675, "0", 1676, 1677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA": {
          "hide_name": 0,
          "bits": [ 1914 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1910 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1925 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1915 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_2_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1926 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1911 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_3_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1927 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_4": {
          "hide_name": 0,
          "bits": [ 1913 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_4_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1928 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_5": {
          "hide_name": 0,
          "bits": [ 1909 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_5_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1929 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_6": {
          "hide_name": 0,
          "bits": [ 1912 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_6_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1930 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_even.r_mem.0.1_WDATA_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1931 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_odd i_clk",
            "src": "src\\dp_bram_512x16.sv:19.11-19.16"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.i_rd_en": {
          "hide_name": 0,
          "bits": [ 2607 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_odd i_rd_en",
            "src": "src\\dp_bram_512x16.sv:24.11-24.18",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.i_wr_addr": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_odd i_wr_addr",
            "src": "src\\dp_bram_512x16.sv:22.17-22.26"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.i_wr_data": {
          "hide_name": 0,
          "bits": [ 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2734 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_odd i_wr_data",
            "src": "src\\dp_bram_512x16.sv:23.25-23.34",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.i_wr_en": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_imag_odd i_wr_en",
            "src": "src\\dp_bram_512x16.sv:21.11-21.18"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RADDR": {
          "hide_name": 0,
          "bits": [ 173, 174, 98, 114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 985, 780, 265, 1945 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1955, 780, 265, 1943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 973, 780, 265, 974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1956, 780, 265, 1940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 600, 601 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1957, 780, 265, 1938 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 1958, 1715 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 644, 645 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1675, "0", 1715, 1714 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 975, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1961, 780, 829, 1936 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1962, 780, 265, 1934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 1963, 1749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 1675, "0", 1749, 1750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 583, 584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 939, 940 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 974, 1942, 1943, 1944, 1945, 1946 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 780, 265, 1966, 1932 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_RDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 981, 984 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 1954 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1950 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1967 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1952 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_2_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1968 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1948 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_3_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1969 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 1953 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_4_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1970 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 1949 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_5_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1971 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 1951 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_6_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1972 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 1947 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_7_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1973 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.0_WDATA_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1974 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2001, 780, 265, 1989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1998, 780, 265, 1987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1999, 780, 265, 1985 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2000, 780, 265, 1983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2001, 780, 265, 1981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2236, 2002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2003, 780, 265, 1979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2004, 780, 265, 1977 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2005, 1705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 1675, "0", 1705, 1704 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 620, 621 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 996, 997 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2008, 780, 265, 1975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA": {
          "hide_name": 0,
          "bits": [ 1996 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1992 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2009 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1997 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_2_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2010 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1993 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_3_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2011 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_4": {
          "hide_name": 0,
          "bits": [ 1995 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_4_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2012 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_5": {
          "hide_name": 0,
          "bits": [ 1991 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_5_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2013 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_6": {
          "hide_name": 0,
          "bits": [ 1994 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_6_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2014 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_imag_odd.r_mem.0.1_WDATA_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2015 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_real_even i_clk",
            "src": "src\\dp_bram_512x16.sv:19.11-19.16"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.i_rd_en": {
          "hide_name": 0,
          "bits": [ 2606 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_real_even i_rd_en",
            "src": "src\\dp_bram_512x16.sv:24.11-24.18",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.i_wr_addr": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_real_even i_wr_addr",
            "src": "src\\dp_bram_512x16.sv:22.17-22.26"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.i_wr_data": {
          "hide_name": 0,
          "bits": [ 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2779 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_real_even i_wr_data",
            "src": "src\\dp_bram_512x16.sv:23.25-23.34",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.i_wr_en": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_real_even i_wr_en",
            "src": "src\\dp_bram_512x16.sv:21.11-21.18"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2045, 1752, 1753, 2029 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2039, 1752, 1753, 2027 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2040, 1752, 1753, 2025 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2041, 1752, 1753, 2023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2042, 1752, 1753, 2021 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2043, 1752, 1753, 2019 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2044, 1752, 1753, 2017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 1754, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 1752, 831, 1753, 1754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 2034 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 2036 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2046 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 2032 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_2_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2047 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 2037 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_3_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2048 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 2033 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_4_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2049 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 2035 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_5_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2050 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 2031 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_6_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2051 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 2038 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_7_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2052 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.0_WDATA_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2053 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2080, 1752, 2068 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2077, 1752, 1753, 2066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2078, 1752, 1753, 2064 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2079, 1752, 1753, 2062 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2080, 1752, 1753, 2060 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2081, 1752, 1753, 2058 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2082, 1752, 1753, 2056 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2083, 1752, 1753, 2054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_RDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1678, "0", 1679, 1680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA": {
          "hide_name": 0,
          "bits": [ 2075 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_1": {
          "hide_name": 0,
          "bits": [ 2071 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2084 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_2": {
          "hide_name": 0,
          "bits": [ 2076 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_2_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2085 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_3": {
          "hide_name": 0,
          "bits": [ 2072 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_3_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2086 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_4": {
          "hide_name": 0,
          "bits": [ 2074 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_4_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2087 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_5": {
          "hide_name": 0,
          "bits": [ 2070 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_5_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2088 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_6": {
          "hide_name": 0,
          "bits": [ 2073 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_6_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2089 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_even.r_mem.0.1_WDATA_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2090 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_real_odd i_clk",
            "src": "src\\dp_bram_512x16.sv:19.11-19.16"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.i_rd_en": {
          "hide_name": 0,
          "bits": [ 2607 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_real_odd i_rd_en",
            "src": "src\\dp_bram_512x16.sv:24.11-24.18",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.i_wr_addr": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_real_odd i_wr_addr",
            "src": "src\\dp_bram_512x16.sv:22.17-22.26"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.i_wr_data": {
          "hide_name": 0,
          "bits": [ 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2749 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_real_odd i_wr_data",
            "src": "src\\dp_bram_512x16.sv:23.25-23.34",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.i_wr_en": {
          "hide_name": 0,
          "bits": [ 1854 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram1_real_odd i_wr_en",
            "src": "src\\dp_bram_512x16.sv:21.11-21.18"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2128, 780, 829, 2104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2114, 780, 265, 2102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2115, 780, 265, 2100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2116, 780, 265, 2098 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 694, 695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2117, 780, 265, 2096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_4_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2120, 2118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2121, 780, 265, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_5_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2124, 2122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2125, 780, 265, 2092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 830, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 700, 780, 829, 830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2126 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 2109 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 2111 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2129 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 2107 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_2_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2130 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 2112 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_3_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2131 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_4": {
          "hide_name": 0,
          "bits": [ 2108 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_4_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2132 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_5": {
          "hide_name": 0,
          "bits": [ 2110 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_5_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2133 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_6": {
          "hide_name": 0,
          "bits": [ 2106 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_6_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2134 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_7": {
          "hide_name": 0,
          "bits": [ 2113 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_7_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2135 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.0_WDATA_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2136 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2162, 780, 265, 2150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2159, 780, 265, 2148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2160, 780, 265, 2146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2161, 780, 265, 2144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2162, 780, 265, 2142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 1679, 2163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 708, 709 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 788, 789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 779, 780, 265, 781 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2166, 780, 265, 2139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2167, 1683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 716, 717 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1678, "0", 1683, 1682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 785, 786 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2137, 2138, 2139, 2140, 781, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 824, 780, 265, 2137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_8_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 822, 823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_RDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 748, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA": {
          "hide_name": 0,
          "bits": [ 2157 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_1": {
          "hide_name": 0,
          "bits": [ 2153 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2170 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_2": {
          "hide_name": 0,
          "bits": [ 2158 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_2_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2171 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_3": {
          "hide_name": 0,
          "bits": [ 2154 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_3_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2172 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_4": {
          "hide_name": 0,
          "bits": [ 2156 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_4_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2173 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_5": {
          "hide_name": 0,
          "bits": [ 2152 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_5_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2174 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_6": {
          "hide_name": 0,
          "bits": [ 2155 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_6_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2175 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram1_real_odd.r_mem.0.1_WDATA_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2176 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_even i_clk",
            "src": "src\\dp_bram_512x16.sv:19.11-19.16"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.i_rd_en": {
          "hide_name": 0,
          "bits": [ 2608 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_even i_rd_en",
            "src": "src\\dp_bram_512x16.sv:24.11-24.18",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.i_wr_addr": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_even i_wr_addr",
            "src": "src\\dp_bram_512x16.sv:22.17-22.26"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.i_wr_data": {
          "hide_name": 0,
          "bits": [ 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2764 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_even i_wr_data",
            "src": "src\\dp_bram_512x16.sv:23.25-23.34",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.i_wr_en": {
          "hide_name": 0,
          "bits": [ 2177 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_even i_wr_en",
            "src": "src\\dp_bram_512x16.sv:21.11-21.18"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.i_wr_en_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 2178 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR": {
          "hide_name": 0,
          "bits": [ 1799, 2186, 2205, 2206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_1": {
          "hide_name": 0,
          "bits": [ 167, 2183, 2204, 2207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_2": {
          "hide_name": 0,
          "bits": [ 1769, 2182, 2208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_3": {
          "hide_name": 0,
          "bits": [ 173, 175, 2179, 2185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_4": {
          "hide_name": 0,
          "bits": [ 165, 174, 2180, 2187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RADDR_5": {
          "hide_name": 0,
          "bits": [ 1800, 164, 2184, 2181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 1884, 702, 832, 2202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1878, 702, 832, 2200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2209, 948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 587, 588 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1879, 702, 832, 2198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1880, 702, 832, 2196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1881, 702, 832, 2194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_4_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 1959, 1960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1882, 702, 832, 2192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_5_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 593, 594 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1883, 702, 832, 2190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_6_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 1965, 1964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 702, 832, 1756, 2188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.0_RDATA_8_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 608, 609 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 1921, 702, 832, 2227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1916, 702, 832, 2225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2229, 1707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 1675, "0", 1707, 1706 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 624, 625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 993, 994 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1917, 702, 832, 2223 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2232, 1703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 616, 617 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1675, "0", 1703, 1702 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1918, 702, 832, 2221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2233, 1710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 1675, "0", 1710, 1709 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 632, 633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 990, 991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1921, 702, 832, 2219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1922, 702, 832, 2217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_5_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2237, 961 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 628, 629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1923, 702, 832, 2215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_6_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2007, 2006 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 1924, 702, 832, 2213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_8_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2240, 2241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_even.r_mem.0.1_RDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 650, 651 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_odd i_clk",
            "src": "src\\dp_bram_512x16.sv:19.11-19.16"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.i_rd_en": {
          "hide_name": 0,
          "bits": [ 2608 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_odd i_rd_en",
            "src": "src\\dp_bram_512x16.sv:24.11-24.18",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.i_wr_addr": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_odd i_wr_addr",
            "src": "src\\dp_bram_512x16.sv:22.17-22.26"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.i_wr_data": {
          "hide_name": 0,
          "bits": [ 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2734 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_odd i_wr_data",
            "src": "src\\dp_bram_512x16.sv:23.25-23.34",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.i_wr_en": {
          "hide_name": 0,
          "bits": [ 2177 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_imag_odd i_wr_en",
            "src": "src\\dp_bram_512x16.sv:21.11-21.18"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 985, 701, 702, 986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1955, 701, 702, 2252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 945, 2210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 973, 701, 702, 2250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 969, 972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1956, 701, 702, 2248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 602, 603 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1957, 701, 702, 2211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 1961, 701, 702, 2245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_5_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 591, 2255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 109, 593, 594, 595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 936, 937 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 1962, 701, 702, 2212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2242, 2243, 2212, 2244, 2245, 2246, 2211, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 986, 2254 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 701, 702, 1966, 2242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.0_RDATA_8_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 610, 611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2001, 701, 702, 2269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1998, 701, 702, 2267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2231, 2230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1999, 701, 702, 2265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 953, 956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2000, 701, 702, 2263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2235, 2234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2001, 701, 702, 2261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2271, 1676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 612, 613 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 999, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2003, 701, 702, 2259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_5_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 958, 2238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2004, 701, 702, 2239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2256, 2257, 2239, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2008, 701, 702, 2256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_8_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2272, 1712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 636, 637 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1675, "0", 1712, 1711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:192.26-192.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_8_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 987, 988 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_imag_odd.r_mem.0.1_RDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 648, 649 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_real_even i_clk",
            "src": "src\\dp_bram_512x16.sv:19.11-19.16"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.i_rd_en": {
          "hide_name": 0,
          "bits": [ 2608 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_real_even i_rd_en",
            "src": "src\\dp_bram_512x16.sv:24.11-24.18",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.i_wr_addr": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_real_even i_wr_addr",
            "src": "src\\dp_bram_512x16.sv:22.17-22.26"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.i_wr_data": {
          "hide_name": 0,
          "bits": [ 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2779 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_real_even i_wr_data",
            "src": "src\\dp_bram_512x16.sv:23.25-23.34",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.i_wr_en": {
          "hide_name": 0,
          "bits": [ 2177 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_real_even i_wr_en",
            "src": "src\\dp_bram_512x16.sv:21.11-21.18"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2045, 702, 832, 2286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2039, 702, 832, 2284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2288, 1744 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 1678, "0", 1744, 1745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 682, 683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 802, 803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2040, 702, 832, 2282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2291, 1694 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 674, 675 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1678, "0", 1694, 1693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 808, 809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2041, 702, 832, 2280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 692, 693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2042, 702, 832, 2278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_4_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 1692, 2295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 1678, "0", 1692, 1691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 742, 743 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_4_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 811, 812 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2043, 702, 832, 2276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_5_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2296, 1741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1678, "0", 1741, 1742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 686, 687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 799, 800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2044, 702, 832, 2274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_6_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2297, 1747 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 1678, "0", 1747, 1748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 678, 679 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_6_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 805, 806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 833, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 831, 702, 832, 833 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 2300 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2302, 2303, 2304, 2305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.0_RDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2306, 738 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2080, 702, 832, 2321 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2077, 702, 832, 2319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2323, 1685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 1678, "0", 1685, 1684 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 720, 721 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_1_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 782, 783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2078, 702, 832, 2317 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2326, 794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2079, 702, 832, 2315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2327, 1688 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1678, "0", 1688, 1687 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "src\\grapher.sv:185.26-185.37|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/arith_map.v:62.5-70.4|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 728, 729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 826, 827 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2080, 702, 832, 2313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2081, 702, 832, 2311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2082, 702, 832, 2309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_6_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2168, 2169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2083, 702, 832, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_even.r_mem.0.1_RDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 746, 747 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_real_odd i_clk",
            "src": "src\\dp_bram_512x16.sv:19.11-19.16"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.i_rd_en": {
          "hide_name": 0,
          "bits": [ 2608 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_real_odd i_rd_en",
            "src": "src\\dp_bram_512x16.sv:24.11-24.18",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.i_wr_addr": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_real_odd i_wr_addr",
            "src": "src\\dp_bram_512x16.sv:22.17-22.26"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.i_wr_data": {
          "hide_name": 0,
          "bits": [ 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2749 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_real_odd i_wr_data",
            "src": "src\\dp_bram_512x16.sv:23.25-23.34",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.i_wr_en": {
          "hide_name": 0,
          "bits": [ 2177 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory ram2_real_odd i_wr_en",
            "src": "src\\dp_bram_512x16.sv:21.11-21.18"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2128, 701, 702, 2342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2114, 701, 702, 2340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2290, 2289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2115, 701, 702, 2338 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2292, 2293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2116, 701, 702, 2294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2117, 701, 702, 2119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2121, 701, 702, 2123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2125, 701, 702, 2333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_6_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2298, 2299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 703, 2332, 2333, 2334, 2123, 2335, 2119, 2336, 2294, 2337, 2338, 2339, 2340, 2341, 2342, 2343 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 700, 701, 702, 703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1783, 2127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_8_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2345, 2346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 736, 2347 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 109, 738, 739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.0_RDATA_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 814, 815 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2162, 701, 702, 2331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2159, 701, 702, 2358 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2325, 2324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2160, 701, 702, 2356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2361, 797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_2_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 712, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2161, 701, 702, 2354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2328, 2329 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2162, 701, 702, 2352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_4_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 2165, 2164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 779, 701, 702, 2350 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_5_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 183, 775, 778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2166, 701, 702, 2330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 825, 2348, 2330, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2331, 2360 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.ram2_real_odd.r_mem.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 824, 701, 702, 825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory twiddle_rom_imag i_clk",
            "src": "src\\rom_512x16.sv:21.11-21.16"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.i_rd_en": {
          "hide_name": 0,
          "bits": [ 2605 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory twiddle_rom_imag i_rd_en",
            "src": "src\\rom_512x16.sv:23.11-23.18",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.o_rd_data": {
          "hide_name": 0,
          "bits": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory twiddle_rom_imag o_rd_data",
            "src": "src\\rom_512x16.sv:26.25-26.34"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR": {
          "hide_name": 0,
          "bits": [ 2386 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_1": {
          "hide_name": 0,
          "bits": [ 2385 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 178, 213, 2395, 2396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_1_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 102, 2397, 2398, 2399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 102, 2398, 2406 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2": {
          "hide_name": 0,
          "bits": [ 2384 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 178, 213, 2400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 178, 213, 2400, 2401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 102, 199, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 59, 101, 2402 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 102, 196, 197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_3": {
          "hide_name": 0,
          "bits": [ 2383 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 213, 2403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 102, 178, 2404, 2405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_4": {
          "hide_name": 0,
          "bits": [ 2382 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_5": {
          "hide_name": 0,
          "bits": [ 2381 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_5_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 178, 213, 2395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_5_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 102, 2406, 2404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_6": {
          "hide_name": 0,
          "bits": [ 2380 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_7": {
          "hide_name": 0,
          "bits": [ 2379 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_7_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 102, 178, 2404, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RADDR_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 178, 213, 180 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2362, 2371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2362, 2375 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2362, 2373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2362, 2377 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2362, 2372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2362, 2376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2362, 2374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2370, 2387, 2374, 2388, 2376, 2389, 2372, 2390, 2377, 2391, 2373, 2392, 2375, 2393, 2371, 2394 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2362, 2370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2362, 2378 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2362, 2368 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2362, 2366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2362, 2363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2362, 2365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2362, 2369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2362, 2367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2364, 2407, 2367, 2408, 2369, 2409, 2365, 2410, 2363, 2411, 2366, 2412, 2368, 2413, 2378, 2414 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_imag.r_mem.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2362, 2364 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.i_clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory twiddle_rom_real i_clk",
            "src": "src\\rom_512x16.sv:21.11-21.16"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.i_rd_en": {
          "hide_name": 0,
          "bits": [ 2605 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory twiddle_rom_real i_rd_en",
            "src": "src\\rom_512x16.sv:23.11-23.18",
            "unused_bits": "0 "
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.o_rd_data": {
          "hide_name": 0,
          "bits": [ 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser top_memory twiddle_rom_real o_rd_data",
            "src": "src\\rom_512x16.sv:26.25-26.34"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2362, 2423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2362, 2427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2362, 2425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2362, 2429 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2362, 2424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2362, 2428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2362, 2426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2422, 2431, 2426, 2432, 2428, 2433, 2424, 2434, 2429, 2435, 2425, 2436, 2427, 2437, 2423, 2438 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2362, 2422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2362, 2430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2362, 2420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2362, 2418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2362, 2415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2362, 2417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2362, 2421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2362, 2419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2416, 2439, 2419, 2440, 2421, 2441, 2417, 2442, 2415, 2443, 2418, 2444, 2420, 2445, 2430, 2446 ],
          "attributes": {
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/brams_map.v:204.532-204.765|C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_sim.v:1488.16-1488.21",
            "unused_bits": "1 3 5 7 9 11 13 15"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2362, 2416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "C:\\Users\\josep\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "top_spectrum_analyser.top_memory.twiddle_rom_real.r_mem.0.1_RDATA_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 2447 ],
          "attributes": {
          }
        },
        "top_spectrum_analyser.twi[0]": {
          "hide_name": 0,
          "bits": [ 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser twi[0]",
            "src": "src\\spectrum_analyser.sv:22.21-22.24"
          }
        },
        "top_spectrum_analyser.twi[1]": {
          "hide_name": 0,
          "bits": [ 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser twi[1]",
            "src": "src\\spectrum_analyser.sv:22.21-22.24"
          }
        },
        "top_spectrum_analyser.wr_addr4[0]": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_addr4[0]",
            "src": "src\\spectrum_analyser.sv:155.13-155.21"
          }
        },
        "top_spectrum_analyser.wr_addr4[1]": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_addr4[1]",
            "src": "src\\spectrum_analyser.sv:155.13-155.21"
          }
        },
        "top_spectrum_analyser.wr_addr4[2]": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_addr4[2]",
            "src": "src\\spectrum_analyser.sv:155.13-155.21"
          }
        },
        "top_spectrum_analyser.wr_addr4[3]": {
          "hide_name": 0,
          "bits": [ 258, 257, 256, 255, 254, 253, 252, 251, 250 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_addr4[3]",
            "src": "src\\spectrum_analyser.sv:155.13-155.21"
          }
        },
        "top_spectrum_analyser.wr_addr[0]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_addr[0]",
            "src": "src\\spectrum_analyser.sv:30.13-30.20"
          }
        },
        "top_spectrum_analyser.wr_addr[1]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_addr[1]",
            "src": "src\\spectrum_analyser.sv:30.13-30.20"
          }
        },
        "top_spectrum_analyser.wr_addr[2]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_addr[2]",
            "src": "src\\spectrum_analyser.sv:30.13-30.20"
          }
        },
        "top_spectrum_analyser.wr_addr[3]": {
          "hide_name": 0,
          "bits": [ 59, 58, 68, 67, 66, 65, 64, 63, 62 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_addr[3]",
            "src": "src\\spectrum_analyser.sv:30.13-30.20"
          }
        },
        "top_spectrum_analyser.wr_data[0]": {
          "hide_name": 0,
          "bits": [ 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2779 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_data[0]",
            "src": "src\\spectrum_analyser.sv:29.21-29.28",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.wr_data[1]": {
          "hide_name": 0,
          "bits": [ 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2764 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_data[1]",
            "src": "src\\spectrum_analyser.sv:29.21-29.28",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.wr_data[2]": {
          "hide_name": 0,
          "bits": [ 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2749 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_data[2]",
            "src": "src\\spectrum_analyser.sv:29.21-29.28",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.wr_data[3]": {
          "hide_name": 0,
          "bits": [ 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2734 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_data[3]",
            "src": "src\\spectrum_analyser.sv:29.21-29.28",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.wr_data[4]": {
          "hide_name": 0,
          "bits": [ 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2779 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_data[4]",
            "src": "src\\spectrum_analyser.sv:29.21-29.28",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.wr_data[5]": {
          "hide_name": 0,
          "bits": [ 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2764 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_data[5]",
            "src": "src\\spectrum_analyser.sv:29.21-29.28",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.wr_data[6]": {
          "hide_name": 0,
          "bits": [ 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2749 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_data[6]",
            "src": "src\\spectrum_analyser.sv:29.21-29.28",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.wr_data[7]": {
          "hide_name": 0,
          "bits": [ 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2734 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_data[7]",
            "src": "src\\spectrum_analyser.sv:29.21-29.28",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15"
          }
        },
        "top_spectrum_analyser.wr_data_packed": {
          "hide_name": 0,
          "bits": [ 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2779, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763, 2764, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2779 ],
          "signed": 1,
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_data_packed",
            "src": "src\\spectrum_analyser.sv:284.31-284.45",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127"
          }
        },
        "top_spectrum_analyser.wr_en": {
          "hide_name": 0,
          "bits": [ 2449, 2449, 2448, 2448 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_en",
            "src": "src\\spectrum_analyser.sv:27.13-27.18",
            "unused_bits": "0 1 2 3"
          }
        },
        "top_spectrum_analyser.wr_en4": {
          "hide_name": 0,
          "bits": [ 1854, 1854, 2177, 2177 ],
          "attributes": {
            "hdlname": "top_spectrum_analyser wr_en4",
            "src": "src\\spectrum_analyser.sv:179.13-179.19"
          }
        },
        "zero": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "src\\top.sv:152.7-152.11"
          }
        }
      }
    }
  }
}
