# VHDL-Silly-Func

Intro to VHDL class project 1 

Title: Silly Function

Objective: 

Design and Simulate simple combinational circuit using logic gates and blocking assignmanets.