set verilog_files {\
	BCD7segment.v\
	clk50.v\
	clockdivide2.v\
	clockdivider.v\
	DES_main.v\
	Expansion.v\
	finalcounter.v\
	flipflop.v\
	FSMinpu.v\
	FSMup.v\
	inverse_perm.v\
	Key_Processor.v\
	moduloNcounter.v\
	one_iteration.v\
	pc2.v\
	plaintext_ip.v\
	risingdge.v\
	sbox1.v\
	sbox2.v\
	sbox3.v\
	sbox4.v\
	sbox5.v\
	sbox6.v\
	sbox7.v\
	sbox8.v\
	sbox_perm.v\
	shiftb1.v\
	shiftb2.v\
	shiftreg.v\
	shiftreg2.v\
	shift_reg.v\
	subkeys.v\
	xor2.v\
	xor_exp.v\
}

set clk clk

set top_des_name DES_main

set dont_touch_module_name TSC
