
AVRASM ver. 2.1.30  D:\1. Collage\11. Semester 8\Sistem Microcontroler\final PA\Jam Digital\List\Jam.asm Sat Jun 06 13:15:55 2020

D:\1. Collage\11. Semester 8\Sistem Microcontroler\final PA\Jam Digital\List\Jam.asm(1070): warning: Register r4 already defined by the .DEF directive
D:\1. Collage\11. Semester 8\Sistem Microcontroler\final PA\Jam Digital\List\Jam.asm(1071): warning: Register r6 already defined by the .DEF directive
D:\1. Collage\11. Semester 8\Sistem Microcontroler\final PA\Jam Digital\List\Jam.asm(1072): warning: Register r8 already defined by the .DEF directive
D:\1. Collage\11. Semester 8\Sistem Microcontroler\final PA\Jam Digital\List\Jam.asm(1073): warning: Register r10 already defined by the .DEF directive
D:\1. Collage\11. Semester 8\Sistem Microcontroler\final PA\Jam Digital\List\Jam.asm(1074): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.60 Evaluation
                 ;(C) Copyright 1998-2012 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega8535
                 ;Program type           : Application
                 ;Clock frequency        : 4,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 128 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: No
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8535
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 512
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x025F
                 	.EQU __DSTACK_SIZE=0x0080
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _a=R4
                 	.DEF _detik=R6
                 	.DEF _menit=R8
                 	.DEF _jam=R10
                 	.DEF _step=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c019      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
000013 c035      	RJMP _timer0_comp_isr
000014 cfeb      	RJMP 0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000015 0001      	.DB  0x1,0x0
                 
                 
                 __GLOBAL_INI_TBL:
000016 0002      	.DW  0x02
000017 000c      	.DW  0x0C
000018 002a      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000019 0000      	.DW  0
                 
                 __RESET:
00001a 94f8      	CLI
00001b 27ee      	CLR  R30
00001c bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00001d e0f1      	LDI  R31,1
00001e bffb      	OUT  GICR,R31
00001f bfeb      	OUT  GICR,R30
000020 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000021 e1f8      	LDI  R31,0x18
000022 bdf1      	OUT  WDTCR,R31
000023 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000024 e08d      	LDI  R24,(14-2)+1
000025 e0a2      	LDI  R26,2
000026 27bb      	CLR  R27
                 __CLEAR_REG:
000027 93ed      	ST   X+,R30
000028 958a      	DEC  R24
000029 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00002a e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00002b e092      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00002c e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00002d 93ed      	ST   X+,R30
00002e 9701      	SBIW R24,1
00002f f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000030 e2ec      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000031 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000032 9185      	LPM  R24,Z+
000033 9195      	LPM  R25,Z+
000034 9700      	SBIW R24,0
000035 f061      	BREQ __GLOBAL_INI_END
000036 91a5      	LPM  R26,Z+
000037 91b5      	LPM  R27,Z+
000038 9005      	LPM  R0,Z+
000039 9015      	LPM  R1,Z+
00003a 01bf      	MOVW R22,R30
00003b 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00003c 9005      	LPM  R0,Z+
00003d 920d      	ST   X+,R0
00003e 9701      	SBIW R24,1
00003f f7e1      	BRNE __GLOBAL_INI_LOOP
000040 01fb      	MOVW R30,R22
000041 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000042 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000043 bfed      	OUT  SPL,R30
000044 e0e2      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000045 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000046 eec0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000047 e0d0      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000048 c07c      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0xE0
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V2.60 Evaluation
                 ;Automatic Program Generator
                 ;© Copyright 1998-2012 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : Jam Digital
                 ;Version : -
                 ;Date    : 06/06/2020
                 ;Author  : Sangapan Panjaitan
                 ;Company : -
                 ;Comments: -
                 ;
                 ;
                 ;Chip type               : ATmega8535
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 4,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 128
                 ;*******************************************************/
                 ;
                 ;#include <mega8535.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;unsigned int a,detik,menit,jam,step=1;
                 ;interrupt [TIM0_COMP] void timer0_comp_isr(void)
                 ; 0000 001C {
                 
                 	.CSEG
                 _timer0_comp_isr:
                 ; .FSTART _timer0_comp_isr
000049 93ea      	ST   -Y,R30
00004a 93fa      	ST   -Y,R31
00004b b7ef      	IN   R30,SREG
00004c 93ea      	ST   -Y,R30
                 ; 0000 001D ++a;
00004d 01f2      	MOVW R30,R4
00004e 9631      	ADIW R30,1
00004f 012f      	MOVW R4,R30
                 ; 0000 001E if(a>=14)
000050 e0ee      	LDI  R30,LOW(14)
000051 e0f0      	LDI  R31,HIGH(14)
000052 164e      	CP   R4,R30
000053 065f      	CPC  R5,R31
000054 f408      	BRSH PC+2
000055 c06a      	RJMP _0x3
                 ; 0000 001F {
                 ; 0000 0020 a=0;
000056 2444      	CLR  R4
000057 2455      	CLR  R5
                 ; 0000 0021 ++detik;
000058 01f3      	MOVW R30,R6
000059 9631      	ADIW R30,1
00005a 013f      	MOVW R6,R30
                 ; 0000 0022 PORTD.0=~PORTD.0;
00005b 9b90      	SBIS 0x12,0
00005c c002      	RJMP _0x4
00005d 9890      	CBI  0x12,0
00005e c001      	RJMP _0x5
                 _0x4:
00005f 9a90      	SBI  0x12,0
                 _0x5:
                 ; 0000 0023 if(detik==10||detik==26||detik==42||detik==58||detik==74)
000060 e0ea      	LDI  R30,LOW(10)
000061 e0f0      	LDI  R31,HIGH(10)
000062 d0d0      	RCALL SUBOPT_0x0
000063 f081      	BREQ _0x7
000064 e1ea      	LDI  R30,LOW(26)
000065 e0f0      	LDI  R31,HIGH(26)
000066 d0cc      	RCALL SUBOPT_0x0
000067 f061      	BREQ _0x7
000068 e2ea      	LDI  R30,LOW(42)
000069 e0f0      	LDI  R31,HIGH(42)
00006a d0c8      	RCALL SUBOPT_0x0
00006b f041      	BREQ _0x7
00006c e3ea      	LDI  R30,LOW(58)
00006d e0f0      	LDI  R31,HIGH(58)
00006e d0c4      	RCALL SUBOPT_0x0
00006f f021      	BREQ _0x7
000070 e4ea      	LDI  R30,LOW(74)
000071 e0f0      	LDI  R31,HIGH(74)
000072 d0c0      	RCALL SUBOPT_0x0
000073 f431      	BRNE _0x6
                 _0x7:
                 ; 0000 0024 {
                 ; 0000 0025 detik&=0xF0;
000074 efe0      	LDI  R30,LOW(240)
000075 226e      	AND  R6,R30
000076 2477      	CLR  R7
                 ; 0000 0026 detik+=16;
000077 01f3      	MOVW R30,R6
000078 9670      	ADIW R30,16
000079 013f      	MOVW R6,R30
                 ; 0000 0027 }
                 ; 0000 0028 if(detik==90)
                 _0x6:
00007a e5ea      	LDI  R30,LOW(90)
00007b e0f0      	LDI  R31,HIGH(90)
00007c d0b6      	RCALL SUBOPT_0x0
00007d f429      	BRNE _0x9
                 ; 0000 0029 {
                 ; 0000 002A detik=0;
00007e 2466      	CLR  R6
00007f 2477      	CLR  R7
                 ; 0000 002B ++menit;
000080 01f4      	MOVW R30,R8
000081 9631      	ADIW R30,1
000082 014f      	MOVW R8,R30
                 ; 0000 002C }
                 ; 0000 002D if(menit==10||menit==26||menit==42||menit==58||menit==74)
                 _0x9:
000083 e0ea      	LDI  R30,LOW(10)
000084 e0f0      	LDI  R31,HIGH(10)
000085 d0b0      	RCALL SUBOPT_0x1
000086 f081      	BREQ _0xB
000087 e1ea      	LDI  R30,LOW(26)
000088 e0f0      	LDI  R31,HIGH(26)
000089 d0ac      	RCALL SUBOPT_0x1
00008a f061      	BREQ _0xB
00008b e2ea      	LDI  R30,LOW(42)
00008c e0f0      	LDI  R31,HIGH(42)
00008d d0a8      	RCALL SUBOPT_0x1
00008e f041      	BREQ _0xB
00008f e3ea      	LDI  R30,LOW(58)
000090 e0f0      	LDI  R31,HIGH(58)
000091 d0a4      	RCALL SUBOPT_0x1
000092 f021      	BREQ _0xB
000093 e4ea      	LDI  R30,LOW(74)
000094 e0f0      	LDI  R31,HIGH(74)
000095 d0a0      	RCALL SUBOPT_0x1
000096 f431      	BRNE _0xA
                 _0xB:
                 ; 0000 002E {
                 ; 0000 002F menit&=0xF0;
000097 efe0      	LDI  R30,LOW(240)
000098 228e      	AND  R8,R30
000099 2499      	CLR  R9
                 ; 0000 0030 menit+=16;
00009a 01f4      	MOVW R30,R8
00009b 9670      	ADIW R30,16
00009c 014f      	MOVW R8,R30
                 ; 0000 0031 }
                 ; 0000 0032 if(menit==90)
                 _0xA:
00009d e5ea      	LDI  R30,LOW(90)
00009e e0f0      	LDI  R31,HIGH(90)
00009f d096      	RCALL SUBOPT_0x1
0000a0 f429      	BRNE _0xD
                 ; 0000 0033 {
                 ; 0000 0034 menit=0;
0000a1 2488      	CLR  R8
0000a2 2499      	CLR  R9
                 ; 0000 0035 ++jam;
0000a3 01f5      	MOVW R30,R10
0000a4 9631      	ADIW R30,1
0000a5 015f      	MOVW R10,R30
                 ; 0000 0036 }
                 ; 0000 0037 if(jam==10||jam==26)
                 _0xD:
0000a6 e0ea      	LDI  R30,LOW(10)
0000a7 e0f0      	LDI  R31,HIGH(10)
0000a8 15ea      	CP   R30,R10
0000a9 05fb      	CPC  R31,R11
0000aa f029      	BREQ _0xF
0000ab e1ea      	LDI  R30,LOW(26)
0000ac e0f0      	LDI  R31,HIGH(26)
0000ad 15ea      	CP   R30,R10
0000ae 05fb      	CPC  R31,R11
0000af f431      	BRNE _0xE
                 _0xF:
                 ; 0000 0038 {
                 ; 0000 0039 jam&=0xF0;
0000b0 efe0      	LDI  R30,LOW(240)
0000b1 22ae      	AND  R10,R30
0000b2 24bb      	CLR  R11
                 ; 0000 003A jam+=16;
0000b3 01f5      	MOVW R30,R10
0000b4 9670      	ADIW R30,16
0000b5 015f      	MOVW R10,R30
                 ; 0000 003B }
                 ; 0000 003C if(jam==36)
                 _0xE:
0000b6 e2e4      	LDI  R30,LOW(36)
0000b7 e0f0      	LDI  R31,HIGH(36)
0000b8 15ea      	CP   R30,R10
0000b9 05fb      	CPC  R31,R11
0000ba f411      	BRNE _0x11
                 ; 0000 003D {
                 ; 0000 003E jam=0;
0000bb 24aa      	CLR  R10
0000bc 24bb      	CLR  R11
                 ; 0000 003F }
                 ; 0000 0040 PORTC=detik;
                 _0x11:
0000bd ba65      	OUT  0x15,R6
                 ; 0000 0041 PORTA=menit;
0000be ba8b      	OUT  0x1B,R8
                 ; 0000 0042 PORTB=jam;
0000bf baa8      	OUT  0x18,R10
                 ; 0000 0043 }
                 ; 0000 0044 }
                 _0x3:
0000c0 91e9      	LD   R30,Y+
0000c1 bfef      	OUT  SREG,R30
0000c2 91f9      	LD   R31,Y+
0000c3 91e9      	LD   R30,Y+
0000c4 9518      	RETI
                 ; .FEND
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0049 {
                 _main:
                 ; .FSTART _main
                 ; 0000 004A PORTA=0x00;
0000c5 e0e0      	LDI  R30,LOW(0)
0000c6 bbeb      	OUT  0x1B,R30
                 ; 0000 004B DDRA=0xFF;
0000c7 efef      	LDI  R30,LOW(255)
0000c8 bbea      	OUT  0x1A,R30
                 ; 0000 004C PORTB=0x00;
0000c9 e0e0      	LDI  R30,LOW(0)
0000ca bbe8      	OUT  0x18,R30
                 ; 0000 004D DDRB=0xFF;
0000cb efef      	LDI  R30,LOW(255)
0000cc bbe7      	OUT  0x17,R30
                 ; 0000 004E PORTC=0x00;
0000cd e0e0      	LDI  R30,LOW(0)
0000ce bbe5      	OUT  0x15,R30
                 ; 0000 004F DDRC=0xFF;
0000cf efef      	LDI  R30,LOW(255)
0000d0 bbe4      	OUT  0x14,R30
                 ; 0000 0050 PORTD=0xFF;
0000d1 bbe2      	OUT  0x12,R30
                 ; 0000 0051 DDRD=0x01;
0000d2 e0e1      	LDI  R30,LOW(1)
0000d3 bbe1      	OUT  0x11,R30
                 ; 0000 0052 
                 ; 0000 0053 
                 ; 0000 0054 // Declare your local variables here
                 ; 0000 0055 
                 ; 0000 0056 // Input/Output Ports initialization
                 ; 0000 0057 // Port A initialization
                 ; 0000 0058 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0059 DDRA=(1<<DDA7) | (1<<DDA6) | (1<<DDA5) | (1<<DDA4) | (1<<DDA3) | (1<<DDA2) | (1<<DDA1) | (1<<DDA0);
0000d4 efef      	LDI  R30,LOW(255)
0000d5 bbea      	OUT  0x1A,R30
                 ; 0000 005A // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 005B PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000d6 e0e0      	LDI  R30,LOW(0)
0000d7 bbeb      	OUT  0x1B,R30
                 ; 0000 005C 
                 ; 0000 005D // Port B initialization
                 ; 0000 005E // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 005F DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
0000d8 efef      	LDI  R30,LOW(255)
0000d9 bbe7      	OUT  0x17,R30
                 ; 0000 0060 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0061 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000da e0e0      	LDI  R30,LOW(0)
0000db bbe8      	OUT  0x18,R30
                 ; 0000 0062 
                 ; 0000 0063 // Port C initialization
                 ; 0000 0064 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0065 DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
0000dc efef      	LDI  R30,LOW(255)
0000dd bbe4      	OUT  0x14,R30
                 ; 0000 0066 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0067 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000de e0e0      	LDI  R30,LOW(0)
0000df bbe5      	OUT  0x15,R30
                 ; 0000 0068 
                 ; 0000 0069 // Port D initialization
                 ; 0000 006A // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=In Bit0=Out
                 ; 0000 006B DDRD=(1<<DDD7) | (1<<DDD6) | (1<<DDD5) | (1<<DDD4) | (1<<DDD3) | (1<<DDD2) | (0<<DDD1) | (1<<DDD0);
0000e0 efed      	LDI  R30,LOW(253)
0000e1 bbe1      	OUT  0x11,R30
                 ; 0000 006C // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=T Bit0=0
                 ; 0000 006D PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000e2 e0e0      	LDI  R30,LOW(0)
0000e3 bbe2      	OUT  0x12,R30
                 ; 0000 006E 
                 ; 0000 006F // Timer/Counter 0 initialization
                 ; 0000 0070 // Clock source: System Clock
                 ; 0000 0071 // Clock value: Timer 0 Stopped
                 ; 0000 0072 // Mode: Normal top=0xFF
                 ; 0000 0073 // OC0 output: Disconnected
                 ; 0000 0074 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
0000e4 bfe3      	OUT  0x33,R30
                 ; 0000 0075 TCNT0=0x00;
0000e5 bfe2      	OUT  0x32,R30
                 ; 0000 0076 OCR0=0x00;
0000e6 bfec      	OUT  0x3C,R30
                 ; 0000 0077 
                 ; 0000 0078 // Timer/Counter 1 initialization
                 ; 0000 0079 // Clock source: System Clock
                 ; 0000 007A // Clock value: Timer1 Stopped
                 ; 0000 007B // Mode: Normal top=0xFFFF
                 ; 0000 007C // OC1A output: Disconnected
                 ; 0000 007D // OC1B output: Disconnected
                 ; 0000 007E // Noise Canceler: Off
                 ; 0000 007F // Input Capture on Falling Edge
                 ; 0000 0080 // Timer1 Overflow Interrupt: Off
                 ; 0000 0081 // Input Capture Interrupt: Off
                 ; 0000 0082 // Compare A Match Interrupt: Off
                 ; 0000 0083 // Compare B Match Interrupt: Off
                 ; 0000 0084 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000e7 bdef      	OUT  0x2F,R30
                 ; 0000 0085 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000e8 bdee      	OUT  0x2E,R30
                 ; 0000 0086 TCNT1H=0x00;
0000e9 bded      	OUT  0x2D,R30
                 ; 0000 0087 TCNT1L=0x00;
0000ea bdec      	OUT  0x2C,R30
                 ; 0000 0088 ICR1H=0x00;
0000eb bde7      	OUT  0x27,R30
                 ; 0000 0089 ICR1L=0x00;
0000ec bde6      	OUT  0x26,R30
                 ; 0000 008A OCR1AH=0x00;
0000ed bdeb      	OUT  0x2B,R30
                 ; 0000 008B OCR1AL=0x00;
0000ee bdea      	OUT  0x2A,R30
                 ; 0000 008C OCR1BH=0x00;
0000ef bde9      	OUT  0x29,R30
                 ; 0000 008D OCR1BL=0x00;
0000f0 bde8      	OUT  0x28,R30
                 ; 0000 008E 
                 ; 0000 008F // Timer/Counter 2 initialization
                 ; 0000 0090 // Clock source: System Clock
                 ; 0000 0091 // Clock value: Timer2 Stopped
                 ; 0000 0092 // Mode: Normal top=0xFF
                 ; 0000 0093 // OC2 output: Disconnected
                 ; 0000 0094 ASSR=0<<AS2;
0000f1 bde2      	OUT  0x22,R30
                 ; 0000 0095 TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000f2 bde5      	OUT  0x25,R30
                 ; 0000 0096 TCNT2=0x00;
0000f3 bde4      	OUT  0x24,R30
                 ; 0000 0097 OCR2=0x00;
0000f4 bde3      	OUT  0x23,R30
                 ; 0000 0098 
                 ; 0000 0099 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 009A TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
0000f5 bfe9      	OUT  0x39,R30
                 ; 0000 009B 
                 ; 0000 009C // External Interrupt(s) initialization
                 ; 0000 009D // INT0: Off
                 ; 0000 009E // INT1: Off
                 ; 0000 009F // INT2: Off
                 ; 0000 00A0 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000f6 bfe5      	OUT  0x35,R30
                 ; 0000 00A1 MCUCSR=(0<<ISC2);
0000f7 bfe4      	OUT  0x34,R30
                 ; 0000 00A2 
                 ; 0000 00A3 // USART initialization
                 ; 0000 00A4 // USART disabled
                 ; 0000 00A5 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000f8 b9ea      	OUT  0xA,R30
                 ; 0000 00A6 
                 ; 0000 00A7 // Analog Comparator initialization
                 ; 0000 00A8 // Analog Comparator: Off
                 ; 0000 00A9 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0000f9 e8e0      	LDI  R30,LOW(128)
0000fa b9e8      	OUT  0x8,R30
                 ; 0000 00AA SFIOR=(0<<ACME);
0000fb e0e0      	LDI  R30,LOW(0)
0000fc bfe0      	OUT  0x30,R30
                 ; 0000 00AB 
                 ; 0000 00AC // ADC initialization
                 ; 0000 00AD // ADC disabled
                 ; 0000 00AE ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0000fd b9e6      	OUT  0x6,R30
                 ; 0000 00AF 
                 ; 0000 00B0 // SPI initialization
                 ; 0000 00B1 // SPI disabled
                 ; 0000 00B2 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0000fe b9ed      	OUT  0xD,R30
                 ; 0000 00B3 
                 ; 0000 00B4 // TWI initialization
                 ; 0000 00B5 // TWI disabled
                 ; 0000 00B6 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0000ff bfe6      	OUT  0x36,R30
                 ; 0000 00B7 
                 ; 0000 00B8 while (1)
                 _0x12:
                 ; 0000 00B9       {
                 ; 0000 00BA       // Place your code here
                 ; 0000 00BB         if(step==1)
000100 e0e1      	LDI  R30,LOW(1)
000101 e0f0      	LDI  R31,HIGH(1)
000102 15ec      	CP   R30,R12
000103 05fd      	CPC  R31,R13
000104 f4f9      	BRNE _0x15
                 ; 0000 00BC {
                 ; 0000 00BD if(PIND.7==0)
000105 9987      	SBIC 0x10,7
000106 c003      	RJMP _0x16
                 ; 0000 00BE {
                 ; 0000 00BF jam+=16;
000107 01f5      	MOVW R30,R10
000108 9670      	ADIW R30,16
000109 015f      	MOVW R10,R30
                 ; 0000 00C0 }
                 ; 0000 00C1 if(PIND.6==0)
                 _0x16:
00010a 9986      	SBIC 0x10,6
00010b c003      	RJMP _0x17
                 ; 0000 00C2 {
                 ; 0000 00C3 ++jam;
00010c 01f5      	MOVW R30,R10
00010d 9631      	ADIW R30,1
00010e 015f      	MOVW R10,R30
                 ; 0000 00C4 }
                 ; 0000 00C5 if(PIND.5==0)
                 _0x17:
00010f 9985      	SBIC 0x10,5
000110 c003      	RJMP _0x18
                 ; 0000 00C6 {
                 ; 0000 00C7 menit+=16;
000111 01f4      	MOVW R30,R8
000112 9670      	ADIW R30,16
000113 014f      	MOVW R8,R30
                 ; 0000 00C8 }
                 ; 0000 00C9 if(PIND.4==0)
                 _0x18:
000114 9984      	SBIC 0x10,4
000115 c003      	RJMP _0x19
                 ; 0000 00CA {
                 ; 0000 00CB ++menit;
000116 01f4      	MOVW R30,R8
000117 9631      	ADIW R30,1
000118 014f      	MOVW R8,R30
                 ; 0000 00CC }
                 ; 0000 00CD if(PIND.3==0)
                 _0x19:
000119 9983      	SBIC 0x10,3
00011a c003      	RJMP _0x1A
                 ; 0000 00CE {
                 ; 0000 00CF step=2;
00011b e0e2      	LDI  R30,LOW(2)
00011c e0f0      	LDI  R31,HIGH(2)
00011d 016f      	MOVW R12,R30
                 ; 0000 00D0 }
                 ; 0000 00D1 PORTC=detik;
                 _0x1A:
00011e ba65      	OUT  0x15,R6
                 ; 0000 00D2 PORTA=menit;
00011f ba8b      	OUT  0x1B,R8
                 ; 0000 00D3 PORTB=jam;
000120 baa8      	OUT  0x18,R10
                 ; 0000 00D4 delay_ms(100);
000121 e6a4      	LDI  R26,LOW(100)
000122 e0b0      	LDI  R27,0
000123 d015      	RCALL _delay_ms
                 ; 0000 00D5 }
                 ; 0000 00D6 if(step==2)
                 _0x15:
000124 e0e2      	LDI  R30,LOW(2)
000125 e0f0      	LDI  R31,HIGH(2)
000126 15ec      	CP   R30,R12
000127 05fd      	CPC  R31,R13
000128 f441      	BRNE _0x1B
                 ; 0000 00D7 {
                 ; 0000 00D8 TIMSK=0x02; //menjalankan Jam digital
000129 bfe9      	OUT  0x39,R30
                 ; 0000 00D9 if(PIND.2==0)
00012a 9982      	SBIC 0x10,2
00012b c003      	RJMP _0x1C
                 ; 0000 00DA {
                 ; 0000 00DB step=1;
00012c e0e1      	LDI  R30,LOW(1)
00012d e0f0      	LDI  R31,HIGH(1)
00012e 016f      	MOVW R12,R30
                 ; 0000 00DC }
                 ; 0000 00DD TIMSK=0x00; //menghentikan Jam digital
                 _0x1C:
00012f e0e0      	LDI  R30,LOW(0)
000130 bfe9      	OUT  0x39,R30
                 ; 0000 00DE }
                 ; 0000 00DF };
                 _0x1B:
000131 cfce      	RJMP _0x12
                 ; 0000 00E0 }
                 _0x1D:
000132 cfff      	RJMP _0x1D
                 ; .FEND
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
000133 15e6      	CP   R30,R6
000134 05f7      	CPC  R31,R7
000135 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1:
000136 15e8      	CP   R30,R8
000137 05f9      	CPC  R31,R9
000138 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000139 9610      	adiw r26,0
00013a f039      	breq __delay_ms1
                 __delay_ms0:
                +
00013b ee88     +LDI R24 , LOW ( 0x3E8 )
00013c e093     +LDI R25 , HIGH ( 0x3E8 )
                +__DELAY_USW_LOOP :
00013d 9701     +SBIW R24 , 1
00013e f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x3E8
00013f 95a8      	wdr
000140 9711      	sbiw r26,1
000141 f7c9      	brne __delay_ms0
                 __delay_ms1:
000142 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8535 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   4 r5 :   2 r6 :   9 r7 :   3 
r8 :  13 r9 :   3 r10:  15 r11:   5 r12:   4 r13:   2 r14:   0 r15:   0 
r16:   0 r17:   0 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:   6 r27:   3 r28:   1 r29:   1 r30: 152 r31:  35 
x  :   3 y  :   6 z  :   7 
Registers used: 24 out of 35 (68.6%)

ATmega8535 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :  12 and   :   3 andi  :   0 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :  11 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  13 brpl  :   0 brsh  :   1 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   1 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  13 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   8 
cpc   :   8 cpi   :   0 cpse  :   0 dec   :   1 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   1 
inc   :   0 ld    :   3 ldd   :   0 ldi   :  78 lds   :   0 lpm   :   7 
lsl   :   0 lsr   :   0 mov   :   0 movw  :  27 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  59 
pop   :   0 push  :   0 rcall :  13 ret   :   3 reti  :   1 rjmp  :  34 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   0 sbi   :   1 sbic  :   6 
sbis  :   1 sbiw  :   5 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :   6 std   :   0 
sts   :   0 sub   :   0 subi  :   0 swap  :   0 tst   :   0 wdr   :   1 

Instructions used: 27 out of 114 (23.7%)

ATmega8535 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000286    636     10    646    8192   7.9%
[.dseg] 0x000060 0x0000e0      0      0      0     512   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 5 warnings
