
Nucleo-Test-Ground-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000787c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  08007a0c  08007a0c  00017a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e94  08007e94  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08007e94  08007e94  00017e94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e9c  08007e9c  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e9c  08007e9c  00017e9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007ea0  08007ea0  00017ea0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08007ea4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  2000005c  08007f00  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  08007f00  0002031c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fc2d  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f6d  00000000  00000000  0002fcfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000da8  00000000  00000000  00031c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a85  00000000  00000000  00032a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cf4d  00000000  00000000  0003349d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010111  00000000  00000000  000503ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000be5ce  00000000  00000000  000604fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004160  00000000  00000000  0011eacc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000af  00000000  00000000  00122c2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080079f4 	.word	0x080079f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080079f4 	.word	0x080079f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <format_uint16>:
/**
 * Formats an unsigned 16-bit integer into the AFE's data buffer (little-endian byte order)
 * @param dataArr 8-bit integer array for storing the bytes to be transmitted to the AFE
 * @param data 16-bit integer to re-format
 */
void format_uint16(uint8_t *dataArr, uint16_t data) {
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	807b      	strh	r3, [r7, #2]
	dataArr[0] = ((uint8_t)(data & 0xFF));
 8000f50:	887b      	ldrh	r3, [r7, #2]
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	701a      	strb	r2, [r3, #0]
	dataArr[1] = ((uint8_t)(data >> 8));
 8000f58:	887b      	ldrh	r3, [r7, #2]
 8000f5a:	0a1b      	lsrs	r3, r3, #8
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	3301      	adds	r3, #1
 8000f62:	b2d2      	uxtb	r2, r2
 8000f64:	701a      	strb	r2, [r3, #0]
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <format_int16>:
/**
 * Formats a signed 16-bit integer into the AFE's data buffer (little-endian byte order, 2's complement)
 * @param dataArr 8-bit integer array for storing the bytes to be transmitted to the AFE
 * @param data 16-bit integer to re-format
 */
void format_int16(uint8_t *dataArr, int data) {
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b082      	sub	sp, #8
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
 8000f7a:	6039      	str	r1, [r7, #0]
	if (data < 0) format_uint16(dataArr, (~(abs(data)) + 1));
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	da0b      	bge.n	8000f9a <format_int16+0x28>
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	bfb8      	it	lt
 8000f88:	425b      	neglt	r3, r3
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	425b      	negs	r3, r3
 8000f8e:	b29b      	uxth	r3, r3
 8000f90:	4619      	mov	r1, r3
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f7ff ffd6 	bl	8000f44 <format_uint16>
	else format_uint16(dataArr, data);
}
 8000f98:	e005      	b.n	8000fa6 <format_int16+0x34>
	else format_uint16(dataArr, data);
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f7ff ffcf 	bl	8000f44 <format_uint16>
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
	...

08000fb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	db0b      	blt.n	8000fda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	f003 021f 	and.w	r2, r3, #31
 8000fc8:	4907      	ldr	r1, [pc, #28]	; (8000fe8 <__NVIC_EnableIRQ+0x38>)
 8000fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fce:	095b      	lsrs	r3, r3, #5
 8000fd0:	2001      	movs	r0, #1
 8000fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8000fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fda:	bf00      	nop
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	e000e100 	.word	0xe000e100

08000fec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	6039      	str	r1, [r7, #0]
 8000ff6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ff8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	db0a      	blt.n	8001016 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	b2da      	uxtb	r2, r3
 8001004:	490c      	ldr	r1, [pc, #48]	; (8001038 <__NVIC_SetPriority+0x4c>)
 8001006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100a:	0112      	lsls	r2, r2, #4
 800100c:	b2d2      	uxtb	r2, r2
 800100e:	440b      	add	r3, r1
 8001010:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001014:	e00a      	b.n	800102c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	b2da      	uxtb	r2, r3
 800101a:	4908      	ldr	r1, [pc, #32]	; (800103c <__NVIC_SetPriority+0x50>)
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	f003 030f 	and.w	r3, r3, #15
 8001022:	3b04      	subs	r3, #4
 8001024:	0112      	lsls	r2, r2, #4
 8001026:	b2d2      	uxtb	r2, r2
 8001028:	440b      	add	r3, r1
 800102a:	761a      	strb	r2, [r3, #24]
}
 800102c:	bf00      	nop
 800102e:	370c      	adds	r7, #12
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	e000e100 	.word	0xe000e100
 800103c:	e000ed00 	.word	0xe000ed00

08001040 <main>:

// Global variables - used for ISRs to raise flags
bool logDataFlag = 0;
bool logAlertsFlag = 0;

int main(void) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b0bc      	sub	sp, #240	; 0xf0
 8001044:	af00      	add	r7, sp, #0
    // HAL initialization
    HAL_Init();
 8001046:	f001 fdbc 	bl	8002bc2 <HAL_Init>

    // System clock configuration
    SystemClock_Config();
 800104a:	f000 fbed 	bl	8001828 <SystemClock_Config>

    // Initialize GPIO, SPI, UART, TIM1, ADC1
    GPIO_Init();
 800104e:	f000 fc23 	bl	8001898 <GPIO_Init>
    SPI1_Init();
 8001052:	f000 fcbb 	bl	80019cc <SPI1_Init>
    USART1_Init();
 8001056:	f000 fd01 	bl	8001a5c <USART1_Init>
    TIM1_Init();
 800105a:	f000 fd39 	bl	8001ad0 <TIM1_Init>
    ADC1_Init();
 800105e:	f000 fd81 	bl	8001b64 <ADC1_Init>

    // Start the logging timer
    TIM1->CR1 |= TIM_CR1_CEN;
 8001062:	4b47      	ldr	r3, [pc, #284]	; (8001180 <main+0x140>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a46      	ldr	r2, [pc, #280]	; (8001180 <main+0x140>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6013      	str	r3, [r2, #0]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); // Turn off heartbeat
 800106e:	2200      	movs	r2, #0
 8001070:	2120      	movs	r1, #32
 8001072:	4844      	ldr	r0, [pc, #272]	; (8001184 <main+0x144>)
 8001074:	f003 fbc2 	bl	80047fc <HAL_GPIO_WritePin>

    // Blank array to store data from any commands that receive data
    uint8_t readData[32] = {0};
 8001078:	2300      	movs	r3, #0
 800107a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800107e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]
 8001088:	609a      	str	r2, [r3, #8]
 800108a:	60da      	str	r2, [r3, #12]
 800108c:	611a      	str	r2, [r3, #16]
 800108e:	615a      	str	r2, [r3, #20]
 8001090:	619a      	str	r2, [r3, #24]

    uint16_t ctrlStatus = 0;
 8001092:	2300      	movs	r3, #0
 8001094:	f8a7 30e2 	strh.w	r3, [r7, #226]	; 0xe2
    uint16_t cellVolt = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	f8a7 30e0 	strh.w	r3, [r7, #224]	; 0xe0
    uint16_t cellVolts[17] = {0};
 800109e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80010a2:	2222      	movs	r2, #34	; 0x22
 80010a4:	2100      	movs	r1, #0
 80010a6:	4618      	mov	r0, r3
 80010a8:	f005 fe08 	bl	8006cbc <memset>
    int16_t cellGains[16] = {12000, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 11900};
 80010ac:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80010b0:	2220      	movs	r2, #32
 80010b2:	2100      	movs	r1, #0
 80010b4:	4618      	mov	r0, r3
 80010b6:	f005 fe01 	bl	8006cbc <memset>
 80010ba:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 80010be:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 80010c2:	f642 637c 	movw	r3, #11900	; 0x2e7c
 80010c6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    uint32_t MCUTemperature = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    int16_t AFETemperature = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    int16_t temperatures[4] = {0};
 80010d6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
    uint16_t currentRead = 0;
 80010e0:	2300      	movs	r3, #0
 80010e2:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
    uint8_t fetStatus = 0;
 80010e6:	2300      	movs	r3, #0
 80010e8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
    uint8_t cmdAddr = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6

    uint8_t writeData[32] = {0};
 80010f2:	2300      	movs	r3, #0
 80010f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80010f6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80010fa:	2200      	movs	r2, #0
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	605a      	str	r2, [r3, #4]
 8001100:	609a      	str	r2, [r3, #8]
 8001102:	60da      	str	r2, [r3, #12]
 8001104:	611a      	str	r2, [r3, #16]
 8001106:	615a      	str	r2, [r3, #20]
 8001108:	619a      	str	r2, [r3, #24]

    // Read battery status register and manufacturing status register
	DirectCmdRead(0x12, readData, 2);
 800110a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800110e:	2202      	movs	r2, #2
 8001110:	4619      	mov	r1, r3
 8001112:	2012      	movs	r0, #18
 8001114:	f000 fdbe 	bl	8001c94 <DirectCmdRead>
	SubCmdReadData(0x0057, readData, 2);
 8001118:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800111c:	2202      	movs	r2, #2
 800111e:	4619      	mov	r1, r3
 8001120:	2057      	movs	r0, #87	; 0x57
 8001122:	f000 fe91 	bl	8001e48 <SubCmdReadData>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8001126:	2120      	movs	r1, #32
 8001128:	4816      	ldr	r0, [pc, #88]	; (8001184 <main+0x144>)
 800112a:	f003 fb7f 	bl	800482c <HAL_GPIO_TogglePin>
	HAL_Delay(250);
 800112e:	20fa      	movs	r0, #250	; 0xfa
 8001130:	f001 fdbc 	bl	8002cac <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8001134:	2120      	movs	r1, #32
 8001136:	4813      	ldr	r0, [pc, #76]	; (8001184 <main+0x144>)
 8001138:	f003 fb78 	bl	800482c <HAL_GPIO_TogglePin>
	HAL_Delay(750);
 800113c:	f240 20ee 	movw	r0, #750	; 0x2ee
 8001140:	f001 fdb4 	bl	8002cac <HAL_Delay>

	// Disable SLEEP mode and disable FET_TEST mode if already in FET_TEST
	SubCmdNoData(0x009A);
 8001144:	209a      	movs	r0, #154	; 0x9a
 8001146:	f000 fe37 	bl	8001db8 <SubCmdNoData>
	if (!(readData[0] & (1 << 4))) SubCmdNoData(0x0022);
 800114a:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 800114e:	f003 0310 	and.w	r3, r3, #16
 8001152:	2b00      	cmp	r3, #0
 8001154:	d102      	bne.n	800115c <main+0x11c>
 8001156:	2022      	movs	r0, #34	; 0x22
 8001158:	f000 fe2e 	bl	8001db8 <SubCmdNoData>

	// Read battery status register and manufacturing status register
	DirectCmdRead(0x12, readData, 2);
 800115c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001160:	2202      	movs	r2, #2
 8001162:	4619      	mov	r1, r3
 8001164:	2012      	movs	r0, #18
 8001166:	f000 fd95 	bl	8001c94 <DirectCmdRead>
	SubCmdReadData(0x0057, readData, 2);
 800116a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800116e:	2202      	movs	r2, #2
 8001170:	4619      	mov	r1, r3
 8001172:	2057      	movs	r0, #87	; 0x57
 8001174:	f000 fe68 	bl	8001e48 <SubCmdReadData>

	// Enter CONFIG_UPDATE mode
	SubCmdNoData(0x0090);
 8001178:	2090      	movs	r0, #144	; 0x90
 800117a:	f000 fe1d 	bl	8001db8 <SubCmdNoData>
 800117e:	e003      	b.n	8001188 <main+0x148>
 8001180:	40012c00 	.word	0x40012c00
 8001184:	48000400 	.word	0x48000400
	// Wait for Battery Status to confirm transition to CONFIG_UPDATE mode
	do {
		DirectCmdRead(0x12, readData, 2);
 8001188:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800118c:	2202      	movs	r2, #2
 800118e:	4619      	mov	r1, r3
 8001190:	2012      	movs	r0, #18
 8001192:	f000 fd7f 	bl	8001c94 <DirectCmdRead>
	} while (!(readData[0] & 0x01));
 8001196:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d0f2      	beq.n	8001188 <main+0x148>

	/**
	 * Configuration settings registers
	 */
	// Configure TS pins
	writeData[0] = 0x07; // Thermistor temperature, for cell temperature protection
 80011a2:	2307      	movs	r3, #7
 80011a4:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_CONF_TS1_CFG, writeData, 1);
 80011a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011ac:	2201      	movs	r2, #1
 80011ae:	4619      	mov	r1, r3
 80011b0:	f249 20fd 	movw	r0, #37629	; 0x92fd
 80011b4:	f000 fec4 	bl	8001f40 <RAMRegisterWrite>
	RAMRegisterWrite(SET_CONF_TS2_CFG, writeData, 1);
 80011b8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011bc:	2201      	movs	r2, #1
 80011be:	4619      	mov	r1, r3
 80011c0:	f249 20fe 	movw	r0, #37630	; 0x92fe
 80011c4:	f000 febc 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x0F; // Thermistor temperature, for FET temperature protection
 80011c8:	230f      	movs	r3, #15
 80011ca:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_CONF_TS3_CFG, writeData, 1);
 80011ce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011d2:	2201      	movs	r2, #1
 80011d4:	4619      	mov	r1, r3
 80011d6:	f249 20ff 	movw	r0, #37631	; 0x92ff
 80011da:	f000 feb1 	bl	8001f40 <RAMRegisterWrite>
	// Configure ALERT pin
	writeData[0] = 0x2A;
 80011de:	232a      	movs	r3, #42	; 0x2a
 80011e0:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_CONF_ALERT_CFG, writeData, 1);
 80011e4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011e8:	2201      	movs	r2, #1
 80011ea:	4619      	mov	r1, r3
 80011ec:	f249 20fc 	movw	r0, #37628	; 0x92fc
 80011f0:	f000 fea6 	bl	8001f40 <RAMRegisterWrite>
	// Configure DA
	writeData[0] = 0x06;
 80011f4:	2306      	movs	r3, #6
 80011f6:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_CONF_DA_CFG, writeData, 1);
 80011fa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011fe:	2201      	movs	r2, #1
 8001200:	4619      	mov	r1, r3
 8001202:	f249 3003 	movw	r0, #37635	; 0x9303
 8001206:	f000 fe9b 	bl	8001f40 <RAMRegisterWrite>

	/**
	 * Protection settings registers
	 */
	writeData[0] = 0xFC;
 800120a:	23fc      	movs	r3, #252	; 0xfc
 800120c:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_PROT_ENPROT_A, writeData, 1); // Enables SCD, OCD1, OCC, COV, CUV protection
 8001210:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001214:	2201      	movs	r2, #1
 8001216:	4619      	mov	r1, r3
 8001218:	f249 2061 	movw	r0, #37473	; 0x9261
 800121c:	f000 fe90 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0xF7;
 8001220:	23f7      	movs	r3, #247	; 0xf7
 8001222:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_PROT_ENPROT_B, writeData, 1); // Enables OTF, OTINT, OTD, OTC, and all UT protection
 8001226:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800122a:	2201      	movs	r2, #1
 800122c:	4619      	mov	r1, r3
 800122e:	f249 2062 	movw	r0, #37474	; 0x9262
 8001232:	f000 fe85 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x00;
 8001236:	2300      	movs	r3, #0
 8001238:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_PROT_ENPROT_C, writeData, 1); // Disables all special/latch protections
 800123c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001240:	2201      	movs	r2, #1
 8001242:	4619      	mov	r1, r3
 8001244:	f249 2063 	movw	r0, #37475	; 0x9263
 8001248:	f000 fe7a 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x98;
 800124c:	2398      	movs	r3, #152	; 0x98
 800124e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_PROT_CHGFET_PROT_A, writeData, 1); // SCD, OCC, and COV disable CHG FET
 8001252:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001256:	2201      	movs	r2, #1
 8001258:	4619      	mov	r1, r3
 800125a:	f249 2065 	movw	r0, #37477	; 0x9265
 800125e:	f000 fe6f 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0xD4;
 8001262:	23d4      	movs	r3, #212	; 0xd4
 8001264:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_PROT_CHGFET_PROT_B, writeData, 1); // OTF, OTINT, OTC, and UTINT disable CHG FET
 8001268:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800126c:	2201      	movs	r2, #1
 800126e:	4619      	mov	r1, r3
 8001270:	f249 2066 	movw	r0, #37478	; 0x9266
 8001274:	f000 fe64 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x00;
 8001278:	2300      	movs	r3, #0
 800127a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_PROT_CHGFET_PROT_C, writeData, 1); // Type C protections are disabled anyways
 800127e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001282:	2201      	movs	r2, #1
 8001284:	4619      	mov	r1, r3
 8001286:	f249 2067 	movw	r0, #37479	; 0x9267
 800128a:	f000 fe59 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0xE4;
 800128e:	23e4      	movs	r3, #228	; 0xe4
 8001290:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_PROT_DSGFET_PROT_A, writeData, 1); // SCD, OCD1, OCD2, and CUV disable DSG FET
 8001294:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001298:	2201      	movs	r2, #1
 800129a:	4619      	mov	r1, r3
 800129c:	f249 2069 	movw	r0, #37481	; 0x9269
 80012a0:	f000 fe4e 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0xE4;
 80012a4:	23e4      	movs	r3, #228	; 0xe4
 80012a6:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_PROT_DSGFET_PROT_B, writeData, 1); // OTF, OTINT, OTD, and UTINT disable DSG FET
 80012aa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012ae:	2201      	movs	r2, #1
 80012b0:	4619      	mov	r1, r3
 80012b2:	f249 206a 	movw	r0, #37482	; 0x926a
 80012b6:	f000 fe43 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x00;
 80012ba:	2300      	movs	r3, #0
 80012bc:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_PROT_DSGFET_PROT_C, writeData, 1); // Type C protections are disabled anyways
 80012c0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012c4:	2201      	movs	r2, #1
 80012c6:	4619      	mov	r1, r3
 80012c8:	f249 206b 	movw	r0, #37483	; 0x926b
 80012cc:	f000 fe38 	bl	8001f40 <RAMRegisterWrite>

	/**
	 * FET settings registers
	 */
	// Enable PDSG, disable body diode protection, enable CHG FET in SLEEP
	writeData[0] = 0x1E;
 80012d0:	231e      	movs	r3, #30
 80012d2:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_FET_OPTIONS, writeData, 1);
 80012d6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012da:	2201      	movs	r2, #1
 80012dc:	4619      	mov	r1, r3
 80012de:	f249 3008 	movw	r0, #37640	; 0x9308
 80012e2:	f000 fe2d 	bl	8001f40 <RAMRegisterWrite>
	format_uint16(writeData, 0x06A4);
 80012e6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012ea:	f240 61a4 	movw	r1, #1700	; 0x6a4
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff fe28 	bl	8000f44 <format_uint16>
	RAMRegisterWrite(SET_FET_PCHG_STRT_V, writeData, 2); // Min. cell voltage below 1700mV activates PCHG mode
 80012f4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80012f8:	2202      	movs	r2, #2
 80012fa:	4619      	mov	r1, r3
 80012fc:	f249 300a 	movw	r0, #37642	; 0x930a
 8001300:	f000 fe1e 	bl	8001f40 <RAMRegisterWrite>
	format_uint16(writeData, 0x06D6);
 8001304:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001308:	f240 61d6 	movw	r1, #1750	; 0x6d6
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fe19 	bl	8000f44 <format_uint16>
	RAMRegisterWrite(SET_FET_PCHG_STP_V, writeData, 2); // Min. cell voltage above 1750mV deactivates PCHG mode
 8001312:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001316:	2202      	movs	r2, #2
 8001318:	4619      	mov	r1, r3
 800131a:	f249 300c 	movw	r0, #37644	; 0x930c
 800131e:	f000 fe0f 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x64;
 8001322:	2364      	movs	r3, #100	; 0x64
 8001324:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_FET_PDSG_TO, writeData, 1); // PDSG timeout after 1000ms, enables DSG FET after
 8001328:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800132c:	2201      	movs	r2, #1
 800132e:	4619      	mov	r1, r3
 8001330:	f249 300e 	movw	r0, #37646	; 0x930e
 8001334:	f000 fe04 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x64;
 8001338:	2364      	movs	r3, #100	; 0x64
 800133a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_FET_PDSG_STP_DLT, writeData, 1); // Exit PDSG and enable DSG FET when LD equals VBAT+ minus 1000mV
 800133e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001342:	2201      	movs	r2, #1
 8001344:	4619      	mov	r1, r3
 8001346:	f249 300f 	movw	r0, #37647	; 0x930f
 800134a:	f000 fdf9 	bl	8001f40 <RAMRegisterWrite>

	/**
	 * Misc. settings
	 */
	// Setting MFG Status Init to disable FET Test commands
	format_uint16(writeData, 0x0050);
 800134e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001352:	2150      	movs	r1, #80	; 0x50
 8001354:	4618      	mov	r0, r3
 8001356:	f7ff fdf5 	bl	8000f44 <format_uint16>
	RAMRegisterWrite(SET_MFG_STATUS_INIT, writeData, 2);
 800135a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800135e:	2202      	movs	r2, #2
 8001360:	4619      	mov	r1, r3
 8001362:	f249 3033 	movw	r0, #37683	; 0x9333
 8001366:	f000 fdeb 	bl	8001f40 <RAMRegisterWrite>
	// Setting DSG threshold to 100mA and CHG threshold to 50mA
	format_uint16(writeData, 0x000A);
 800136a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800136e:	210a      	movs	r1, #10
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fde7 	bl	8000f44 <format_uint16>
	RAMRegisterWrite(SET_CURRTH_DSG_CURRTH, writeData, 2);
 8001376:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800137a:	2202      	movs	r2, #2
 800137c:	4619      	mov	r1, r3
 800137e:	f249 3010 	movw	r0, #37648	; 0x9310
 8001382:	f000 fddd 	bl	8001f40 <RAMRegisterWrite>
	format_uint16(writeData, 0x0005);
 8001386:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800138a:	2105      	movs	r1, #5
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff fdd9 	bl	8000f44 <format_uint16>
	RAMRegisterWrite(SET_CURRTH_CHG_CURRTH, writeData, 2);
 8001392:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001396:	2202      	movs	r2, #2
 8001398:	4619      	mov	r1, r3
 800139a:	f249 3012 	movw	r0, #37650	; 0x9312
 800139e:	f000 fdcf 	bl	8001f40 <RAMRegisterWrite>

	/**
	 * Cell balancing settings registers
	 */
	writeData[0] = 0x0F;
 80013a2:	230f      	movs	r3, #15
 80013a4:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_CLBCFG_CONFIG, writeData, 1); // Exits SLEEP to perform balancing, allow balancing while charging and in relax mode
 80013a8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013ac:	2201      	movs	r2, #1
 80013ae:	4619      	mov	r1, r3
 80013b0:	f249 3035 	movw	r0, #37685	; 0x9335
 80013b4:	f000 fdc4 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x0A;
 80013b8:	230a      	movs	r3, #10
 80013ba:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_CLBCFG_CB_INTRVL, writeData, 1); // Recalculates which cells to balance every 10 seconds
 80013be:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013c2:	2201      	movs	r2, #1
 80013c4:	4619      	mov	r1, r3
 80013c6:	f249 3039 	movw	r0, #37689	; 0x9339
 80013ca:	f000 fdb9 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x08;
 80013ce:	2308      	movs	r3, #8
 80013d0:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_CLBCFG_CB_MAX_CLS, writeData, 1); // Allows up to 8 cells to be balanced at once
 80013d4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013d8:	2201      	movs	r2, #1
 80013da:	4619      	mov	r1, r3
 80013dc:	f249 303a 	movw	r0, #37690	; 0x933a
 80013e0:	f000 fdae 	bl	8001f40 <RAMRegisterWrite>
	// Min. cell voltage must be at least 2500mV for cell balancing to occur while charging or in relax mode
	format_uint16(writeData, 0x09C4);
 80013e4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013e8:	f640 11c4 	movw	r1, #2500	; 0x9c4
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff fda9 	bl	8000f44 <format_uint16>
	RAMRegisterWrite(SET_CLBCFG_CHG_MIN_V, writeData, 2);
 80013f2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013f6:	2202      	movs	r2, #2
 80013f8:	4619      	mov	r1, r3
 80013fa:	f249 303b 	movw	r0, #37691	; 0x933b
 80013fe:	f000 fd9f 	bl	8001f40 <RAMRegisterWrite>
	RAMRegisterWrite(SET_CLBCFG_RLX_MIN_V, writeData, 2);
 8001402:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001406:	2202      	movs	r2, #2
 8001408:	4619      	mov	r1, r3
 800140a:	f249 303f 	movw	r0, #37695	; 0x933f
 800140e:	f000 fd97 	bl	8001f40 <RAMRegisterWrite>

	/**
	 * Power registers
	 */
	format_uint16(writeData, 0x0960);
 8001412:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001416:	f44f 6116 	mov.w	r1, #2400	; 0x960
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff fd92 	bl	8000f44 <format_uint16>
	RAMRegisterWrite(PWR_SHDN_BATT_V, writeData, 2); // If pack voltage falls below 24000mV, AFE enters SHUTDOWN mode
 8001420:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001424:	2202      	movs	r2, #2
 8001426:	4619      	mov	r1, r3
 8001428:	f249 2041 	movw	r0, #37441	; 0x9241
 800142c:	f000 fd88 	bl	8001f40 <RAMRegisterWrite>
	format_uint16(writeData, 0x000A);
 8001430:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001434:	210a      	movs	r1, #10
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff fd84 	bl	8000f44 <format_uint16>
	RAMRegisterWrite(PWR_SLP_CURR, writeData, 2); // Current above 10mA will cause device to exit SLEEP mode
 800143c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001440:	2202      	movs	r2, #2
 8001442:	4619      	mov	r1, r3
 8001444:	f249 2048 	movw	r0, #37448	; 0x9248
 8001448:	f000 fd7a 	bl	8001f40 <RAMRegisterWrite>
	format_uint16(writeData, 0x0960);
 800144c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001450:	f44f 6116 	mov.w	r1, #2400	; 0x960
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fd75 	bl	8000f44 <format_uint16>
	RAMRegisterWrite(PWR_SLP_CHG_V_THLD, writeData, 2); // If pack voltage falls below 24000mV, SLEEP mode is blocked when charger detected
 800145a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800145e:	2202      	movs	r2, #2
 8001460:	4619      	mov	r1, r3
 8001462:	f249 204e 	movw	r0, #37454	; 0x924e
 8001466:	f000 fd6b 	bl	8001f40 <RAMRegisterWrite>

	/**
	 * Protections registers
	 */
	writeData[0] = 0x23;
 800146a:	2323      	movs	r3, #35	; 0x23
 800146c:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(PROT_CUV_THLD, writeData, 1); // CUV triggered at 1.771V, cleared above 1.8732V
 8001470:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001474:	2201      	movs	r2, #1
 8001476:	4619      	mov	r1, r3
 8001478:	f249 2075 	movw	r0, #37493	; 0x9275
 800147c:	f000 fd60 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x35;
 8001480:	2335      	movs	r3, #53	; 0x35
 8001482:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(PROT_COV_THLD, writeData, 1); // COV triggered at 2.7324V, cleared below 2.6312V
 8001486:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800148a:	2201      	movs	r2, #1
 800148c:	4619      	mov	r1, r3
 800148e:	f249 2078 	movw	r0, #37496	; 0x9278
 8001492:	f000 fd55 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x08;
 8001496:	2308      	movs	r3, #8
 8001498:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(PROT_OCC_THLD, writeData, 1); // OCC triggered at 16A
 800149c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014a0:	2201      	movs	r2, #1
 80014a2:	4619      	mov	r1, r3
 80014a4:	f249 2080 	movw	r0, #37504	; 0x9280
 80014a8:	f000 fd4a 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x15;
 80014ac:	2315      	movs	r3, #21
 80014ae:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(PROT_OCD1_THLD, writeData, 1); // OCD1 triggered at 42A
 80014b2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014b6:	2201      	movs	r2, #1
 80014b8:	4619      	mov	r1, r3
 80014ba:	f249 2082 	movw	r0, #37506	; 0x9282
 80014be:	f000 fd3f 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x64;
 80014c2:	2364      	movs	r3, #100	; 0x64
 80014c4:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(PROT_OCD1_DLY, writeData, 1); // OCD1 triggered after 340ms delay
 80014c8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014cc:	2201      	movs	r2, #1
 80014ce:	4619      	mov	r1, r3
 80014d0:	f249 2083 	movw	r0, #37507	; 0x9283
 80014d4:	f000 fd34 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x19;
 80014d8:	2319      	movs	r3, #25
 80014da:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(PROT_OCD2_THLD, writeData, 1); // OCD2 triggered at 50A
 80014de:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014e2:	2201      	movs	r2, #1
 80014e4:	4619      	mov	r1, r3
 80014e6:	f249 2084 	movw	r0, #37508	; 0x9284
 80014ea:	f000 fd29 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x1C;
 80014ee:	231c      	movs	r3, #28
 80014f0:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(PROT_OCD2_DLY, writeData, 1); // OCD2 triggered after 100ms delay
 80014f4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014f8:	2201      	movs	r2, #1
 80014fa:	4619      	mov	r1, r3
 80014fc:	f249 2085 	movw	r0, #37509	; 0x9285
 8001500:	f000 fd1e 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0x03;
 8001504:	2303      	movs	r3, #3
 8001506:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(PROT_SCD_THLD, writeData, 1); // SCD triggered at 60A
 800150a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800150e:	2201      	movs	r2, #1
 8001510:	4619      	mov	r1, r3
 8001512:	f249 2086 	movw	r0, #37510	; 0x9286
 8001516:	f000 fd13 	bl	8001f40 <RAMRegisterWrite>
	RAMRegisterWrite(PROT_SCD_DLY, writeData, 1); // SCD triggered after 30µs delay
 800151a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800151e:	2201      	movs	r2, #1
 8001520:	4619      	mov	r1, r3
 8001522:	f249 2087 	movw	r0, #37511	; 0x9287
 8001526:	f000 fd0b 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0xEC;
 800152a:	23ec      	movs	r3, #236	; 0xec
 800152c:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(PROT_UTD_THLD, writeData, 1); // UTD triggered at -20ºC
 8001530:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001534:	2201      	movs	r2, #1
 8001536:	4619      	mov	r1, r3
 8001538:	f249 20a9 	movw	r0, #37545	; 0x92a9
 800153c:	f000 fd00 	bl	8001f40 <RAMRegisterWrite>
	RAMRegisterWrite(PROT_UTC_THLD, writeData, 1); // UTC triggered at -20ºC
 8001540:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001544:	2201      	movs	r2, #1
 8001546:	4619      	mov	r1, r3
 8001548:	f249 20a6 	movw	r0, #37542	; 0x92a6
 800154c:	f000 fcf8 	bl	8001f40 <RAMRegisterWrite>
	writeData[0] = 0xF1;
 8001550:	23f1      	movs	r3, #241	; 0xf1
 8001552:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(PROT_UTD_RCVR, writeData, 1); // UTD cleared above -15ºC
 8001556:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800155a:	2201      	movs	r2, #1
 800155c:	4619      	mov	r1, r3
 800155e:	f249 20ab 	movw	r0, #37547	; 0x92ab
 8001562:	f000 fced 	bl	8001f40 <RAMRegisterWrite>
	RAMRegisterWrite(PROT_UTC_RCVR, writeData, 1); // UTC cleared above -15ºC
 8001566:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800156a:	2201      	movs	r2, #1
 800156c:	4619      	mov	r1, r3
 800156e:	f249 20a8 	movw	r0, #37544	; 0x92a8
 8001572:	f000 fce5 	bl	8001f40 <RAMRegisterWrite>

	/**
	 * Set calibration gain values for all cell voltages
	 */
	for (int i = 0; i < 16; i++) {
 8001576:	2300      	movs	r3, #0
 8001578:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800157c:	e020      	b.n	80015c0 <main+0x580>
		format_int16(writeData, cellGains[i]);
 800157e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001582:	005b      	lsls	r3, r3, #1
 8001584:	33f0      	adds	r3, #240	; 0xf0
 8001586:	443b      	add	r3, r7
 8001588:	f933 3c80 	ldrsh.w	r3, [r3, #-128]
 800158c:	461a      	mov	r2, r3
 800158e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001592:	4611      	mov	r1, r2
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff fcec 	bl	8000f72 <format_int16>
		RAMRegisterWrite(CAL_GAIN_CL1 + i*2, writeData, 2);
 800159a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800159e:	f503 4391 	add.w	r3, r3, #18560	; 0x4880
 80015a2:	3340      	adds	r3, #64	; 0x40
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	b29b      	uxth	r3, r3
 80015aa:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80015ae:	2202      	movs	r2, #2
 80015b0:	4618      	mov	r0, r3
 80015b2:	f000 fcc5 	bl	8001f40 <RAMRegisterWrite>
	for (int i = 0; i < 16; i++) {
 80015b6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80015ba:	3301      	adds	r3, #1
 80015bc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80015c0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80015c4:	2b0f      	cmp	r3, #15
 80015c6:	ddda      	ble.n	800157e <main+0x53e>
	}

	// Exit CONFIG_UPDATE mode, disable SLEEP mode, read manufacturing status register again
	SubCmdNoData(0x0092);
 80015c8:	2092      	movs	r0, #146	; 0x92
 80015ca:	f000 fbf5 	bl	8001db8 <SubCmdNoData>
	SubCmdNoData(0x009A);
 80015ce:	209a      	movs	r0, #154	; 0x9a
 80015d0:	f000 fbf2 	bl	8001db8 <SubCmdNoData>
	SubCmdReadData(0x0057, readData, 2);
 80015d4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80015d8:	2202      	movs	r2, #2
 80015da:	4619      	mov	r1, r3
 80015dc:	2057      	movs	r0, #87	; 0x57
 80015de:	f000 fc33 	bl	8001e48 <SubCmdReadData>
	// Read battery status register
	DirectCmdRead(0x12, readData, 2);
 80015e2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80015e6:	2202      	movs	r2, #2
 80015e8:	4619      	mov	r1, r3
 80015ea:	2012      	movs	r0, #18
 80015ec:	f000 fb52 	bl	8001c94 <DirectCmdRead>

	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80015f0:	2120      	movs	r1, #32
 80015f2:	4888      	ldr	r0, [pc, #544]	; (8001814 <main+0x7d4>)
 80015f4:	f003 f91a 	bl	800482c <HAL_GPIO_TogglePin>
	HAL_Delay(250);
 80015f8:	20fa      	movs	r0, #250	; 0xfa
 80015fa:	f001 fb57 	bl	8002cac <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80015fe:	2120      	movs	r1, #32
 8001600:	4884      	ldr	r0, [pc, #528]	; (8001814 <main+0x7d4>)
 8001602:	f003 f913 	bl	800482c <HAL_GPIO_TogglePin>
	HAL_Delay(750);
 8001606:	f240 20ee 	movw	r0, #750	; 0x2ee
 800160a:	f001 fb4f 	bl	8002cac <HAL_Delay>

	// Clear bits in the alarm registers
	writeData[0] = 0xFF;
 800160e:	23ff      	movs	r3, #255	; 0xff
 8001610:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	writeData[1] = 0xFE;
 8001614:	23fe      	movs	r3, #254	; 0xfe
 8001616:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
	DirectCmdWrite(0xE2, writeData, 2);
 800161a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800161e:	2202      	movs	r2, #2
 8001620:	4619      	mov	r1, r3
 8001622:	20e2      	movs	r0, #226	; 0xe2
 8001624:	f000 fb80 	bl	8001d28 <DirectCmdWrite>
    	// Read the control status register
//    	DirectCmdRead(0x02, readData, 2);
//    	ctrlStatus = (readData[0]) + (readData[1] << 8);

    	// Check if flag to log data was raised
    	if (logDataFlag) {
 8001628:	4b7b      	ldr	r3, [pc, #492]	; (8001818 <main+0x7d8>)
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	f000 8097 	beq.w	8001760 <main+0x720>
    		logDataFlag = false; // Clear the flag
 8001632:	4b79      	ldr	r3, [pc, #484]	; (8001818 <main+0x7d8>)
 8001634:	2200      	movs	r2, #0
 8001636:	701a      	strb	r2, [r3, #0]
    		//TODO: Only read measurements if FULLSCAN bit of Alarm Status is set, then clear bit after reading measurements
    		// Read the cell voltage for all 16 cells and then the pack voltage
			for (int i = 0; i < 17; i++) {
 8001638:	2300      	movs	r3, #0
 800163a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800163e:	e027      	b.n	8001690 <main+0x650>
				cmdAddr = 0x14 + 2*i;
 8001640:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001644:	330a      	adds	r3, #10
 8001646:	b2db      	uxtb	r3, r3
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
				DirectCmdRead(cmdAddr, readData, 2);
 800164e:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 8001652:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 8001656:	2202      	movs	r2, #2
 8001658:	4618      	mov	r0, r3
 800165a:	f000 fb1b 	bl	8001c94 <DirectCmdRead>
				// Combine the 2 8-bit cell voltage bytes into a single 16-byte variable
				cellVolt = (readData[0]) + (readData[1] << 8);
 800165e:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 8001662:	b29a      	uxth	r2, r3
 8001664:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 8001668:	b29b      	uxth	r3, r3
 800166a:	021b      	lsls	r3, r3, #8
 800166c:	b29b      	uxth	r3, r3
 800166e:	4413      	add	r3, r2
 8001670:	f8a7 30e0 	strh.w	r3, [r7, #224]	; 0xe0
				cellVolts[i] = cellVolt;
 8001674:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	33f0      	adds	r3, #240	; 0xf0
 800167c:	443b      	add	r3, r7
 800167e:	f8b7 20e0 	ldrh.w	r2, [r7, #224]	; 0xe0
 8001682:	f823 2c60 	strh.w	r2, [r3, #-96]
			for (int i = 0; i < 17; i++) {
 8001686:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800168a:	3301      	adds	r3, #1
 800168c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001690:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8001694:	2b10      	cmp	r3, #16
 8001696:	ddd3      	ble.n	8001640 <main+0x600>
			}

			// Read the AFETemperature measured at TS1-3
			for (int i = 0; i < 3; i++) {
 8001698:	2300      	movs	r3, #0
 800169a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800169e:	e028      	b.n	80016f2 <main+0x6b2>
				cmdAddr = 0x70 + 2*i;
 80016a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80016a4:	3338      	adds	r3, #56	; 0x38
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	f887 30d6 	strb.w	r3, [r7, #214]	; 0xd6
				DirectCmdRead(cmdAddr, readData, 2);
 80016ae:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 80016b2:	f897 30d6 	ldrb.w	r3, [r7, #214]	; 0xd6
 80016b6:	2202      	movs	r2, #2
 80016b8:	4618      	mov	r0, r3
 80016ba:	f000 faeb 	bl	8001c94 <DirectCmdRead>
				AFETemperature = (readData[0]) + (readData[1] << 8);
 80016be:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	021b      	lsls	r3, r3, #8
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	4413      	add	r3, r2
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
				temperatures[i] = AFETemperature;
 80016d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80016da:	005b      	lsls	r3, r3, #1
 80016dc:	33f0      	adds	r3, #240	; 0xf0
 80016de:	443b      	add	r3, r7
 80016e0:	f8b7 20da 	ldrh.w	r2, [r7, #218]	; 0xda
 80016e4:	f823 2c88 	strh.w	r2, [r3, #-136]
			for (int i = 0; i < 3; i++) {
 80016e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80016ec:	3301      	adds	r3, #1
 80016ee:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80016f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	ddd2      	ble.n	80016a0 <main+0x660>
			}
			// Calculate temperature measured by MCU's ADC
			MCUTemperature = T4_Acquire();
 80016fa:	f000 ffc5 	bl	8002688 <T4_Acquire>
 80016fe:	4603      	mov	r3, r0
 8001700:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
			temperatures[3] = MCUTemperature;
 8001704:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001708:	b21b      	sxth	r3, r3
 800170a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

			TransmitCellVoltages(cellVolts, 17);
 800170e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001712:	2111      	movs	r1, #17
 8001714:	4618      	mov	r0, r3
 8001716:	f000 fd67 	bl	80021e8 <TransmitCellVoltages>
			TransmitTemperatures(temperatures, 4);
 800171a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800171e:	2104      	movs	r1, #4
 8001720:	4618      	mov	r0, r3
 8001722:	f000 fdcd 	bl	80022c0 <TransmitTemperatures>

			// Read the CC2 current and FET status
			DirectCmdRead(0x3A, readData, 2);
 8001726:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800172a:	2202      	movs	r2, #2
 800172c:	4619      	mov	r1, r3
 800172e:	203a      	movs	r0, #58	; 0x3a
 8001730:	f000 fab0 	bl	8001c94 <DirectCmdRead>
			currentRead = (readData[0]) + (readData[1] << 8);
 8001734:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 8001738:	b29a      	uxth	r2, r3
 800173a:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 800173e:	b29b      	uxth	r3, r3
 8001740:	021b      	lsls	r3, r3, #8
 8001742:	b29b      	uxth	r3, r3
 8001744:	4413      	add	r3, r2
 8001746:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
			DirectCmdRead(0x7F, readData, 1);
 800174a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800174e:	2201      	movs	r2, #1
 8001750:	4619      	mov	r1, r3
 8001752:	207f      	movs	r0, #127	; 0x7f
 8001754:	f000 fa9e 	bl	8001c94 <DirectCmdRead>
			fetStatus = readData[0];
 8001758:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 800175c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
    	}

    	// Check if flag indicating a fault occurred was raised
    	// TODO: Instead of relying on the ALERT pin, just poll the SSBC and SSA bits of Alarm Status
    	if (logAlertsFlag) {
 8001760:	4b2e      	ldr	r3, [pc, #184]	; (800181c <main+0x7dc>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b00      	cmp	r3, #0
 8001766:	f43f af5f 	beq.w	8001628 <main+0x5e8>
    		logAlertsFlag = false;
 800176a:	4b2c      	ldr	r3, [pc, #176]	; (800181c <main+0x7dc>)
 800176c:	2200      	movs	r2, #0
 800176e:	701a      	strb	r2, [r3, #0]
			// Read the Alarm Status register to figure out what's causing the alert
    		DirectCmdRead(0x62, readData, 2);
 8001770:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001774:	2202      	movs	r2, #2
 8001776:	4619      	mov	r1, r3
 8001778:	2062      	movs	r0, #98	; 0x62
 800177a:	f000 fa8b 	bl	8001c94 <DirectCmdRead>
    		writeData[0] = 0x00;
 800177e:	2300      	movs	r3, #0
 8001780:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
    		writeData[1] = 0x00;
 8001784:	2300      	movs	r3, #0
 8001786:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
    		// Check each bit and determine where to look for the cause of the alert
    		// Safety status B/C
    		if (readData[1] & (1 << 7)) {
 800178a:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 800178e:	b25b      	sxtb	r3, r3
 8001790:	2b00      	cmp	r3, #0
 8001792:	da08      	bge.n	80017a6 <main+0x766>
    			TransmitSafetyStatusB();
 8001794:	f000 fec6 	bl	8002524 <TransmitSafetyStatusB>
    			// No need to check safety status C as no protections there are enabled
    			writeData[1] |= (1 << 7);
 8001798:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800179c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
    		}
    		// Safety status A
    		if (readData[1] & (1 << 6)) {
 80017a6:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 80017aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d008      	beq.n	80017c4 <main+0x784>
    			TransmitSafetyStatusA();
 80017b2:	f000 fe31 	bl	8002418 <TransmitSafetyStatusA>
    			writeData[1] |= (1 << 6);
 80017b6:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80017ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
    		}
    		// Permanent failure
    		if (readData[1] & (1 << 5)) {
 80017c4:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 80017c8:	f003 0320 	and.w	r3, r3, #32
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d012      	beq.n	80017f6 <main+0x7b6>
    			// If there's a permanent failure, continuously transmit a distress signal
    			uint8_t msg[] = "Permanent failure! All BMS operations halted, requesting attention...";
 80017d0:	4a13      	ldr	r2, [pc, #76]	; (8001820 <main+0x7e0>)
 80017d2:	463b      	mov	r3, r7
 80017d4:	4611      	mov	r1, r2
 80017d6:	2246      	movs	r2, #70	; 0x46
 80017d8:	4618      	mov	r0, r3
 80017da:	f005 fab7 	bl	8006d4c <memcpy>
    			while (1) {
    				HAL_Delay(10000);
 80017de:	f242 7010 	movw	r0, #10000	; 0x2710
 80017e2:	f001 fa63 	bl	8002cac <HAL_Delay>
    				HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 80017e6:	4639      	mov	r1, r7
 80017e8:	f04f 33ff 	mov.w	r3, #4294967295
 80017ec:	2245      	movs	r2, #69	; 0x45
 80017ee:	480d      	ldr	r0, [pc, #52]	; (8001824 <main+0x7e4>)
 80017f0:	f004 fd36 	bl	8006260 <HAL_UART_Transmit>
    				HAL_Delay(10000);
 80017f4:	e7f3      	b.n	80017de <main+0x79e>
    			}
    		}
    		// Clear the bits for the received safety statuses, as well as the masked safety alerts
    		writeData[1] |= 0x18;
 80017f6:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80017fa:	f043 0318 	orr.w	r3, r3, #24
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
//    		writeData[0] = 0xFF;
//    		writeData[1] = 0xFE;
    		DirectCmdWrite(0xE2, writeData, 2);
 8001804:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001808:	2202      	movs	r2, #2
 800180a:	4619      	mov	r1, r3
 800180c:	20e2      	movs	r0, #226	; 0xe2
 800180e:	f000 fa8b 	bl	8001d28 <DirectCmdWrite>
    	if (logDataFlag) {
 8001812:	e709      	b.n	8001628 <main+0x5e8>
 8001814:	48000400 	.word	0x48000400
 8001818:	200001c8 	.word	0x200001c8
 800181c:	200001c9 	.word	0x200001c9
 8001820:	08007a0c 	.word	0x08007a0c
 8001824:	200000dc 	.word	0x200000dc

08001828 <SystemClock_Config>:
}

/**
 * Configures the clocks for the STM32
 */
void SystemClock_Config(void) {
 8001828:	b580      	push	{r7, lr}
 800182a:	b096      	sub	sp, #88	; 0x58
 800182c:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800182e:	f107 0314 	add.w	r3, r7, #20
 8001832:	2244      	movs	r2, #68	; 0x44
 8001834:	2100      	movs	r1, #0
 8001836:	4618      	mov	r0, r3
 8001838:	f005 fa40 	bl	8006cbc <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800183c:	463b      	mov	r3, r7
 800183e:	2200      	movs	r2, #0
 8001840:	601a      	str	r2, [r3, #0]
 8001842:	605a      	str	r2, [r3, #4]
 8001844:	609a      	str	r2, [r3, #8]
 8001846:	60da      	str	r2, [r3, #12]
 8001848:	611a      	str	r2, [r3, #16]

    // Configure the main internal regulator output voltage
    HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800184a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800184e:	f003 f82d 	bl	80048ac <HAL_PWREx_ControlVoltageScaling>

    // Initializes the RCC Oscillators according to the specified parameters
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001852:	2310      	movs	r3, #16
 8001854:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001856:	2301      	movs	r3, #1
 8001858:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800185a:	2300      	movs	r3, #0
 800185c:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800185e:	2360      	movs	r3, #96	; 0x60
 8001860:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001862:	2300      	movs	r3, #0
 8001864:	643b      	str	r3, [r7, #64]	; 0x40
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	4618      	mov	r0, r3
 800186c:	f003 f874 	bl	8004958 <HAL_RCC_OscConfig>

    // Initializes the CPU, AHB and APB buses clocks
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001870:	230f      	movs	r3, #15
 8001872:	603b      	str	r3, [r7, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001874:	2300      	movs	r3, #0
 8001876:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001878:	2300      	movs	r3, #0
 800187a:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800187c:	2300      	movs	r3, #0
 800187e:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001880:	2300      	movs	r3, #0
 8001882:	613b      	str	r3, [r7, #16]

    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 8001884:	463b      	mov	r3, r7
 8001886:	2100      	movs	r1, #0
 8001888:	4618      	mov	r0, r3
 800188a:	f003 fcc7 	bl	800521c <HAL_RCC_ClockConfig>
}
 800188e:	bf00      	nop
 8001890:	3758      	adds	r7, #88	; 0x58
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
	...

08001898 <GPIO_Init>:

/**
 * Initializes all GPIO pins
 */
void GPIO_Init(void) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b088      	sub	sp, #32
 800189c:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189e:	4b49      	ldr	r3, [pc, #292]	; (80019c4 <GPIO_Init+0x12c>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a2:	4a48      	ldr	r2, [pc, #288]	; (80019c4 <GPIO_Init+0x12c>)
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018aa:	4b46      	ldr	r3, [pc, #280]	; (80019c4 <GPIO_Init+0x12c>)
 80018ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b6:	4b43      	ldr	r3, [pc, #268]	; (80019c4 <GPIO_Init+0x12c>)
 80018b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ba:	4a42      	ldr	r2, [pc, #264]	; (80019c4 <GPIO_Init+0x12c>)
 80018bc:	f043 0302 	orr.w	r3, r3, #2
 80018c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018c2:	4b40      	ldr	r3, [pc, #256]	; (80019c4 <GPIO_Init+0x12c>)
 80018c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	607b      	str	r3, [r7, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ce:	4b3d      	ldr	r3, [pc, #244]	; (80019c4 <GPIO_Init+0x12c>)
 80018d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018d2:	4a3c      	ldr	r2, [pc, #240]	; (80019c4 <GPIO_Init+0x12c>)
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	6613      	str	r3, [r2, #96]	; 0x60
 80018da:	4b3a      	ldr	r3, [pc, #232]	; (80019c4 <GPIO_Init+0x12c>)
 80018dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	603b      	str	r3, [r7, #0]
 80018e4:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e6:	f107 030c 	add.w	r3, r7, #12
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	60da      	str	r2, [r3, #12]
 80018f4:	611a      	str	r2, [r3, #16]

    // Configure PB0 as SPI1_NSS (software controlled, open-drain)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018f6:	2301      	movs	r3, #1
 80018f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80018fa:	2311      	movs	r3, #17
 80018fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001902:	2302      	movs	r3, #2
 8001904:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001906:	f107 030c 	add.w	r3, r7, #12
 800190a:	4619      	mov	r1, r3
 800190c:	482e      	ldr	r0, [pc, #184]	; (80019c8 <GPIO_Init+0x130>)
 800190e:	f002 fe03 	bl	8004518 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // Set NSS high
 8001912:	2201      	movs	r2, #1
 8001914:	2101      	movs	r1, #1
 8001916:	482c      	ldr	r0, [pc, #176]	; (80019c8 <GPIO_Init+0x130>)
 8001918:	f002 ff70 	bl	80047fc <HAL_GPIO_WritePin>

    // Configure PB5 as a GPIO (push-pull, no pull-up)
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 800191c:	2320      	movs	r3, #32
 800191e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001920:	2301      	movs	r3, #1
 8001922:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001928:	2300      	movs	r3, #0
 800192a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800192c:	f107 030c 	add.w	r3, r7, #12
 8001930:	4619      	mov	r1, r3
 8001932:	4825      	ldr	r0, [pc, #148]	; (80019c8 <GPIO_Init+0x130>)
 8001934:	f002 fdf0 	bl	8004518 <HAL_GPIO_Init>

    // Configure PA5 (SPI1_SCK), PA6 (SPI1_MISO), PA7 (SPI1_MOSI)
    GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 8001938:	23e0      	movs	r3, #224	; 0xe0
 800193a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193c:	2302      	movs	r3, #2
 800193e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001944:	2302      	movs	r3, #2
 8001946:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001948:	2305      	movs	r3, #5
 800194a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194c:	f107 030c 	add.w	r3, r7, #12
 8001950:	4619      	mov	r1, r3
 8001952:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001956:	f002 fddf 	bl	8004518 <HAL_GPIO_Init>

    // Configure PB6 (UART_TX), PB7 (UART_RX)
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 800195a:	23c0      	movs	r3, #192	; 0xc0
 800195c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195e:	2302      	movs	r3, #2
 8001960:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001966:	2302      	movs	r3, #2
 8001968:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1; // Alternate function for USART1
 800196a:	2307      	movs	r3, #7
 800196c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800196e:	f107 030c 	add.w	r3, r7, #12
 8001972:	4619      	mov	r1, r3
 8001974:	4814      	ldr	r0, [pc, #80]	; (80019c8 <GPIO_Init+0x130>)
 8001976:	f002 fdcf 	bl	8004518 <HAL_GPIO_Init>

	// Configure PA4 (AFE ALERT pin) as an external interrupt
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 800197a:	2310      	movs	r3, #16
 800197c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800197e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001982:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	4619      	mov	r1, r3
 800198e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001992:	f002 fdc1 	bl	8004518 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001996:	2200      	movs	r2, #0
 8001998:	2100      	movs	r1, #0
 800199a:	200a      	movs	r0, #10
 800199c:	f002 fd85 	bl	80044aa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80019a0:	200a      	movs	r0, #10
 80019a2:	f002 fd9e 	bl	80044e2 <HAL_NVIC_EnableIRQ>

	// Configure PA1 (T4 pin) as an analog input
	GPIO_InitStruct.Pin = GPIO_PIN_1;
 80019a6:	2302      	movs	r3, #2
 80019a8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019aa:	2303      	movs	r3, #3
 80019ac:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ae:	f107 030c 	add.w	r3, r7, #12
 80019b2:	4619      	mov	r1, r3
 80019b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019b8:	f002 fdae 	bl	8004518 <HAL_GPIO_Init>
}
 80019bc:	bf00      	nop
 80019be:	3720      	adds	r7, #32
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	40021000 	.word	0x40021000
 80019c8:	48000400 	.word	0x48000400

080019cc <SPI1_Init>:

// Initializes the SPI1 peripheral in master mode
void SPI1_Init(void) {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b082      	sub	sp, #8
 80019d0:	af00      	add	r7, sp, #0
    // Enable SPI1 clock
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019d2:	4b1f      	ldr	r3, [pc, #124]	; (8001a50 <SPI1_Init+0x84>)
 80019d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019d6:	4a1e      	ldr	r2, [pc, #120]	; (8001a50 <SPI1_Init+0x84>)
 80019d8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019dc:	6613      	str	r3, [r2, #96]	; 0x60
 80019de:	4b1c      	ldr	r3, [pc, #112]	; (8001a50 <SPI1_Init+0x84>)
 80019e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019e6:	607b      	str	r3, [r7, #4]
 80019e8:	687b      	ldr	r3, [r7, #4]

    // Configure SPI1
    hspi1.Instance = SPI1;
 80019ea:	4b1a      	ldr	r3, [pc, #104]	; (8001a54 <SPI1_Init+0x88>)
 80019ec:	4a1a      	ldr	r2, [pc, #104]	; (8001a58 <SPI1_Init+0x8c>)
 80019ee:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 80019f0:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <SPI1_Init+0x88>)
 80019f2:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019f6:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80019f8:	4b16      	ldr	r3, [pc, #88]	; (8001a54 <SPI1_Init+0x88>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80019fe:	4b15      	ldr	r3, [pc, #84]	; (8001a54 <SPI1_Init+0x88>)
 8001a00:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001a04:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a06:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <SPI1_Init+0x88>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a0c:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <SPI1_Init+0x88>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a12:	4b10      	ldr	r3, [pc, #64]	; (8001a54 <SPI1_Init+0x88>)
 8001a14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a18:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <SPI1_Init+0x88>)
 8001a1c:	2228      	movs	r2, #40	; 0x28
 8001a1e:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a20:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <SPI1_Init+0x88>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a26:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <SPI1_Init+0x88>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a2c:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <SPI1_Init+0x88>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 7;
 8001a32:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <SPI1_Init+0x88>)
 8001a34:	2207      	movs	r2, #7
 8001a36:	62da      	str	r2, [r3, #44]	; 0x2c

    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a38:	4806      	ldr	r0, [pc, #24]	; (8001a54 <SPI1_Init+0x88>)
 8001a3a:	f003 ff99 	bl	8005970 <HAL_SPI_Init>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d000      	beq.n	8001a46 <SPI1_Init+0x7a>
    {
        // Initialization error
        while (1);
 8001a44:	e7fe      	b.n	8001a44 <SPI1_Init+0x78>
    }
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	40021000 	.word	0x40021000
 8001a54:	20000078 	.word	0x20000078
 8001a58:	40013000 	.word	0x40013000

08001a5c <USART1_Init>:

/**
 * Initializes the USART1 peripheral in UART TX/RX mode
 */
void USART1_Init(void) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
	// Enable USART1 clock
	__HAL_RCC_USART1_CLK_ENABLE();
 8001a62:	4b18      	ldr	r3, [pc, #96]	; (8001ac4 <USART1_Init+0x68>)
 8001a64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a66:	4a17      	ldr	r2, [pc, #92]	; (8001ac4 <USART1_Init+0x68>)
 8001a68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a6c:	6613      	str	r3, [r2, #96]	; 0x60
 8001a6e:	4b15      	ldr	r3, [pc, #84]	; (8001ac4 <USART1_Init+0x68>)
 8001a70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a76:	607b      	str	r3, [r7, #4]
 8001a78:	687b      	ldr	r3, [r7, #4]

	// Configure UART peripheral
	huart1.Instance = USART1;
 8001a7a:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <USART1_Init+0x6c>)
 8001a7c:	4a13      	ldr	r2, [pc, #76]	; (8001acc <USART1_Init+0x70>)
 8001a7e:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8001a80:	4b11      	ldr	r3, [pc, #68]	; (8001ac8 <USART1_Init+0x6c>)
 8001a82:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001a86:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a88:	4b0f      	ldr	r3, [pc, #60]	; (8001ac8 <USART1_Init+0x6c>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ac8 <USART1_Init+0x6c>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001a94:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <USART1_Init+0x6c>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001a9a:	4b0b      	ldr	r3, [pc, #44]	; (8001ac8 <USART1_Init+0x6c>)
 8001a9c:	220c      	movs	r2, #12
 8001a9e:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aa0:	4b09      	ldr	r3, [pc, #36]	; (8001ac8 <USART1_Init+0x6c>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aa6:	4b08      	ldr	r3, [pc, #32]	; (8001ac8 <USART1_Init+0x6c>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	61da      	str	r2, [r3, #28]

	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001aac:	4806      	ldr	r0, [pc, #24]	; (8001ac8 <USART1_Init+0x6c>)
 8001aae:	f004 fb89 	bl	80061c4 <HAL_UART_Init>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d000      	beq.n	8001aba <USART1_Init+0x5e>
	{
		// Initialization error
		while (1);
 8001ab8:	e7fe      	b.n	8001ab8 <USART1_Init+0x5c>
	}
}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	200000dc 	.word	0x200000dc
 8001acc:	40013800 	.word	0x40013800

08001ad0 <TIM1_Init>:

/**
 * Initializes the TIM1 peripheral with interrupts enabled
 */
void TIM1_Init(void) {
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN; // Enable TIM1 clock
 8001ad4:	4b11      	ldr	r3, [pc, #68]	; (8001b1c <TIM1_Init+0x4c>)
 8001ad6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ad8:	4a10      	ldr	r2, [pc, #64]	; (8001b1c <TIM1_Init+0x4c>)
 8001ada:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001ade:	6613      	str	r3, [r2, #96]	; 0x60

	TIM1->PSC = 2000 - 1; // Given 2MHz clock, 2000 cycles for 1ms
 8001ae0:	4b0f      	ldr	r3, [pc, #60]	; (8001b20 <TIM1_Init+0x50>)
 8001ae2:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001ae6:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->ARR = 2000 - 1; // Generate interrupt every 2000ms (2s)
 8001ae8:	4b0d      	ldr	r3, [pc, #52]	; (8001b20 <TIM1_Init+0x50>)
 8001aea:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8001aee:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM1->DIER |= TIM_DIER_UIE; // Enable update interrupt
 8001af0:	4b0b      	ldr	r3, [pc, #44]	; (8001b20 <TIM1_Init+0x50>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	4a0a      	ldr	r2, [pc, #40]	; (8001b20 <TIM1_Init+0x50>)
 8001af6:	f043 0301 	orr.w	r3, r3, #1
 8001afa:	60d3      	str	r3, [r2, #12]

	NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0); // Set TIM1 interrupt priority
 8001afc:	2100      	movs	r1, #0
 8001afe:	2019      	movs	r0, #25
 8001b00:	f7ff fa74 	bl	8000fec <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); // Enable TIM1 interrupt
 8001b04:	2019      	movs	r0, #25
 8001b06:	f7ff fa53 	bl	8000fb0 <__NVIC_EnableIRQ>

	TIM1->CR1 |= TIM_CR1_CEN; // Enable TIM1
 8001b0a:	4b05      	ldr	r3, [pc, #20]	; (8001b20 <TIM1_Init+0x50>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a04      	ldr	r2, [pc, #16]	; (8001b20 <TIM1_Init+0x50>)
 8001b10:	f043 0301 	orr.w	r3, r3, #1
 8001b14:	6013      	str	r3, [r2, #0]
}
 8001b16:	bf00      	nop
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40012c00 	.word	0x40012c00

08001b24 <TIM1_UP_TIM16_IRQHandler>:

/**
 * Defining the ISR for the STM32 timers
 */
void TIM1_UP_TIM16_IRQHandler(void) {
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
	// Check if UIF flag is set for TIM1
	if (TIM1->SR & TIM_SR_UIF) {
 8001b28:	4b0b      	ldr	r3, [pc, #44]	; (8001b58 <TIM1_UP_TIM16_IRQHandler+0x34>)
 8001b2a:	691b      	ldr	r3, [r3, #16]
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d00b      	beq.n	8001b4c <TIM1_UP_TIM16_IRQHandler+0x28>
		logDataFlag = true; // Raise a flag to log data from the AFE
 8001b34:	4b09      	ldr	r3, [pc, #36]	; (8001b5c <TIM1_UP_TIM16_IRQHandler+0x38>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	701a      	strb	r2, [r3, #0]
		logAlertsFlag = true;
 8001b3a:	4b09      	ldr	r3, [pc, #36]	; (8001b60 <TIM1_UP_TIM16_IRQHandler+0x3c>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	701a      	strb	r2, [r3, #0]
		TIM1->SR &= ~TIM_SR_UIF; // Clear UIF flag
 8001b40:	4b05      	ldr	r3, [pc, #20]	; (8001b58 <TIM1_UP_TIM16_IRQHandler+0x34>)
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	4a04      	ldr	r2, [pc, #16]	; (8001b58 <TIM1_UP_TIM16_IRQHandler+0x34>)
 8001b46:	f023 0301 	bic.w	r3, r3, #1
 8001b4a:	6113      	str	r3, [r2, #16]
	}
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	40012c00 	.word	0x40012c00
 8001b5c:	200001c8 	.word	0x200001c8
 8001b60:	200001c9 	.word	0x200001c9

08001b64 <ADC1_Init>:

void ADC1_Init(void) {
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b088      	sub	sp, #32
 8001b68:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 8001b6a:	f107 0308 	add.w	r3, r7, #8
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]
 8001b74:	609a      	str	r2, [r3, #8]
 8001b76:	60da      	str	r2, [r3, #12]
 8001b78:	611a      	str	r2, [r3, #16]
 8001b7a:	615a      	str	r2, [r3, #20]

    // Enable the clock for ADC1
    __HAL_RCC_ADC_CLK_ENABLE();
 8001b7c:	4b27      	ldr	r3, [pc, #156]	; (8001c1c <ADC1_Init+0xb8>)
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b80:	4a26      	ldr	r2, [pc, #152]	; (8001c1c <ADC1_Init+0xb8>)
 8001b82:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001b86:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b88:	4b24      	ldr	r3, [pc, #144]	; (8001c1c <ADC1_Init+0xb8>)
 8001b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b90:	607b      	str	r3, [r7, #4]
 8001b92:	687b      	ldr	r3, [r7, #4]

    // Configure the ADC peripheral
    hadc1.Instance = ADC1;
 8001b94:	4b22      	ldr	r3, [pc, #136]	; (8001c20 <ADC1_Init+0xbc>)
 8001b96:	4a23      	ldr	r2, [pc, #140]	; (8001c24 <ADC1_Init+0xc0>)
 8001b98:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b9a:	4b21      	ldr	r3, [pc, #132]	; (8001c20 <ADC1_Init+0xbc>)
 8001b9c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001ba0:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;  // 12-bit resolution
 8001ba2:	4b1f      	ldr	r3, [pc, #124]	; (8001c20 <ADC1_Init+0xbc>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;  // Right data alignment
 8001ba8:	4b1d      	ldr	r3, [pc, #116]	; (8001c20 <ADC1_Init+0xbc>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;  // Single channel
 8001bae:	4b1c      	ldr	r3, [pc, #112]	; (8001c20 <ADC1_Init+0xbc>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;  // End of conversion flag after each conversion
 8001bb4:	4b1a      	ldr	r3, [pc, #104]	; (8001c20 <ADC1_Init+0xbc>)
 8001bb6:	2204      	movs	r2, #4
 8001bb8:	615a      	str	r2, [r3, #20]
    hadc1.Init.ContinuousConvMode = DISABLE;  // Single conversion mode
 8001bba:	4b19      	ldr	r3, [pc, #100]	; (8001c20 <ADC1_Init+0xbc>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	765a      	strb	r2, [r3, #25]
    hadc1.Init.NbrOfConversion = 1;  // Single conversion
 8001bc0:	4b17      	ldr	r3, [pc, #92]	; (8001c20 <ADC1_Init+0xbc>)
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bc6:	4b16      	ldr	r3, [pc, #88]	; (8001c20 <ADC1_Init+0xbc>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;  // Start conversion by software
 8001bce:	4b14      	ldr	r3, [pc, #80]	; (8001c20 <ADC1_Init+0xbc>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DMAContinuousRequests = DISABLE;
 8001bd4:	4b12      	ldr	r3, [pc, #72]	; (8001c20 <ADC1_Init+0xbc>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001bdc:	4b10      	ldr	r3, [pc, #64]	; (8001c20 <ADC1_Init+0xbc>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	635a      	str	r2, [r3, #52]	; 0x34

    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001be2:	480f      	ldr	r0, [pc, #60]	; (8001c20 <ADC1_Init+0xbc>)
 8001be4:	f001 faca 	bl	800317c <HAL_ADC_Init>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <ADC1_Init+0x8e>
        // Initialization error
        Error_Handler();
 8001bee:	f000 fe21 	bl	8002834 <Error_Handler>
    }

    // Configure the ADC regular channel (PA1 = ADC_CHANNEL_6)
    sConfig.Channel = ADC_CHANNEL_6;
 8001bf2:	4b0d      	ldr	r3, [pc, #52]	; (8001c28 <ADC1_Init+0xc4>)
 8001bf4:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001bf6:	2306      	movs	r3, #6
 8001bf8:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;  // Sample time (adjust as necessary)
 8001bfa:	2304      	movs	r3, #4
 8001bfc:	613b      	str	r3, [r7, #16]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001bfe:	f107 0308 	add.w	r3, r7, #8
 8001c02:	4619      	mov	r1, r3
 8001c04:	4806      	ldr	r0, [pc, #24]	; (8001c20 <ADC1_Init+0xbc>)
 8001c06:	f001 fdd7 	bl	80037b8 <HAL_ADC_ConfigChannel>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <ADC1_Init+0xb0>
        // Channel configuration error
        Error_Handler();
 8001c10:	f000 fe10 	bl	8002834 <Error_Handler>
    }
}
 8001c14:	bf00      	nop
 8001c16:	3720      	adds	r7, #32
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	20000164 	.word	0x20000164
 8001c24:	50040000 	.word	0x50040000
 8001c28:	19200040 	.word	0x19200040

08001c2c <crc8>:
/**
 * Calculates a CRC value according to the polynomial x^8 + x^2 + x + 1
 * @param data Pointer to an array storing the data bytes that will be transmitted
 * @param len Number of bytes that will be transmitted
 */
uint8_t crc8(uint8_t *data, size_t len) {
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0x00;
 8001c36:	2300      	movs	r3, #0
 8001c38:	73fb      	strb	r3, [r7, #15]
    while (len--)
 8001c3a:	e01e      	b.n	8001c7a <crc8+0x4e>
    {
        crc ^= *data++;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	1c5a      	adds	r2, r3, #1
 8001c40:	607a      	str	r2, [r7, #4]
 8001c42:	781a      	ldrb	r2, [r3, #0]
 8001c44:	7bfb      	ldrb	r3, [r7, #15]
 8001c46:	4053      	eors	r3, r2
 8001c48:	73fb      	strb	r3, [r7, #15]
        for (uint8_t i = 0; i < 8; ++i)
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	73bb      	strb	r3, [r7, #14]
 8001c4e:	e011      	b.n	8001c74 <crc8+0x48>
        {
            if (crc & 0x80)
 8001c50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	da07      	bge.n	8001c68 <crc8+0x3c>
                crc = (crc << 1) ^ 0x07; // Polynomial 0x07
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	b25b      	sxtb	r3, r3
 8001c5e:	f083 0307 	eor.w	r3, r3, #7
 8001c62:	b25b      	sxtb	r3, r3
 8001c64:	73fb      	strb	r3, [r7, #15]
 8001c66:	e002      	b.n	8001c6e <crc8+0x42>
            else
                crc <<= 1;
 8001c68:	7bfb      	ldrb	r3, [r7, #15]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	73fb      	strb	r3, [r7, #15]
        for (uint8_t i = 0; i < 8; ++i)
 8001c6e:	7bbb      	ldrb	r3, [r7, #14]
 8001c70:	3301      	adds	r3, #1
 8001c72:	73bb      	strb	r3, [r7, #14]
 8001c74:	7bbb      	ldrb	r3, [r7, #14]
 8001c76:	2b07      	cmp	r3, #7
 8001c78:	d9ea      	bls.n	8001c50 <crc8+0x24>
    while (len--)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	1e5a      	subs	r2, r3, #1
 8001c7e:	603a      	str	r2, [r7, #0]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d1db      	bne.n	8001c3c <crc8+0x10>
        }
    }
    return crc;
 8001c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3714      	adds	r7, #20
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr
	...

08001c94 <DirectCmdRead>:
 * Sends a direct command to the AFE and reads the data that is output
 * @param cmd The address byte for the command
 * @param returnData Pointer to the 8-bit integer array for storing the read data
 * @param len Number of bytes to read from the AFE. The function automatically increments the address byte based on this value
 */
void DirectCmdRead(uint8_t cmd, uint8_t *returnData, uint8_t len) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b086      	sub	sp, #24
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	6039      	str	r1, [r7, #0]
 8001c9e:	71fb      	strb	r3, [r7, #7]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	71bb      	strb	r3, [r7, #6]
	uint8_t rxData[3] = {0};
 8001ca4:	4b1f      	ldr	r3, [pc, #124]	; (8001d24 <DirectCmdRead+0x90>)
 8001ca6:	881b      	ldrh	r3, [r3, #0]
 8001ca8:	823b      	strh	r3, [r7, #16]
 8001caa:	2300      	movs	r3, #0
 8001cac:	74bb      	strb	r3, [r7, #18]
	uint8_t txData[3] = {0};
 8001cae:	4b1d      	ldr	r3, [pc, #116]	; (8001d24 <DirectCmdRead+0x90>)
 8001cb0:	881b      	ldrh	r3, [r3, #0]
 8001cb2:	81bb      	strh	r3, [r7, #12]
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	73bb      	strb	r3, [r7, #14]
	uint8_t fullCmd[] = { cmd, 0xFF }; // Data byte doesn't matter since it's a read, just use 0xFF
 8001cb8:	79fb      	ldrb	r3, [r7, #7]
 8001cba:	723b      	strb	r3, [r7, #8]
 8001cbc:	23ff      	movs	r3, #255	; 0xff
 8001cbe:	727b      	strb	r3, [r7, #9]
	uint8_t crcLower = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	74fb      	strb	r3, [r7, #19]
//	bool commReceived = false;

	// Increment the command address based on the data length given
	for (int i = 0; i < len; i++)
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	617b      	str	r3, [r7, #20]
 8001cc8:	e023      	b.n	8001d12 <DirectCmdRead+0x7e>
	{
		fullCmd[0] = cmd + i; // Increment the address
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	79fb      	ldrb	r3, [r7, #7]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	723b      	strb	r3, [r7, #8]
		crcLower = crc8(fullCmd, 2); // Recalculate the CRC
 8001cd6:	f107 0308 	add.w	r3, r7, #8
 8001cda:	2102      	movs	r1, #2
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff ffa5 	bl	8001c2c <crc8>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	74fb      	strb	r3, [r7, #19]
		// Construct the TX data for the SPI transaction
		txData[0] = fullCmd[0];
 8001ce6:	7a3b      	ldrb	r3, [r7, #8]
 8001ce8:	733b      	strb	r3, [r7, #12]
		txData[1] = fullCmd[1];
 8001cea:	7a7b      	ldrb	r3, [r7, #9]
 8001cec:	737b      	strb	r3, [r7, #13]
		txData[2] = crcLower;
 8001cee:	7cfb      	ldrb	r3, [r7, #19]
 8001cf0:	73bb      	strb	r3, [r7, #14]

		AFETransmitReadCmd(txData, rxData, sizeof(txData));
 8001cf2:	f107 0110 	add.w	r1, r7, #16
 8001cf6:	f107 030c 	add.w	r3, r7, #12
 8001cfa:	2203      	movs	r2, #3
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f000 f9f3 	bl	80020e8 <AFETransmitReadCmd>
		returnData[i] = rxData[1]; // Save data byte received from last transaction
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	683a      	ldr	r2, [r7, #0]
 8001d06:	4413      	add	r3, r2
 8001d08:	7c7a      	ldrb	r2, [r7, #17]
 8001d0a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++)
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	617b      	str	r3, [r7, #20]
 8001d12:	79bb      	ldrb	r3, [r7, #6]
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	dbd7      	blt.n	8001cca <DirectCmdRead+0x36>
	}
}
 8001d1a:	bf00      	nop
 8001d1c:	bf00      	nop
 8001d1e:	3718      	adds	r7, #24
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	08007a54 	.word	0x08007a54

08001d28 <DirectCmdWrite>:
 * Sends a direct command to the AFE and writes the provided data to it
 * @param cmd The address byte for the command
 * @param writeData Pointer to the 8-bit integer array containing the data to write
 * @param len Number of bytes to write to the AFE. The function automatically increments the address byte based on this value
 */
void DirectCmdWrite(uint8_t cmd, uint8_t *writeData, uint8_t len) {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	4603      	mov	r3, r0
 8001d30:	6039      	str	r1, [r7, #0]
 8001d32:	71fb      	strb	r3, [r7, #7]
 8001d34:	4613      	mov	r3, r2
 8001d36:	71bb      	strb	r3, [r7, #6]
	uint8_t rxData[3] = {0};
 8001d38:	4b1e      	ldr	r3, [pc, #120]	; (8001db4 <DirectCmdWrite+0x8c>)
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	823b      	strh	r3, [r7, #16]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	74bb      	strb	r3, [r7, #18]
	uint8_t txData[3] = {0};
 8001d42:	4b1c      	ldr	r3, [pc, #112]	; (8001db4 <DirectCmdWrite+0x8c>)
 8001d44:	881b      	ldrh	r3, [r3, #0]
 8001d46:	81bb      	strh	r3, [r7, #12]
 8001d48:	2300      	movs	r3, #0
 8001d4a:	73bb      	strb	r3, [r7, #14]
	uint8_t fullCmd[2] = {0};
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	813b      	strh	r3, [r7, #8]
	uint8_t crcLower = 0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	74fb      	strb	r3, [r7, #19]

	// Increment the command address based on the data length given
	for (int i = 0; i < len; i++) {
 8001d54:	2300      	movs	r3, #0
 8001d56:	617b      	str	r3, [r7, #20]
 8001d58:	e023      	b.n	8001da2 <DirectCmdWrite+0x7a>
		fullCmd[0] = cmd + i;
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	4413      	add	r3, r2
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	723b      	strb	r3, [r7, #8]
		fullCmd[1] = writeData[i];
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	727b      	strb	r3, [r7, #9]
		crcLower = crc8(fullCmd, 2);
 8001d70:	f107 0308 	add.w	r3, r7, #8
 8001d74:	2102      	movs	r1, #2
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff ff58 	bl	8001c2c <crc8>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	74fb      	strb	r3, [r7, #19]
		// Construct the TX data for the SPI transaction
		txData[0] = fullCmd[0];
 8001d80:	7a3b      	ldrb	r3, [r7, #8]
 8001d82:	733b      	strb	r3, [r7, #12]
		txData[1] = fullCmd[1];
 8001d84:	7a7b      	ldrb	r3, [r7, #9]
 8001d86:	737b      	strb	r3, [r7, #13]
		txData[2] = crcLower;
 8001d88:	7cfb      	ldrb	r3, [r7, #19]
 8001d8a:	73bb      	strb	r3, [r7, #14]

		AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8001d8c:	f107 0110 	add.w	r1, r7, #16
 8001d90:	f107 030c 	add.w	r3, r7, #12
 8001d94:	2203      	movs	r2, #3
 8001d96:	4618      	mov	r0, r3
 8001d98:	f000 f9de 	bl	8002158 <AFETransmitWriteCmd>
	for (int i = 0; i < len; i++) {
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	617b      	str	r3, [r7, #20]
 8001da2:	79bb      	ldrb	r3, [r7, #6]
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	dbd7      	blt.n	8001d5a <DirectCmdWrite+0x32>
	}
}
 8001daa:	bf00      	nop
 8001dac:	bf00      	nop
 8001dae:	3718      	adds	r7, #24
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	08007a54 	.word	0x08007a54

08001db8 <SubCmdNoData>:

/**
 * Sends a sub-command to the AFE, no data is written or read
 * @param cmd The upper and lower address bytes for the sub-command
 */
void SubCmdNoData(uint16_t cmd) {
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b088      	sub	sp, #32
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	80fb      	strh	r3, [r7, #6]
	uint8_t rxData[3] = {0};
 8001dc2:	4b20      	ldr	r3, [pc, #128]	; (8001e44 <SubCmdNoData+0x8c>)
 8001dc4:	881b      	ldrh	r3, [r3, #0]
 8001dc6:	833b      	strh	r3, [r7, #24]
 8001dc8:	2300      	movs	r3, #0
 8001dca:	76bb      	strb	r3, [r7, #26]
	uint8_t commandLowerAddr[] = { LOWER_ADDR_REG_WRITE, ((uint8_t)(cmd & 0xFF)) };
 8001dcc:	23be      	movs	r3, #190	; 0xbe
 8001dce:	753b      	strb	r3, [r7, #20]
 8001dd0:	88fb      	ldrh	r3, [r7, #6]
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	757b      	strb	r3, [r7, #21]
	uint8_t crcLower = crc8(commandLowerAddr, 2);
 8001dd6:	f107 0314 	add.w	r3, r7, #20
 8001dda:	2102      	movs	r1, #2
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff ff25 	bl	8001c2c <crc8>
 8001de2:	4603      	mov	r3, r0
 8001de4:	77fb      	strb	r3, [r7, #31]
	uint8_t commandUpperAddr[] = { UPPER_ADDR_REG_WRITE, ((uint8_t)(cmd >> 8)) };
 8001de6:	23bf      	movs	r3, #191	; 0xbf
 8001de8:	743b      	strb	r3, [r7, #16]
 8001dea:	88fb      	ldrh	r3, [r7, #6]
 8001dec:	0a1b      	lsrs	r3, r3, #8
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	747b      	strb	r3, [r7, #17]
	uint8_t crcUpper = crc8(commandUpperAddr, 2);
 8001df4:	f107 0310 	add.w	r3, r7, #16
 8001df8:	2102      	movs	r1, #2
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff ff16 	bl	8001c2c <crc8>
 8001e00:	4603      	mov	r3, r0
 8001e02:	77bb      	strb	r3, [r7, #30]

	// Keep writing the command until MISO reflects command was received
	// Starting with lower byte
	uint8_t txData[] = { commandLowerAddr[0], commandLowerAddr[1], crcLower };
 8001e04:	7d3b      	ldrb	r3, [r7, #20]
 8001e06:	733b      	strb	r3, [r7, #12]
 8001e08:	7d7b      	ldrb	r3, [r7, #21]
 8001e0a:	737b      	strb	r3, [r7, #13]
 8001e0c:	7ffb      	ldrb	r3, [r7, #31]
 8001e0e:	73bb      	strb	r3, [r7, #14]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8001e10:	f107 0118 	add.w	r1, r7, #24
 8001e14:	f107 030c 	add.w	r3, r7, #12
 8001e18:	2203      	movs	r2, #3
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 f99c 	bl	8002158 <AFETransmitWriteCmd>

	// Continue to upper byte
	txData[0] = commandUpperAddr[0];
 8001e20:	7c3b      	ldrb	r3, [r7, #16]
 8001e22:	733b      	strb	r3, [r7, #12]
	txData[1] = commandUpperAddr[1];
 8001e24:	7c7b      	ldrb	r3, [r7, #17]
 8001e26:	737b      	strb	r3, [r7, #13]
	txData[2] = crcUpper;
 8001e28:	7fbb      	ldrb	r3, [r7, #30]
 8001e2a:	73bb      	strb	r3, [r7, #14]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8001e2c:	f107 0118 	add.w	r1, r7, #24
 8001e30:	f107 030c 	add.w	r3, r7, #12
 8001e34:	2203      	movs	r2, #3
 8001e36:	4618      	mov	r0, r3
 8001e38:	f000 f98e 	bl	8002158 <AFETransmitWriteCmd>
}
 8001e3c:	bf00      	nop
 8001e3e:	3720      	adds	r7, #32
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	08007a54 	.word	0x08007a54

08001e48 <SubCmdReadData>:
 * Sends a sub-command to the AFE and reads the data that is output
 * @param cmd The upper and lower address bytes for the sub-command
 * @param returnData Pointer to the 8-bit integer array for storing the read data
 * @param len Number of bytes to read from the AFE's 32-byte data buffer
 */
void SubCmdReadData(uint16_t cmd, uint8_t *returnData, uint8_t len) {
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b08a      	sub	sp, #40	; 0x28
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4603      	mov	r3, r0
 8001e50:	6039      	str	r1, [r7, #0]
 8001e52:	80fb      	strh	r3, [r7, #6]
 8001e54:	4613      	mov	r3, r2
 8001e56:	717b      	strb	r3, [r7, #5]
	uint8_t rxData[3] = {0};
 8001e58:	4b38      	ldr	r3, [pc, #224]	; (8001f3c <SubCmdReadData+0xf4>)
 8001e5a:	881b      	ldrh	r3, [r3, #0]
 8001e5c:	83bb      	strh	r3, [r7, #28]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	77bb      	strb	r3, [r7, #30]
	uint8_t commandLowerAddr[] = { LOWER_ADDR_REG_WRITE, ((uint8_t)(cmd & 0xFF)) };
 8001e62:	23be      	movs	r3, #190	; 0xbe
 8001e64:	763b      	strb	r3, [r7, #24]
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	767b      	strb	r3, [r7, #25]
	uint8_t crcLower = crc8(commandLowerAddr, 2);
 8001e6c:	f107 0318 	add.w	r3, r7, #24
 8001e70:	2102      	movs	r1, #2
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7ff feda 	bl	8001c2c <crc8>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t commandUpperAddr[] = { UPPER_ADDR_REG_WRITE, ((uint8_t)(cmd >> 8)) };
 8001e7e:	23bf      	movs	r3, #191	; 0xbf
 8001e80:	753b      	strb	r3, [r7, #20]
 8001e82:	88fb      	ldrh	r3, [r7, #6]
 8001e84:	0a1b      	lsrs	r3, r3, #8
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	757b      	strb	r3, [r7, #21]
	uint8_t crcUpper = crc8(commandUpperAddr, 2);
 8001e8c:	f107 0314 	add.w	r3, r7, #20
 8001e90:	2102      	movs	r1, #2
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff feca 	bl	8001c2c <crc8>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	// Keep writing the command until MISO reflects command was received
	// Starting with lower byte
	uint8_t txData[] = { commandLowerAddr[0], commandLowerAddr[1], crcLower };
 8001e9e:	7e3b      	ldrb	r3, [r7, #24]
 8001ea0:	743b      	strb	r3, [r7, #16]
 8001ea2:	7e7b      	ldrb	r3, [r7, #25]
 8001ea4:	747b      	strb	r3, [r7, #17]
 8001ea6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001eaa:	74bb      	strb	r3, [r7, #18]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8001eac:	f107 011c 	add.w	r1, r7, #28
 8001eb0:	f107 0310 	add.w	r3, r7, #16
 8001eb4:	2203      	movs	r2, #3
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f000 f94e 	bl	8002158 <AFETransmitWriteCmd>

	// Continue to upper byte
	txData[0] = commandUpperAddr[0];
 8001ebc:	7d3b      	ldrb	r3, [r7, #20]
 8001ebe:	743b      	strb	r3, [r7, #16]
	txData[1] = commandUpperAddr[1];
 8001ec0:	7d7b      	ldrb	r3, [r7, #21]
 8001ec2:	747b      	strb	r3, [r7, #17]
	txData[2] = crcUpper;
 8001ec4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001ec8:	74bb      	strb	r3, [r7, #18]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8001eca:	f107 011c 	add.w	r1, r7, #28
 8001ece:	f107 0310 	add.w	r3, r7, #16
 8001ed2:	2203      	movs	r2, #3
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f000 f93f 	bl	8002158 <AFETransmitWriteCmd>

	// Read each byte based on the data length given in parameters
	uint8_t readData[2] = {0};
 8001eda:	2300      	movs	r3, #0
 8001edc:	81bb      	strh	r3, [r7, #12]
	for (int i = 0; i < len; i++) {
 8001ede:	2300      	movs	r3, #0
 8001ee0:	627b      	str	r3, [r7, #36]	; 0x24
 8001ee2:	e022      	b.n	8001f2a <SubCmdReadData+0xe2>
		readData[0] = READ_DATA_BUFF_LSB + i;
 8001ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	3340      	adds	r3, #64	; 0x40
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	733b      	strb	r3, [r7, #12]
		readData[1] = 0xFF;
 8001eee:	23ff      	movs	r3, #255	; 0xff
 8001ef0:	737b      	strb	r3, [r7, #13]

		txData[0] = readData[0];
 8001ef2:	7b3b      	ldrb	r3, [r7, #12]
 8001ef4:	743b      	strb	r3, [r7, #16]
		txData[1] = readData[1];
 8001ef6:	7b7b      	ldrb	r3, [r7, #13]
 8001ef8:	747b      	strb	r3, [r7, #17]
		txData[2] = crc8(readData, 2);
 8001efa:	f107 030c 	add.w	r3, r7, #12
 8001efe:	2102      	movs	r1, #2
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff fe93 	bl	8001c2c <crc8>
 8001f06:	4603      	mov	r3, r0
 8001f08:	74bb      	strb	r3, [r7, #18]

		AFETransmitReadCmd(txData, rxData, sizeof(txData));
 8001f0a:	f107 011c 	add.w	r1, r7, #28
 8001f0e:	f107 0310 	add.w	r3, r7, #16
 8001f12:	2203      	movs	r2, #3
 8001f14:	4618      	mov	r0, r3
 8001f16:	f000 f8e7 	bl	80020e8 <AFETransmitReadCmd>

		returnData[i] = rxData[1]; // Save data byte received from last transaction
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	4413      	add	r3, r2
 8001f20:	7f7a      	ldrb	r2, [r7, #29]
 8001f22:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++) {
 8001f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f26:	3301      	adds	r3, #1
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
 8001f2a:	797b      	ldrb	r3, [r7, #5]
 8001f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	dbd8      	blt.n	8001ee4 <SubCmdReadData+0x9c>
	}
}
 8001f32:	bf00      	nop
 8001f34:	bf00      	nop
 8001f36:	3728      	adds	r7, #40	; 0x28
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	08007a54 	.word	0x08007a54

08001f40 <RAMRegisterWrite>:
 * Might remove this function, it's exactly the same as the SubCmd read data function
 * @param addr The register address
 * @param writeData Pointer to the 8-bit integer array for the data to write to the register
 * @param len Number of bytes to write to the AFE's 32-byte data buffer
 */
void RAMRegisterWrite(uint16_t addr, uint8_t *writeData, uint8_t len) {
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08c      	sub	sp, #48	; 0x30
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	6039      	str	r1, [r7, #0]
 8001f4a:	80fb      	strh	r3, [r7, #6]
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	717b      	strb	r3, [r7, #5]
	uint8_t rxData[3] = {0};
 8001f50:	4b64      	ldr	r3, [pc, #400]	; (80020e4 <RAMRegisterWrite+0x1a4>)
 8001f52:	881b      	ldrh	r3, [r3, #0]
 8001f54:	83bb      	strh	r3, [r7, #28]
 8001f56:	2300      	movs	r3, #0
 8001f58:	77bb      	strb	r3, [r7, #30]
	uint8_t lowerAddr[] = { LOWER_ADDR_REG_WRITE, ((uint8_t)(addr & 0xFF)) };
 8001f5a:	23be      	movs	r3, #190	; 0xbe
 8001f5c:	763b      	strb	r3, [r7, #24]
 8001f5e:	88fb      	ldrh	r3, [r7, #6]
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	767b      	strb	r3, [r7, #25]
	uint8_t crcLower = crc8(lowerAddr, 2);
 8001f64:	f107 0318 	add.w	r3, r7, #24
 8001f68:	2102      	movs	r1, #2
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7ff fe5e 	bl	8001c2c <crc8>
 8001f70:	4603      	mov	r3, r0
 8001f72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t upperAddr[] = { UPPER_ADDR_REG_WRITE, ((uint8_t)(addr >> 8)) };
 8001f76:	23bf      	movs	r3, #191	; 0xbf
 8001f78:	753b      	strb	r3, [r7, #20]
 8001f7a:	88fb      	ldrh	r3, [r7, #6]
 8001f7c:	0a1b      	lsrs	r3, r3, #8
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	757b      	strb	r3, [r7, #21]
	uint8_t crcUpper = crc8(upperAddr, 2);
 8001f84:	f107 0314 	add.w	r3, r7, #20
 8001f88:	2102      	movs	r1, #2
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f7ff fe4e 	bl	8001c2c <crc8>
 8001f90:	4603      	mov	r3, r0
 8001f92:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	// Keep writing the register address until MISO reflects command was received
	// Starting with lower byte
	uint8_t txData[] = { lowerAddr[0], lowerAddr[1], crcLower };
 8001f96:	7e3b      	ldrb	r3, [r7, #24]
 8001f98:	743b      	strb	r3, [r7, #16]
 8001f9a:	7e7b      	ldrb	r3, [r7, #25]
 8001f9c:	747b      	strb	r3, [r7, #17]
 8001f9e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001fa2:	74bb      	strb	r3, [r7, #18]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8001fa4:	f107 011c 	add.w	r1, r7, #28
 8001fa8:	f107 0310 	add.w	r3, r7, #16
 8001fac:	2203      	movs	r2, #3
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f000 f8d2 	bl	8002158 <AFETransmitWriteCmd>

	// Continue to upper byte
	txData[0] = upperAddr[0];
 8001fb4:	7d3b      	ldrb	r3, [r7, #20]
 8001fb6:	743b      	strb	r3, [r7, #16]
	txData[1] = upperAddr[1];
 8001fb8:	7d7b      	ldrb	r3, [r7, #21]
 8001fba:	747b      	strb	r3, [r7, #17]
	txData[2] = crcUpper;
 8001fbc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001fc0:	74bb      	strb	r3, [r7, #18]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8001fc2:	f107 011c 	add.w	r1, r7, #28
 8001fc6:	f107 0310 	add.w	r3, r7, #16
 8001fca:	2203      	movs	r2, #3
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f000 f8c3 	bl	8002158 <AFETransmitWriteCmd>

	// Write the data provided to the AFE's 32-byte data buffer
	uint8_t writeBytes[2] = {0};
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	81bb      	strh	r3, [r7, #12]
	for (int i = 0; i < len; i++)
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001fda:	e020      	b.n	800201e <RAMRegisterWrite+0xde>
	{
		// Increment data buffer address and include the next address byte
		writeBytes[0] = WRITE_DATA_BUFF_LSB + i;
 8001fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	3b40      	subs	r3, #64	; 0x40
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	733b      	strb	r3, [r7, #12]
		writeBytes[1] = writeData[i];
 8001fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	4413      	add	r3, r2
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	737b      	strb	r3, [r7, #13]

		txData[0] = writeBytes[0];
 8001ff0:	7b3b      	ldrb	r3, [r7, #12]
 8001ff2:	743b      	strb	r3, [r7, #16]
		txData[1] = writeBytes[1];
 8001ff4:	7b7b      	ldrb	r3, [r7, #13]
 8001ff6:	747b      	strb	r3, [r7, #17]
		txData[2] = crc8(writeBytes, 2); // Recalculate CRC
 8001ff8:	f107 030c 	add.w	r3, r7, #12
 8001ffc:	2102      	movs	r1, #2
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff fe14 	bl	8001c2c <crc8>
 8002004:	4603      	mov	r3, r0
 8002006:	74bb      	strb	r3, [r7, #18]

		AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8002008:	f107 011c 	add.w	r1, r7, #28
 800200c:	f107 0310 	add.w	r3, r7, #16
 8002010:	2203      	movs	r2, #3
 8002012:	4618      	mov	r0, r3
 8002014:	f000 f8a0 	bl	8002158 <AFETransmitWriteCmd>
	for (int i = 0; i < len; i++)
 8002018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800201a:	3301      	adds	r3, #1
 800201c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800201e:	797b      	ldrb	r3, [r7, #5]
 8002020:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002022:	429a      	cmp	r2, r3
 8002024:	dbda      	blt.n	8001fdc <RAMRegisterWrite+0x9c>
	}

	// Calculate the check-sum and write it to the AFE's checksum register
	uint8_t checkSum = 0;
 8002026:	2300      	movs	r3, #0
 8002028:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	for (int i = 0; i < len; i++) {
 800202c:	2300      	movs	r3, #0
 800202e:	627b      	str	r3, [r7, #36]	; 0x24
 8002030:	e00b      	b.n	800204a <RAMRegisterWrite+0x10a>
		checkSum += writeData[i];
 8002032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002034:	683a      	ldr	r2, [r7, #0]
 8002036:	4413      	add	r3, r2
 8002038:	781a      	ldrb	r2, [r3, #0]
 800203a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800203e:	4413      	add	r3, r2
 8002040:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	for (int i = 0; i < len; i++) {
 8002044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002046:	3301      	adds	r3, #1
 8002048:	627b      	str	r3, [r7, #36]	; 0x24
 800204a:	797b      	ldrb	r3, [r7, #5]
 800204c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800204e:	429a      	cmp	r2, r3
 8002050:	dbef      	blt.n	8002032 <RAMRegisterWrite+0xf2>
	}
	checkSum += lowerAddr[1];
 8002052:	7e7a      	ldrb	r2, [r7, #25]
 8002054:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002058:	4413      	add	r3, r2
 800205a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	checkSum += upperAddr[1];
 800205e:	7d7a      	ldrb	r2, [r7, #21]
 8002060:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002064:	4413      	add	r3, r2
 8002066:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	checkSum = ~(checkSum);
 800206a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800206e:	43db      	mvns	r3, r3
 8002070:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	writeBytes[0] = WRITE_CHECKSUM_ADDR;
 8002074:	23e0      	movs	r3, #224	; 0xe0
 8002076:	733b      	strb	r3, [r7, #12]
	writeBytes[1] = checkSum;
 8002078:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800207c:	737b      	strb	r3, [r7, #13]

	txData[0] = writeBytes[0];
 800207e:	7b3b      	ldrb	r3, [r7, #12]
 8002080:	743b      	strb	r3, [r7, #16]
	txData[1] = writeBytes[1];
 8002082:	7b7b      	ldrb	r3, [r7, #13]
 8002084:	747b      	strb	r3, [r7, #17]
	txData[2] = crc8(writeBytes, 2); // Recalculate CRC
 8002086:	f107 030c 	add.w	r3, r7, #12
 800208a:	2102      	movs	r1, #2
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff fdcd 	bl	8001c2c <crc8>
 8002092:	4603      	mov	r3, r0
 8002094:	74bb      	strb	r3, [r7, #18]

	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8002096:	f107 011c 	add.w	r1, r7, #28
 800209a:	f107 0310 	add.w	r3, r7, #16
 800209e:	2203      	movs	r2, #3
 80020a0:	4618      	mov	r0, r3
 80020a2:	f000 f859 	bl	8002158 <AFETransmitWriteCmd>

	// Write the data length to the AFE's data length register
	writeBytes[0] = WRITE_DATALEN_ADDR;
 80020a6:	23e1      	movs	r3, #225	; 0xe1
 80020a8:	733b      	strb	r3, [r7, #12]
	writeBytes[1] = len + 4; // Length of data buffer, plus upper and lower address bytes, plus checksum and data length bytes
 80020aa:	797b      	ldrb	r3, [r7, #5]
 80020ac:	3304      	adds	r3, #4
 80020ae:	b2db      	uxtb	r3, r3
 80020b0:	737b      	strb	r3, [r7, #13]

	txData[0] = writeBytes[0];
 80020b2:	7b3b      	ldrb	r3, [r7, #12]
 80020b4:	743b      	strb	r3, [r7, #16]
	txData[1] = writeBytes[1];
 80020b6:	7b7b      	ldrb	r3, [r7, #13]
 80020b8:	747b      	strb	r3, [r7, #17]
	txData[2] = crc8(writeBytes, 2); // Recalculate CRC
 80020ba:	f107 030c 	add.w	r3, r7, #12
 80020be:	2102      	movs	r1, #2
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff fdb3 	bl	8001c2c <crc8>
 80020c6:	4603      	mov	r3, r0
 80020c8:	74bb      	strb	r3, [r7, #18]

	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 80020ca:	f107 011c 	add.w	r1, r7, #28
 80020ce:	f107 0310 	add.w	r3, r7, #16
 80020d2:	2203      	movs	r2, #3
 80020d4:	4618      	mov	r0, r3
 80020d6:	f000 f83f 	bl	8002158 <AFETransmitWriteCmd>
}
 80020da:	bf00      	nop
 80020dc:	3730      	adds	r7, #48	; 0x30
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	08007a54 	.word	0x08007a54

080020e8 <AFETransmitReadCmd>:
 * Handles the proper SPI communication procedure with the AFE for a SPI read command
 * @param txBytes Pointer to array containing the data to transmit
 * @param rxBytes Pointer to array containing the data to be received
 * @param arrSize Number of bytes that will be transmitted/received
 */
void AFETransmitReadCmd(uint8_t *txBytes, uint8_t *rxBytes, uint8_t arrSize) {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b088      	sub	sp, #32
 80020ec:	af02      	add	r7, sp, #8
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	4613      	mov	r3, r2
 80020f4:	71fb      	strb	r3, [r7, #7]
	// Continuously transmit the SPI transaction until the AFE has received it
	bool commReceived = false;
 80020f6:	2300      	movs	r3, #0
 80020f8:	75fb      	strb	r3, [r7, #23]
	while (!commReceived)
 80020fa:	e01e      	b.n	800213a <AFETransmitReadCmd+0x52>
	{
		// Pull NSS low
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80020fc:	2200      	movs	r2, #0
 80020fe:	2101      	movs	r1, #1
 8002100:	4813      	ldr	r0, [pc, #76]	; (8002150 <AFETransmitReadCmd+0x68>)
 8002102:	f002 fb7b 	bl	80047fc <HAL_GPIO_WritePin>
		// Transmit data and receive AFE's response
		HAL_SPI_TransmitReceive(&hspi1, txBytes, rxBytes, arrSize, HAL_MAX_DELAY);
 8002106:	79fb      	ldrb	r3, [r7, #7]
 8002108:	b29b      	uxth	r3, r3
 800210a:	f04f 32ff 	mov.w	r2, #4294967295
 800210e:	9200      	str	r2, [sp, #0]
 8002110:	68ba      	ldr	r2, [r7, #8]
 8002112:	68f9      	ldr	r1, [r7, #12]
 8002114:	480f      	ldr	r0, [pc, #60]	; (8002154 <AFETransmitReadCmd+0x6c>)
 8002116:	f003 fcce 	bl	8005ab6 <HAL_SPI_TransmitReceive>

		// For read command, confirm the AFE received the command by checking the address and CRC bytes
		if (txBytes[0] == rxBytes[0]) commReceived = true;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	781a      	ldrb	r2, [r3, #0]
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	429a      	cmp	r2, r3
 8002124:	d101      	bne.n	800212a <AFETransmitReadCmd+0x42>
 8002126:	2301      	movs	r3, #1
 8002128:	75fb      	strb	r3, [r7, #23]
		// TODO: implement CRC checking for received data

		// Pull NSS high and wait for transaction to be processed
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800212a:	2201      	movs	r2, #1
 800212c:	2101      	movs	r1, #1
 800212e:	4808      	ldr	r0, [pc, #32]	; (8002150 <AFETransmitReadCmd+0x68>)
 8002130:	f002 fb64 	bl	80047fc <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8002134:	2001      	movs	r0, #1
 8002136:	f000 fdb9 	bl	8002cac <HAL_Delay>
	while (!commReceived)
 800213a:	7dfb      	ldrb	r3, [r7, #23]
 800213c:	f083 0301 	eor.w	r3, r3, #1
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1da      	bne.n	80020fc <AFETransmitReadCmd+0x14>
	}

}
 8002146:	bf00      	nop
 8002148:	bf00      	nop
 800214a:	3718      	adds	r7, #24
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	48000400 	.word	0x48000400
 8002154:	20000078 	.word	0x20000078

08002158 <AFETransmitWriteCmd>:
 * Handles the proper SPI communication procedure with the AFE for a SPI write command
 * @param txBytes Pointer to array containing the data to transmit
 * @param rxBytes Pointer to array containing the data to be received
 * @param arrSize Number of bytes that will be transmitted/received
 */
void AFETransmitWriteCmd(uint8_t *txBytes, uint8_t *rxBytes, uint8_t arrSize) {
 8002158:	b580      	push	{r7, lr}
 800215a:	b088      	sub	sp, #32
 800215c:	af02      	add	r7, sp, #8
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	4613      	mov	r3, r2
 8002164:	71fb      	strb	r3, [r7, #7]
	// Continuously transmit the SPI transaction until the AFE has received it
	bool commReceived = false;
 8002166:	2300      	movs	r3, #0
 8002168:	75fb      	strb	r3, [r7, #23]
	while (!commReceived)
 800216a:	e02e      	b.n	80021ca <AFETransmitWriteCmd+0x72>
	{
		// Pull NSS low
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800216c:	2200      	movs	r2, #0
 800216e:	2101      	movs	r1, #1
 8002170:	481b      	ldr	r0, [pc, #108]	; (80021e0 <AFETransmitWriteCmd+0x88>)
 8002172:	f002 fb43 	bl	80047fc <HAL_GPIO_WritePin>
		// Transmit data and receive AFE's response
		HAL_SPI_TransmitReceive(&hspi1, txBytes, rxBytes, arrSize, HAL_MAX_DELAY);
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	b29b      	uxth	r3, r3
 800217a:	f04f 32ff 	mov.w	r2, #4294967295
 800217e:	9200      	str	r2, [sp, #0]
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	68f9      	ldr	r1, [r7, #12]
 8002184:	4817      	ldr	r0, [pc, #92]	; (80021e4 <AFETransmitWriteCmd+0x8c>)
 8002186:	f003 fc96 	bl	8005ab6 <HAL_SPI_TransmitReceive>

		// For write command, confirm the AFE received the command by checking every single byte
		commReceived = true;
 800218a:	2301      	movs	r3, #1
 800218c:	75fb      	strb	r3, [r7, #23]
		for (int i = 0; i < arrSize; i++)
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	e00e      	b.n	80021b2 <AFETransmitWriteCmd+0x5a>
		{
			if (txBytes[i] != rxBytes[i]) commReceived = false; // If any mismatch occurs, flag it and retransmit
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	68fa      	ldr	r2, [r7, #12]
 8002198:	4413      	add	r3, r2
 800219a:	781a      	ldrb	r2, [r3, #0]
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	68b9      	ldr	r1, [r7, #8]
 80021a0:	440b      	add	r3, r1
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d001      	beq.n	80021ac <AFETransmitWriteCmd+0x54>
 80021a8:	2300      	movs	r3, #0
 80021aa:	75fb      	strb	r3, [r7, #23]
		for (int i = 0; i < arrSize; i++)
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	3301      	adds	r3, #1
 80021b0:	613b      	str	r3, [r7, #16]
 80021b2:	79fb      	ldrb	r3, [r7, #7]
 80021b4:	693a      	ldr	r2, [r7, #16]
 80021b6:	429a      	cmp	r2, r3
 80021b8:	dbec      	blt.n	8002194 <AFETransmitWriteCmd+0x3c>
		}

		// Pull NSS high and wait for transaction to be processed
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80021ba:	2201      	movs	r2, #1
 80021bc:	2101      	movs	r1, #1
 80021be:	4808      	ldr	r0, [pc, #32]	; (80021e0 <AFETransmitWriteCmd+0x88>)
 80021c0:	f002 fb1c 	bl	80047fc <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80021c4:	2001      	movs	r0, #1
 80021c6:	f000 fd71 	bl	8002cac <HAL_Delay>
	while (!commReceived)
 80021ca:	7dfb      	ldrb	r3, [r7, #23]
 80021cc:	f083 0301 	eor.w	r3, r3, #1
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1ca      	bne.n	800216c <AFETransmitWriteCmd+0x14>
	}
}
 80021d6:	bf00      	nop
 80021d8:	bf00      	nop
 80021da:	3718      	adds	r7, #24
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	48000400 	.word	0x48000400
 80021e4:	20000078 	.word	0x20000078

080021e8 <TransmitCellVoltages>:
/**
 * Helper function to transmit all the cell voltage readings over UART
 * @param volts Array containing the cell voltage readings
 * @param len Length of the provided array
 */
void TransmitCellVoltages(uint16_t *volts, uint8_t len) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	f5ad 6d87 	sub.w	sp, sp, #1080	; 0x438
 80021ee:	af02      	add	r7, sp, #8
 80021f0:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 80021f4:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 80021f8:	6018      	str	r0, [r3, #0]
 80021fa:	460a      	mov	r2, r1
 80021fc:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8002200:	f2a3 432d 	subw	r3, r3, #1069	; 0x42d
 8002204:	701a      	strb	r2, [r3, #0]
	char buffer[1024] = {0}; // Initialize buffer to store message
 8002206:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800220a:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	3304      	adds	r3, #4
 8002214:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8002218:	2100      	movs	r1, #0
 800221a:	4618      	mov	r0, r3
 800221c:	f004 fd4e 	bl	8006cbc <memset>
	char temp[32]; // Temporary buffer for each line

	for (int i = 1; i <= len; i++) {
 8002220:	2301      	movs	r3, #1
 8002222:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
 8002226:	e02a      	b.n	800227e <TransmitCellVoltages+0x96>
		// Format the data into a single line
		snprintf(temp, sizeof(temp), "CV%d: %d mV\n", i, volts[i-1]);
 8002228:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
 800222c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002230:	3b01      	subs	r3, #1
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	f507 6286 	add.w	r2, r7, #1072	; 0x430
 8002238:	f2a2 422c 	subw	r2, r2, #1068	; 0x42c
 800223c:	6812      	ldr	r2, [r2, #0]
 800223e:	4413      	add	r3, r2
 8002240:	881b      	ldrh	r3, [r3, #0]
 8002242:	f107 000c 	add.w	r0, r7, #12
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
 800224c:	4a1a      	ldr	r2, [pc, #104]	; (80022b8 <TransmitCellVoltages+0xd0>)
 800224e:	2120      	movs	r1, #32
 8002250:	f004 fd00 	bl	8006c54 <sniprintf>
		// Append the formatted data to the buffer
		strncat(buffer, temp, sizeof(buffer) - strlen(buffer) - 1);
 8002254:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002258:	4618      	mov	r0, r3
 800225a:	f7fd ffb9 	bl	80001d0 <strlen>
 800225e:	4603      	mov	r3, r0
 8002260:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 8002264:	3303      	adds	r3, #3
 8002266:	f107 010c 	add.w	r1, r7, #12
 800226a:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 800226e:	461a      	mov	r2, r3
 8002270:	f004 fd2c 	bl	8006ccc <strncat>
	for (int i = 1; i <= len; i++) {
 8002274:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
 8002278:	3301      	adds	r3, #1
 800227a:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
 800227e:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8002282:	f2a3 432d 	subw	r3, r3, #1069	; 0x42d
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	f8d7 242c 	ldr.w	r2, [r7, #1068]	; 0x42c
 800228c:	429a      	cmp	r2, r3
 800228e:	ddcb      	ble.n	8002228 <TransmitCellVoltages+0x40>
	}

	// Transmit the final message over UART
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8002290:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002294:	4618      	mov	r0, r3
 8002296:	f7fd ff9b 	bl	80001d0 <strlen>
 800229a:	4603      	mov	r3, r0
 800229c:	b29a      	uxth	r2, r3
 800229e:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80022a2:	f04f 33ff 	mov.w	r3, #4294967295
 80022a6:	4805      	ldr	r0, [pc, #20]	; (80022bc <TransmitCellVoltages+0xd4>)
 80022a8:	f003 ffda 	bl	8006260 <HAL_UART_Transmit>
}
 80022ac:	bf00      	nop
 80022ae:	f507 6786 	add.w	r7, r7, #1072	; 0x430
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	08007a58 	.word	0x08007a58
 80022bc:	200000dc 	.word	0x200000dc

080022c0 <TransmitTemperatures>:

	// Transmit the final message over UART
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
}

void TransmitTemperatures(int16_t *temps, uint8_t len) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	f5ad 6d88 	sub.w	sp, sp, #1088	; 0x440
 80022c6:	af02      	add	r7, sp, #8
 80022c8:	f507 6387 	add.w	r3, r7, #1080	; 0x438
 80022cc:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 80022d0:	6018      	str	r0, [r3, #0]
 80022d2:	460a      	mov	r2, r1
 80022d4:	f507 6387 	add.w	r3, r7, #1080	; 0x438
 80022d8:	f2a3 4335 	subw	r3, r3, #1077	; 0x435
 80022dc:	701a      	strb	r2, [r3, #0]
	char buffer[1024] = {0}; // Initialize buffer to store message
 80022de:	f507 6387 	add.w	r3, r7, #1080	; 0x438
 80022e2:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 80022e6:	2200      	movs	r2, #0
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	3304      	adds	r3, #4
 80022ec:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 80022f0:	2100      	movs	r1, #0
 80022f2:	4618      	mov	r0, r3
 80022f4:	f004 fce2 	bl	8006cbc <memset>
	char temp[32]; // Temporary buffer for each line

	// Separate variables for integer part and decimal part of temperature reading
	int16_t degC = 0;
 80022f8:	2300      	movs	r3, #0
 80022fa:	f8a7 342e 	strh.w	r3, [r7, #1070]	; 0x42e
	int16_t deg_int = 0;
 80022fe:	2300      	movs	r3, #0
 8002300:	f8a7 342c 	strh.w	r3, [r7, #1068]	; 0x42c
	int16_t deg_dec = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	f8a7 3436 	strh.w	r3, [r7, #1078]	; 0x436

	for (int i = 1; i <= len; i++) {
 800230a:	2301      	movs	r3, #1
 800230c:	f8c7 3430 	str.w	r3, [r7, #1072]	; 0x430
 8002310:	e05f      	b.n	80023d2 <TransmitTemperatures+0x112>
		// Convert from Kelvin into Celsius
		degC = temps[i-1] - 2731;
 8002312:	f8d7 3430 	ldr.w	r3, [r7, #1072]	; 0x430
 8002316:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800231a:	3b01      	subs	r3, #1
 800231c:	005b      	lsls	r3, r3, #1
 800231e:	f507 6287 	add.w	r2, r7, #1080	; 0x438
 8002322:	f2a2 4234 	subw	r2, r2, #1076	; 0x434
 8002326:	6812      	ldr	r2, [r2, #0]
 8002328:	4413      	add	r3, r2
 800232a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800232e:	b29b      	uxth	r3, r3
 8002330:	f6a3 23ab 	subw	r3, r3, #2731	; 0xaab
 8002334:	b29b      	uxth	r3, r3
 8002336:	f8a7 342e 	strh.w	r3, [r7, #1070]	; 0x42e
		deg_int = degC / 10;
 800233a:	f9b7 342e 	ldrsh.w	r3, [r7, #1070]	; 0x42e
 800233e:	4a33      	ldr	r2, [pc, #204]	; (800240c <TransmitTemperatures+0x14c>)
 8002340:	fb82 1203 	smull	r1, r2, r2, r3
 8002344:	1092      	asrs	r2, r2, #2
 8002346:	17db      	asrs	r3, r3, #31
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	f8a7 342c 	strh.w	r3, [r7, #1068]	; 0x42c
		deg_dec = degC % 10;
 800234e:	f9b7 242e 	ldrsh.w	r2, [r7, #1070]	; 0x42e
 8002352:	4b2e      	ldr	r3, [pc, #184]	; (800240c <TransmitTemperatures+0x14c>)
 8002354:	fb83 1302 	smull	r1, r3, r3, r2
 8002358:	1099      	asrs	r1, r3, #2
 800235a:	17d3      	asrs	r3, r2, #31
 800235c:	1ac9      	subs	r1, r1, r3
 800235e:	460b      	mov	r3, r1
 8002360:	009b      	lsls	r3, r3, #2
 8002362:	440b      	add	r3, r1
 8002364:	005b      	lsls	r3, r3, #1
 8002366:	1ad3      	subs	r3, r2, r3
 8002368:	f8a7 3436 	strh.w	r3, [r7, #1078]	; 0x436
		// If temperature is negative, keep the decimal part positive
		if (degC < 0 && deg_dec != 0) deg_dec = abs(deg_dec);
 800236c:	f9b7 342e 	ldrsh.w	r3, [r7, #1070]	; 0x42e
 8002370:	2b00      	cmp	r3, #0
 8002372:	da0b      	bge.n	800238c <TransmitTemperatures+0xcc>
 8002374:	f9b7 3436 	ldrsh.w	r3, [r7, #1078]	; 0x436
 8002378:	2b00      	cmp	r3, #0
 800237a:	d007      	beq.n	800238c <TransmitTemperatures+0xcc>
 800237c:	f9b7 3436 	ldrsh.w	r3, [r7, #1078]	; 0x436
 8002380:	2b00      	cmp	r3, #0
 8002382:	bfb8      	it	lt
 8002384:	425b      	neglt	r3, r3
 8002386:	b29b      	uxth	r3, r3
 8002388:	f8a7 3436 	strh.w	r3, [r7, #1078]	; 0x436

		// Format the data into a single line
		snprintf(temp, sizeof(temp), "TS%d: %d.%d C\n", i, deg_int, deg_dec);
 800238c:	f9b7 342c 	ldrsh.w	r3, [r7, #1068]	; 0x42c
 8002390:	f9b7 2436 	ldrsh.w	r2, [r7, #1078]	; 0x436
 8002394:	f107 000c 	add.w	r0, r7, #12
 8002398:	9201      	str	r2, [sp, #4]
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	f8d7 3430 	ldr.w	r3, [r7, #1072]	; 0x430
 80023a0:	4a1b      	ldr	r2, [pc, #108]	; (8002410 <TransmitTemperatures+0x150>)
 80023a2:	2120      	movs	r1, #32
 80023a4:	f004 fc56 	bl	8006c54 <sniprintf>
		// Append the formatted data to the buffer
		strncat(buffer, temp, sizeof(buffer) - strlen(buffer) - 1);
 80023a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fd ff0f 	bl	80001d0 <strlen>
 80023b2:	4603      	mov	r3, r0
 80023b4:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 80023b8:	3303      	adds	r3, #3
 80023ba:	f107 010c 	add.w	r1, r7, #12
 80023be:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80023c2:	461a      	mov	r2, r3
 80023c4:	f004 fc82 	bl	8006ccc <strncat>
	for (int i = 1; i <= len; i++) {
 80023c8:	f8d7 3430 	ldr.w	r3, [r7, #1072]	; 0x430
 80023cc:	3301      	adds	r3, #1
 80023ce:	f8c7 3430 	str.w	r3, [r7, #1072]	; 0x430
 80023d2:	f507 6387 	add.w	r3, r7, #1080	; 0x438
 80023d6:	f2a3 4335 	subw	r3, r3, #1077	; 0x435
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	f8d7 2430 	ldr.w	r2, [r7, #1072]	; 0x430
 80023e0:	429a      	cmp	r2, r3
 80023e2:	dd96      	ble.n	8002312 <TransmitTemperatures+0x52>
	}

	// Transmit the final message over UART
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80023e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7fd fef1 	bl	80001d0 <strlen>
 80023ee:	4603      	mov	r3, r0
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80023f6:	f04f 33ff 	mov.w	r3, #4294967295
 80023fa:	4806      	ldr	r0, [pc, #24]	; (8002414 <TransmitTemperatures+0x154>)
 80023fc:	f003 ff30 	bl	8006260 <HAL_UART_Transmit>
}
 8002400:	bf00      	nop
 8002402:	f507 6787 	add.w	r7, r7, #1080	; 0x438
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	66666667 	.word	0x66666667
 8002410:	08007a78 	.word	0x08007a78
 8002414:	200000dc 	.word	0x200000dc

08002418 <TransmitSafetyStatusA>:

/**
 * Helper function to transmit UART messages corresponding to any faults detected in the
 * Safety Status A register
 */
void TransmitSafetyStatusA(void) {
 8002418:	b5b0      	push	{r4, r5, r7, lr}
 800241a:	b098      	sub	sp, #96	; 0x60
 800241c:	af00      	add	r7, sp, #0
	// Read the bits of the Safety Status A register and transmit the appropriate message
	// if the corresponding fault was triggered
	uint8_t statusA[1] = {0};
 800241e:	2300      	movs	r3, #0
 8002420:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	DirectCmdRead(0x03, statusA, 1);
 8002424:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002428:	2201      	movs	r2, #1
 800242a:	4619      	mov	r1, r3
 800242c:	2003      	movs	r0, #3
 800242e:	f7ff fc31 	bl	8001c94 <DirectCmdRead>

	// Short Circuit Discharge
	if (statusA[0] & (1 << 7)) {
 8002432:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002436:	b25b      	sxtb	r3, r3
 8002438:	2b00      	cmp	r3, #0
 800243a:	da0d      	bge.n	8002458 <TransmitSafetyStatusA+0x40>
		uint8_t msg[] = "SCD fault triggered! Discharging will be disabled for a moment...\n";
 800243c:	4a33      	ldr	r2, [pc, #204]	; (800250c <TransmitSafetyStatusA+0xf4>)
 800243e:	1d3b      	adds	r3, r7, #4
 8002440:	4611      	mov	r1, r2
 8002442:	2243      	movs	r2, #67	; 0x43
 8002444:	4618      	mov	r0, r3
 8002446:	f004 fc81 	bl	8006d4c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 800244a:	1d39      	adds	r1, r7, #4
 800244c:	f04f 33ff 	mov.w	r3, #4294967295
 8002450:	2242      	movs	r2, #66	; 0x42
 8002452:	482f      	ldr	r0, [pc, #188]	; (8002510 <TransmitSafetyStatusA+0xf8>)
 8002454:	f003 ff04 	bl	8006260 <HAL_UART_Transmit>
	}
	// Overcurrent in Discharge 1st Tier
	if (statusA[0] & (1 << 5)) {
 8002458:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800245c:	f003 0320 	and.w	r3, r3, #32
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00d      	beq.n	8002480 <TransmitSafetyStatusA+0x68>
		uint8_t msg[] = "OCD1 fault triggered! Discharging will be disabled for a moment...\n";
 8002464:	4a2b      	ldr	r2, [pc, #172]	; (8002514 <TransmitSafetyStatusA+0xfc>)
 8002466:	1d3b      	adds	r3, r7, #4
 8002468:	4611      	mov	r1, r2
 800246a:	2244      	movs	r2, #68	; 0x44
 800246c:	4618      	mov	r0, r3
 800246e:	f004 fc6d 	bl	8006d4c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 8002472:	1d39      	adds	r1, r7, #4
 8002474:	f04f 33ff 	mov.w	r3, #4294967295
 8002478:	2243      	movs	r2, #67	; 0x43
 800247a:	4825      	ldr	r0, [pc, #148]	; (8002510 <TransmitSafetyStatusA+0xf8>)
 800247c:	f003 fef0 	bl	8006260 <HAL_UART_Transmit>
	}
	// Overcurrent in Charge
	if (statusA[0] & (1 << 4)) {
 8002480:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002484:	f003 0310 	and.w	r3, r3, #16
 8002488:	2b00      	cmp	r3, #0
 800248a:	d013      	beq.n	80024b4 <TransmitSafetyStatusA+0x9c>
		uint8_t msg[] = "OCC fault triggered! Charging will be disabled for a moment...\n";
 800248c:	4b22      	ldr	r3, [pc, #136]	; (8002518 <TransmitSafetyStatusA+0x100>)
 800248e:	1d3c      	adds	r4, r7, #4
 8002490:	461d      	mov	r5, r3
 8002492:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002494:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002496:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002498:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800249a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800249c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800249e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80024a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 80024a6:	1d39      	adds	r1, r7, #4
 80024a8:	f04f 33ff 	mov.w	r3, #4294967295
 80024ac:	223f      	movs	r2, #63	; 0x3f
 80024ae:	4818      	ldr	r0, [pc, #96]	; (8002510 <TransmitSafetyStatusA+0xf8>)
 80024b0:	f003 fed6 	bl	8006260 <HAL_UART_Transmit>
	}
	// Cell Overvoltage
	if (statusA[0] & (1 << 3)) {
 80024b4:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80024b8:	f003 0308 	and.w	r3, r3, #8
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d00d      	beq.n	80024dc <TransmitSafetyStatusA+0xc4>
		uint8_t msg[] = "COV fault triggered! Charging will be disabled until voltage drops sufficiently.\n";
 80024c0:	4a16      	ldr	r2, [pc, #88]	; (800251c <TransmitSafetyStatusA+0x104>)
 80024c2:	1d3b      	adds	r3, r7, #4
 80024c4:	4611      	mov	r1, r2
 80024c6:	2252      	movs	r2, #82	; 0x52
 80024c8:	4618      	mov	r0, r3
 80024ca:	f004 fc3f 	bl	8006d4c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 80024ce:	1d39      	adds	r1, r7, #4
 80024d0:	f04f 33ff 	mov.w	r3, #4294967295
 80024d4:	2251      	movs	r2, #81	; 0x51
 80024d6:	480e      	ldr	r0, [pc, #56]	; (8002510 <TransmitSafetyStatusA+0xf8>)
 80024d8:	f003 fec2 	bl	8006260 <HAL_UART_Transmit>
	}
	// Cell Undervoltage
	if (statusA[0] & (1 << 2)) {
 80024dc:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d00d      	beq.n	8002504 <TransmitSafetyStatusA+0xec>
		uint8_t msg[] = "CUV fault triggered! Discharging will be disabled until voltage rises sufficiently.\n";
 80024e8:	4a0d      	ldr	r2, [pc, #52]	; (8002520 <TransmitSafetyStatusA+0x108>)
 80024ea:	1d3b      	adds	r3, r7, #4
 80024ec:	4611      	mov	r1, r2
 80024ee:	2255      	movs	r2, #85	; 0x55
 80024f0:	4618      	mov	r0, r3
 80024f2:	f004 fc2b 	bl	8006d4c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 80024f6:	1d39      	adds	r1, r7, #4
 80024f8:	f04f 33ff 	mov.w	r3, #4294967295
 80024fc:	2254      	movs	r2, #84	; 0x54
 80024fe:	4804      	ldr	r0, [pc, #16]	; (8002510 <TransmitSafetyStatusA+0xf8>)
 8002500:	f003 feae 	bl	8006260 <HAL_UART_Transmit>
	}
}
 8002504:	bf00      	nop
 8002506:	3760      	adds	r7, #96	; 0x60
 8002508:	46bd      	mov	sp, r7
 800250a:	bdb0      	pop	{r4, r5, r7, pc}
 800250c:	08007a88 	.word	0x08007a88
 8002510:	200000dc 	.word	0x200000dc
 8002514:	08007acc 	.word	0x08007acc
 8002518:	08007b10 	.word	0x08007b10
 800251c:	08007b50 	.word	0x08007b50
 8002520:	08007ba4 	.word	0x08007ba4

08002524 <TransmitSafetyStatusB>:

/**
 * Helper function to transmit UART messages corresponding to any faults detected in the
 * Safety Status B register
 */
void TransmitSafetyStatusB(void) {
 8002524:	b5b0      	push	{r4, r5, r7, lr}
 8002526:	b098      	sub	sp, #96	; 0x60
 8002528:	af00      	add	r7, sp, #0
	// Read the bits of the Safety Status B register and transmit the appropriate message
	// if the corresponding fault was triggered
	uint8_t statusB[1] = {0};
 800252a:	2300      	movs	r3, #0
 800252c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	DirectCmdRead(0x05, statusB, 1);
 8002530:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002534:	2201      	movs	r2, #1
 8002536:	4619      	mov	r1, r3
 8002538:	2005      	movs	r0, #5
 800253a:	f7ff fbab 	bl	8001c94 <DirectCmdRead>

	// FET Overtemperature
	if (statusB[0] & (1 << 7)) {
 800253e:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002542:	b25b      	sxtb	r3, r3
 8002544:	2b00      	cmp	r3, #0
 8002546:	da0d      	bge.n	8002564 <TransmitSafetyStatusB+0x40>
		uint8_t msg[] = "OTF fault triggered! Discharging will be disabled for a moment...\n";
 8002548:	4a47      	ldr	r2, [pc, #284]	; (8002668 <TransmitSafetyStatusB+0x144>)
 800254a:	1d3b      	adds	r3, r7, #4
 800254c:	4611      	mov	r1, r2
 800254e:	2243      	movs	r2, #67	; 0x43
 8002550:	4618      	mov	r0, r3
 8002552:	f004 fbfb 	bl	8006d4c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 8002556:	1d39      	adds	r1, r7, #4
 8002558:	f04f 33ff 	mov.w	r3, #4294967295
 800255c:	2242      	movs	r2, #66	; 0x42
 800255e:	4843      	ldr	r0, [pc, #268]	; (800266c <TransmitSafetyStatusB+0x148>)
 8002560:	f003 fe7e 	bl	8006260 <HAL_UART_Transmit>
	}
	// Internal Overtemperature
	if (statusB[0] & (1 << 6)) {
 8002564:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800256c:	2b00      	cmp	r3, #0
 800256e:	d00d      	beq.n	800258c <TransmitSafetyStatusB+0x68>
		uint8_t msg[] = "OTINT fault triggered! All AFE operations will be disabled for a moment...\n";
 8002570:	4a3f      	ldr	r2, [pc, #252]	; (8002670 <TransmitSafetyStatusB+0x14c>)
 8002572:	1d3b      	adds	r3, r7, #4
 8002574:	4611      	mov	r1, r2
 8002576:	224c      	movs	r2, #76	; 0x4c
 8002578:	4618      	mov	r0, r3
 800257a:	f004 fbe7 	bl	8006d4c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 800257e:	1d39      	adds	r1, r7, #4
 8002580:	f04f 33ff 	mov.w	r3, #4294967295
 8002584:	224b      	movs	r2, #75	; 0x4b
 8002586:	4839      	ldr	r0, [pc, #228]	; (800266c <TransmitSafetyStatusB+0x148>)
 8002588:	f003 fe6a 	bl	8006260 <HAL_UART_Transmit>
	}
	// Overtemperature in Discharge
	if (statusB[0] & (1 << 5)) {
 800258c:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002590:	f003 0320 	and.w	r3, r3, #32
 8002594:	2b00      	cmp	r3, #0
 8002596:	d00d      	beq.n	80025b4 <TransmitSafetyStatusB+0x90>
		uint8_t msg[] = "OTD fault triggered! Discharging will be disabled for a moment...\n";
 8002598:	4a36      	ldr	r2, [pc, #216]	; (8002674 <TransmitSafetyStatusB+0x150>)
 800259a:	1d3b      	adds	r3, r7, #4
 800259c:	4611      	mov	r1, r2
 800259e:	2243      	movs	r2, #67	; 0x43
 80025a0:	4618      	mov	r0, r3
 80025a2:	f004 fbd3 	bl	8006d4c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 80025a6:	1d39      	adds	r1, r7, #4
 80025a8:	f04f 33ff 	mov.w	r3, #4294967295
 80025ac:	2242      	movs	r2, #66	; 0x42
 80025ae:	482f      	ldr	r0, [pc, #188]	; (800266c <TransmitSafetyStatusB+0x148>)
 80025b0:	f003 fe56 	bl	8006260 <HAL_UART_Transmit>
	}
	// Overtemperature in Charge
	if (statusB[0] & (1 << 4)) {
 80025b4:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80025b8:	f003 0310 	and.w	r3, r3, #16
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d013      	beq.n	80025e8 <TransmitSafetyStatusB+0xc4>
		uint8_t msg[] = "OTC fault triggered! Charging will be disabled for a moment...\n";
 80025c0:	4b2d      	ldr	r3, [pc, #180]	; (8002678 <TransmitSafetyStatusB+0x154>)
 80025c2:	1d3c      	adds	r4, r7, #4
 80025c4:	461d      	mov	r5, r3
 80025c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025d2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80025d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 80025da:	1d39      	adds	r1, r7, #4
 80025dc:	f04f 33ff 	mov.w	r3, #4294967295
 80025e0:	223f      	movs	r2, #63	; 0x3f
 80025e2:	4822      	ldr	r0, [pc, #136]	; (800266c <TransmitSafetyStatusB+0x148>)
 80025e4:	f003 fe3c 	bl	8006260 <HAL_UART_Transmit>
	}
	// Internal Undertemperature
	if (statusB[0] & (1 << 2)) {
 80025e8:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80025ec:	f003 0304 	and.w	r3, r3, #4
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d00d      	beq.n	8002610 <TransmitSafetyStatusB+0xec>
		uint8_t msg[] = "UTINT fault triggered! All AFE operations will be disabled for a moment...\n";
 80025f4:	4a21      	ldr	r2, [pc, #132]	; (800267c <TransmitSafetyStatusB+0x158>)
 80025f6:	1d3b      	adds	r3, r7, #4
 80025f8:	4611      	mov	r1, r2
 80025fa:	224c      	movs	r2, #76	; 0x4c
 80025fc:	4618      	mov	r0, r3
 80025fe:	f004 fba5 	bl	8006d4c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 8002602:	1d39      	adds	r1, r7, #4
 8002604:	f04f 33ff 	mov.w	r3, #4294967295
 8002608:	224b      	movs	r2, #75	; 0x4b
 800260a:	4818      	ldr	r0, [pc, #96]	; (800266c <TransmitSafetyStatusB+0x148>)
 800260c:	f003 fe28 	bl	8006260 <HAL_UART_Transmit>
	}
	// Undertemperature in Discharge
	if (statusB[0] & (1 << 1)) {
 8002610:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d00d      	beq.n	8002638 <TransmitSafetyStatusB+0x114>
		uint8_t msg[] = "UTD fault triggered! No operational changes, but prolonged operation is not advised.\n";
 800261c:	4a18      	ldr	r2, [pc, #96]	; (8002680 <TransmitSafetyStatusB+0x15c>)
 800261e:	1d3b      	adds	r3, r7, #4
 8002620:	4611      	mov	r1, r2
 8002622:	2256      	movs	r2, #86	; 0x56
 8002624:	4618      	mov	r0, r3
 8002626:	f004 fb91 	bl	8006d4c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 800262a:	1d39      	adds	r1, r7, #4
 800262c:	f04f 33ff 	mov.w	r3, #4294967295
 8002630:	2255      	movs	r2, #85	; 0x55
 8002632:	480e      	ldr	r0, [pc, #56]	; (800266c <TransmitSafetyStatusB+0x148>)
 8002634:	f003 fe14 	bl	8006260 <HAL_UART_Transmit>
	}
	// Undertemperature in Charge
	if (statusB[0] & 0x01) {
 8002638:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800263c:	f003 0301 	and.w	r3, r3, #1
 8002640:	2b00      	cmp	r3, #0
 8002642:	d00d      	beq.n	8002660 <TransmitSafetyStatusB+0x13c>
		uint8_t msg[] = "UTC fault triggered! No operational changes, but prolonged operation is not advised.\n";
 8002644:	4a0f      	ldr	r2, [pc, #60]	; (8002684 <TransmitSafetyStatusB+0x160>)
 8002646:	1d3b      	adds	r3, r7, #4
 8002648:	4611      	mov	r1, r2
 800264a:	2256      	movs	r2, #86	; 0x56
 800264c:	4618      	mov	r0, r3
 800264e:	f004 fb7d 	bl	8006d4c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 8002652:	1d39      	adds	r1, r7, #4
 8002654:	f04f 33ff 	mov.w	r3, #4294967295
 8002658:	2255      	movs	r2, #85	; 0x55
 800265a:	4804      	ldr	r0, [pc, #16]	; (800266c <TransmitSafetyStatusB+0x148>)
 800265c:	f003 fe00 	bl	8006260 <HAL_UART_Transmit>
	}
}
 8002660:	bf00      	nop
 8002662:	3760      	adds	r7, #96	; 0x60
 8002664:	46bd      	mov	sp, r7
 8002666:	bdb0      	pop	{r4, r5, r7, pc}
 8002668:	08007bfc 	.word	0x08007bfc
 800266c:	200000dc 	.word	0x200000dc
 8002670:	08007c40 	.word	0x08007c40
 8002674:	08007c8c 	.word	0x08007c8c
 8002678:	08007cd0 	.word	0x08007cd0
 800267c:	08007d10 	.word	0x08007d10
 8002680:	08007d5c 	.word	0x08007d5c
 8002684:	08007db4 	.word	0x08007db4

08002688 <T4_Acquire>:

int16_t T4_Acquire(void) {
 8002688:	b5b0      	push	{r4, r5, r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
    uint32_t adcValue = 0;
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
    float T4_volt = 0.0;
 8002692:	f04f 0300 	mov.w	r3, #0
 8002696:	60fb      	str	r3, [r7, #12]
    float T4_res = 0.0;
 8002698:	f04f 0300 	mov.w	r3, #0
 800269c:	60bb      	str	r3, [r7, #8]
    float T4_temp = 0.0;
 800269e:	f04f 0300 	mov.w	r3, #0
 80026a2:	607b      	str	r3, [r7, #4]
    int16_t T4 = 0;
 80026a4:	2300      	movs	r3, #0
 80026a6:	82fb      	strh	r3, [r7, #22]

    // Start ADC conversion
    if (HAL_ADC_Start(&hadc1) != HAL_OK) {
 80026a8:	485f      	ldr	r0, [pc, #380]	; (8002828 <T4_Acquire+0x1a0>)
 80026aa:	f000 feb1 	bl	8003410 <HAL_ADC_Start>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <T4_Acquire+0x30>
        // Start error
        Error_Handler();
 80026b4:	f000 f8be 	bl	8002834 <Error_Handler>
    }

    // Poll for end of conversion
    if (HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY) == HAL_OK) {
 80026b8:	f04f 31ff 	mov.w	r1, #4294967295
 80026bc:	485a      	ldr	r0, [pc, #360]	; (8002828 <T4_Acquire+0x1a0>)
 80026be:	f000 ff95 	bl	80035ec <HAL_ADC_PollForConversion>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	f040 808a 	bne.w	80027de <T4_Acquire+0x156>
        // Read the ADC conversion result (12-bit resolution)
        adcValue = HAL_ADC_GetValue(&hadc1);
 80026ca:	4857      	ldr	r0, [pc, #348]	; (8002828 <T4_Acquire+0x1a0>)
 80026cc:	f001 f866 	bl	800379c <HAL_ADC_GetValue>
 80026d0:	6138      	str	r0, [r7, #16]

        // Convert ADC value to voltage (divide by max. ADC counts, multiply by VREF (3.3V))
        T4_volt = ((float)adcValue / 4095.0) * V_REF;
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	ee07 3a90 	vmov	s15, r3
 80026d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026dc:	ee17 0a90 	vmov	r0, s15
 80026e0:	f7fd ff32 	bl	8000548 <__aeabi_f2d>
 80026e4:	a342      	add	r3, pc, #264	; (adr r3, 80027f0 <T4_Acquire+0x168>)
 80026e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026ea:	f7fe f8af 	bl	800084c <__aeabi_ddiv>
 80026ee:	4602      	mov	r2, r0
 80026f0:	460b      	mov	r3, r1
 80026f2:	4610      	mov	r0, r2
 80026f4:	4619      	mov	r1, r3
 80026f6:	a340      	add	r3, pc, #256	; (adr r3, 80027f8 <T4_Acquire+0x170>)
 80026f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fc:	f7fd ff7c 	bl	80005f8 <__aeabi_dmul>
 8002700:	4602      	mov	r2, r0
 8002702:	460b      	mov	r3, r1
 8002704:	4610      	mov	r0, r2
 8002706:	4619      	mov	r1, r3
 8002708:	f7fe fa4e 	bl	8000ba8 <__aeabi_d2f>
 800270c:	4603      	mov	r3, r0
 800270e:	60fb      	str	r3, [r7, #12]
        // Calculate thermistor resistance based on voltage (voltage divider rearranged)
        T4_res = T4_PU_R * (T4_volt / (T4_PU_V - T4_volt));
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f7fd ff19 	bl	8000548 <__aeabi_f2d>
 8002716:	4604      	mov	r4, r0
 8002718:	460d      	mov	r5, r1
 800271a:	68f8      	ldr	r0, [r7, #12]
 800271c:	f7fd ff14 	bl	8000548 <__aeabi_f2d>
 8002720:	4602      	mov	r2, r0
 8002722:	460b      	mov	r3, r1
 8002724:	a136      	add	r1, pc, #216	; (adr r1, 8002800 <T4_Acquire+0x178>)
 8002726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800272a:	f7fd fdad 	bl	8000288 <__aeabi_dsub>
 800272e:	4602      	mov	r2, r0
 8002730:	460b      	mov	r3, r1
 8002732:	4620      	mov	r0, r4
 8002734:	4629      	mov	r1, r5
 8002736:	f7fe f889 	bl	800084c <__aeabi_ddiv>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	4610      	mov	r0, r2
 8002740:	4619      	mov	r1, r3
 8002742:	a331      	add	r3, pc, #196	; (adr r3, 8002808 <T4_Acquire+0x180>)
 8002744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002748:	f7fd ff56 	bl	80005f8 <__aeabi_dmul>
 800274c:	4602      	mov	r2, r0
 800274e:	460b      	mov	r3, r1
 8002750:	4610      	mov	r0, r2
 8002752:	4619      	mov	r1, r3
 8002754:	f7fe fa28 	bl	8000ba8 <__aeabi_d2f>
 8002758:	4603      	mov	r3, r0
 800275a:	60bb      	str	r3, [r7, #8]
        // Using thermistor's beta value, calculate the temperature
        T4_temp = 1.0 / ((1.0 / 298.15) + (log(T4_res / T4_R0)) / T4_BETA);
 800275c:	68b8      	ldr	r0, [r7, #8]
 800275e:	f7fd fef3 	bl	8000548 <__aeabi_f2d>
 8002762:	a32b      	add	r3, pc, #172	; (adr r3, 8002810 <T4_Acquire+0x188>)
 8002764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002768:	f7fe f870 	bl	800084c <__aeabi_ddiv>
 800276c:	4602      	mov	r2, r0
 800276e:	460b      	mov	r3, r1
 8002770:	ec43 2b17 	vmov	d7, r2, r3
 8002774:	eeb0 0a47 	vmov.f32	s0, s14
 8002778:	eef0 0a67 	vmov.f32	s1, s15
 800277c:	f004 ff38 	bl	80075f0 <log>
 8002780:	ec51 0b10 	vmov	r0, r1, d0
 8002784:	a324      	add	r3, pc, #144	; (adr r3, 8002818 <T4_Acquire+0x190>)
 8002786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800278a:	f7fe f85f 	bl	800084c <__aeabi_ddiv>
 800278e:	4602      	mov	r2, r0
 8002790:	460b      	mov	r3, r1
 8002792:	4610      	mov	r0, r2
 8002794:	4619      	mov	r1, r3
 8002796:	a322      	add	r3, pc, #136	; (adr r3, 8002820 <T4_Acquire+0x198>)
 8002798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800279c:	f7fd fd76 	bl	800028c <__adddf3>
 80027a0:	4602      	mov	r2, r0
 80027a2:	460b      	mov	r3, r1
 80027a4:	f04f 0000 	mov.w	r0, #0
 80027a8:	4920      	ldr	r1, [pc, #128]	; (800282c <T4_Acquire+0x1a4>)
 80027aa:	f7fe f84f 	bl	800084c <__aeabi_ddiv>
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	4610      	mov	r0, r2
 80027b4:	4619      	mov	r1, r3
 80027b6:	f7fe f9f7 	bl	8000ba8 <__aeabi_d2f>
 80027ba:	4603      	mov	r3, r0
 80027bc:	607b      	str	r3, [r7, #4]
        // Convert value in Kelvin to 16-bit integer like the other temperature measurements (units of 0.1K)
        T4 = (int16_t)(T4_temp * 10.0);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f7fd fec2 	bl	8000548 <__aeabi_f2d>
 80027c4:	f04f 0200 	mov.w	r2, #0
 80027c8:	4b19      	ldr	r3, [pc, #100]	; (8002830 <T4_Acquire+0x1a8>)
 80027ca:	f7fd ff15 	bl	80005f8 <__aeabi_dmul>
 80027ce:	4602      	mov	r2, r0
 80027d0:	460b      	mov	r3, r1
 80027d2:	4610      	mov	r0, r2
 80027d4:	4619      	mov	r1, r3
 80027d6:	f7fe f9bf 	bl	8000b58 <__aeabi_d2iz>
 80027da:	4603      	mov	r3, r0
 80027dc:	82fb      	strh	r3, [r7, #22]
    }

    // Stop the ADC conversion
    HAL_ADC_Stop(&hadc1);
 80027de:	4812      	ldr	r0, [pc, #72]	; (8002828 <T4_Acquire+0x1a0>)
 80027e0:	f000 fed0 	bl	8003584 <HAL_ADC_Stop>

    return T4;
 80027e4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3718      	adds	r7, #24
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bdb0      	pop	{r4, r5, r7, pc}
 80027f0:	00000000 	.word	0x00000000
 80027f4:	40affe00 	.word	0x40affe00
 80027f8:	d2f1a9fc 	.word	0xd2f1a9fc
 80027fc:	4000624d 	.word	0x4000624d
 8002800:	66666666 	.word	0x66666666
 8002804:	400a6666 	.word	0x400a6666
 8002808:	00000000 	.word	0x00000000
 800280c:	40d16200 	.word	0x40d16200
 8002810:	00000000 	.word	0x00000000
 8002814:	40c38800 	.word	0x40c38800
 8002818:	00000000 	.word	0x00000000
 800281c:	40aad600 	.word	0x40aad600
 8002820:	dcb5db83 	.word	0xdcb5db83
 8002824:	3f6b79e1 	.word	0x3f6b79e1
 8002828:	20000164 	.word	0x20000164
 800282c:	3ff00000 	.word	0x3ff00000
 8002830:	40240000 	.word	0x40240000

08002834 <Error_Handler>:

/**
 * Error handler if a UART transmission error occurs
 * TODO: Implement this
 */
void Error_Handler(void) {
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
    // Stay in an infinite loop to allow for debugging
    while (1);
 8002838:	e7fe      	b.n	8002838 <Error_Handler+0x4>
	...

0800283c <HAL_GPIO_EXTI_Callback>:

/**
 * Callback function for handling an interrupt from a GPIO pin
 * @param GPIO_Pin The GPIO pin number where an interrupt was received
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	80fb      	strh	r3, [r7, #6]
	uint8_t msg[] = "Interrupt! ";
 8002846:	4a0c      	ldr	r2, [pc, #48]	; (8002878 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002848:	f107 030c 	add.w	r3, r7, #12
 800284c:	ca07      	ldmia	r2, {r0, r1, r2}
 800284e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 8002852:	f107 010c 	add.w	r1, r7, #12
 8002856:	f04f 33ff 	mov.w	r3, #4294967295
 800285a:	220b      	movs	r2, #11
 800285c:	4807      	ldr	r0, [pc, #28]	; (800287c <HAL_GPIO_EXTI_Callback+0x40>)
 800285e:	f003 fcff 	bl	8006260 <HAL_UART_Transmit>

	switch (GPIO_Pin) {
 8002862:	88fb      	ldrh	r3, [r7, #6]
 8002864:	2b10      	cmp	r3, #16
 8002866:	d102      	bne.n	800286e <HAL_GPIO_EXTI_Callback+0x32>
	case GPIO_PIN_4:
		logAlertsFlag = true;
 8002868:	4b05      	ldr	r3, [pc, #20]	; (8002880 <HAL_GPIO_EXTI_Callback+0x44>)
 800286a:	2201      	movs	r2, #1
 800286c:	701a      	strb	r2, [r3, #0]
	}
}
 800286e:	bf00      	nop
 8002870:	3718      	adds	r7, #24
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	08007e0c 	.word	0x08007e0c
 800287c:	200000dc 	.word	0x200000dc
 8002880:	200001c9 	.word	0x200001c9

08002884 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800288a:	4b0f      	ldr	r3, [pc, #60]	; (80028c8 <HAL_MspInit+0x44>)
 800288c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800288e:	4a0e      	ldr	r2, [pc, #56]	; (80028c8 <HAL_MspInit+0x44>)
 8002890:	f043 0301 	orr.w	r3, r3, #1
 8002894:	6613      	str	r3, [r2, #96]	; 0x60
 8002896:	4b0c      	ldr	r3, [pc, #48]	; (80028c8 <HAL_MspInit+0x44>)
 8002898:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	607b      	str	r3, [r7, #4]
 80028a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028a2:	4b09      	ldr	r3, [pc, #36]	; (80028c8 <HAL_MspInit+0x44>)
 80028a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028a6:	4a08      	ldr	r2, [pc, #32]	; (80028c8 <HAL_MspInit+0x44>)
 80028a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ac:	6593      	str	r3, [r2, #88]	; 0x58
 80028ae:	4b06      	ldr	r3, [pc, #24]	; (80028c8 <HAL_MspInit+0x44>)
 80028b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028b6:	603b      	str	r3, [r7, #0]
 80028b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	40021000 	.word	0x40021000

080028cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b08a      	sub	sp, #40	; 0x28
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d4:	f107 0314 	add.w	r3, r7, #20
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	605a      	str	r2, [r3, #4]
 80028de:	609a      	str	r2, [r3, #8]
 80028e0:	60da      	str	r2, [r3, #12]
 80028e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a15      	ldr	r2, [pc, #84]	; (8002940 <HAL_ADC_MspInit+0x74>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d124      	bne.n	8002938 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80028ee:	4b15      	ldr	r3, [pc, #84]	; (8002944 <HAL_ADC_MspInit+0x78>)
 80028f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f2:	4a14      	ldr	r2, [pc, #80]	; (8002944 <HAL_ADC_MspInit+0x78>)
 80028f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028fa:	4b12      	ldr	r3, [pc, #72]	; (8002944 <HAL_ADC_MspInit+0x78>)
 80028fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002902:	613b      	str	r3, [r7, #16]
 8002904:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002906:	4b0f      	ldr	r3, [pc, #60]	; (8002944 <HAL_ADC_MspInit+0x78>)
 8002908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800290a:	4a0e      	ldr	r2, [pc, #56]	; (8002944 <HAL_ADC_MspInit+0x78>)
 800290c:	f043 0301 	orr.w	r3, r3, #1
 8002910:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002912:	4b0c      	ldr	r3, [pc, #48]	; (8002944 <HAL_ADC_MspInit+0x78>)
 8002914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	60fb      	str	r3, [r7, #12]
 800291c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800291e:	2310      	movs	r3, #16
 8002920:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002922:	230b      	movs	r3, #11
 8002924:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002926:	2300      	movs	r3, #0
 8002928:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800292a:	f107 0314 	add.w	r3, r7, #20
 800292e:	4619      	mov	r1, r3
 8002930:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002934:	f001 fdf0 	bl	8004518 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002938:	bf00      	nop
 800293a:	3728      	adds	r7, #40	; 0x28
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}
 8002940:	50040000 	.word	0x50040000
 8002944:	40021000 	.word	0x40021000

08002948 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b08a      	sub	sp, #40	; 0x28
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002950:	f107 0314 	add.w	r3, r7, #20
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]
 8002958:	605a      	str	r2, [r3, #4]
 800295a:	609a      	str	r2, [r3, #8]
 800295c:	60da      	str	r2, [r3, #12]
 800295e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a17      	ldr	r2, [pc, #92]	; (80029c4 <HAL_SPI_MspInit+0x7c>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d128      	bne.n	80029bc <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800296a:	4b17      	ldr	r3, [pc, #92]	; (80029c8 <HAL_SPI_MspInit+0x80>)
 800296c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800296e:	4a16      	ldr	r2, [pc, #88]	; (80029c8 <HAL_SPI_MspInit+0x80>)
 8002970:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002974:	6613      	str	r3, [r2, #96]	; 0x60
 8002976:	4b14      	ldr	r3, [pc, #80]	; (80029c8 <HAL_SPI_MspInit+0x80>)
 8002978:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800297a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002982:	4b11      	ldr	r3, [pc, #68]	; (80029c8 <HAL_SPI_MspInit+0x80>)
 8002984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002986:	4a10      	ldr	r2, [pc, #64]	; (80029c8 <HAL_SPI_MspInit+0x80>)
 8002988:	f043 0301 	orr.w	r3, r3, #1
 800298c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800298e:	4b0e      	ldr	r3, [pc, #56]	; (80029c8 <HAL_SPI_MspInit+0x80>)
 8002990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002992:	f003 0301 	and.w	r3, r3, #1
 8002996:	60fb      	str	r3, [r7, #12]
 8002998:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800299a:	23e0      	movs	r3, #224	; 0xe0
 800299c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299e:	2302      	movs	r3, #2
 80029a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a2:	2300      	movs	r3, #0
 80029a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a6:	2303      	movs	r3, #3
 80029a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029aa:	2305      	movs	r3, #5
 80029ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029ae:	f107 0314 	add.w	r3, r7, #20
 80029b2:	4619      	mov	r1, r3
 80029b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029b8:	f001 fdae 	bl	8004518 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80029bc:	bf00      	nop
 80029be:	3728      	adds	r7, #40	; 0x28
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40013000 	.word	0x40013000
 80029c8:	40021000 	.word	0x40021000

080029cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b096      	sub	sp, #88	; 0x58
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80029d8:	2200      	movs	r2, #0
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	605a      	str	r2, [r3, #4]
 80029de:	609a      	str	r2, [r3, #8]
 80029e0:	60da      	str	r2, [r3, #12]
 80029e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029e4:	f107 0310 	add.w	r3, r7, #16
 80029e8:	2234      	movs	r2, #52	; 0x34
 80029ea:	2100      	movs	r1, #0
 80029ec:	4618      	mov	r0, r3
 80029ee:	f004 f965 	bl	8006cbc <memset>
  if(huart->Instance==USART1)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a1e      	ldr	r2, [pc, #120]	; (8002a70 <HAL_UART_MspInit+0xa4>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d135      	bne.n	8002a68 <HAL_UART_MspInit+0x9c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029fc:	2301      	movs	r3, #1
 80029fe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a04:	f107 0310 	add.w	r3, r7, #16
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f002 fe2b 	bl	8005664 <HAL_RCCEx_PeriphCLKConfig>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002a14:	f7ff ff0e 	bl	8002834 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a18:	4b16      	ldr	r3, [pc, #88]	; (8002a74 <HAL_UART_MspInit+0xa8>)
 8002a1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a1c:	4a15      	ldr	r2, [pc, #84]	; (8002a74 <HAL_UART_MspInit+0xa8>)
 8002a1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a22:	6613      	str	r3, [r2, #96]	; 0x60
 8002a24:	4b13      	ldr	r3, [pc, #76]	; (8002a74 <HAL_UART_MspInit+0xa8>)
 8002a26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a2c:	60fb      	str	r3, [r7, #12]
 8002a2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a30:	4b10      	ldr	r3, [pc, #64]	; (8002a74 <HAL_UART_MspInit+0xa8>)
 8002a32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a34:	4a0f      	ldr	r2, [pc, #60]	; (8002a74 <HAL_UART_MspInit+0xa8>)
 8002a36:	f043 0302 	orr.w	r3, r3, #2
 8002a3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a3c:	4b0d      	ldr	r3, [pc, #52]	; (8002a74 <HAL_UART_MspInit+0xa8>)
 8002a3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	60bb      	str	r3, [r7, #8]
 8002a46:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a48:	23c0      	movs	r3, #192	; 0xc0
 8002a4a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a54:	2303      	movs	r3, #3
 8002a56:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a58:	2307      	movs	r3, #7
 8002a5a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a5c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002a60:	4619      	mov	r1, r3
 8002a62:	4805      	ldr	r0, [pc, #20]	; (8002a78 <HAL_UART_MspInit+0xac>)
 8002a64:	f001 fd58 	bl	8004518 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002a68:	bf00      	nop
 8002a6a:	3758      	adds	r7, #88	; 0x58
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	40013800 	.word	0x40013800
 8002a74:	40021000 	.word	0x40021000
 8002a78:	48000400 	.word	0x48000400

08002a7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a80:	e7fe      	b.n	8002a80 <NMI_Handler+0x4>

08002a82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a82:	b480      	push	{r7}
 8002a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a86:	e7fe      	b.n	8002a86 <HardFault_Handler+0x4>

08002a88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a8c:	e7fe      	b.n	8002a8c <MemManage_Handler+0x4>

08002a8e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a92:	e7fe      	b.n	8002a92 <BusFault_Handler+0x4>

08002a94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a94:	b480      	push	{r7}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a98:	e7fe      	b.n	8002a98 <UsageFault_Handler+0x4>

08002a9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a9e:	bf00      	nop
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr

08002aa8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002aac:	bf00      	nop
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002aba:	bf00      	nop
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ac8:	f000 f8d0 	bl	8002c6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002acc:	bf00      	nop
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002ad4:	2002      	movs	r0, #2
 8002ad6:	f001 fec3 	bl	8004860 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ae8:	4a14      	ldr	r2, [pc, #80]	; (8002b3c <_sbrk+0x5c>)
 8002aea:	4b15      	ldr	r3, [pc, #84]	; (8002b40 <_sbrk+0x60>)
 8002aec:	1ad3      	subs	r3, r2, r3
 8002aee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002af4:	4b13      	ldr	r3, [pc, #76]	; (8002b44 <_sbrk+0x64>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d102      	bne.n	8002b02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002afc:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <_sbrk+0x64>)
 8002afe:	4a12      	ldr	r2, [pc, #72]	; (8002b48 <_sbrk+0x68>)
 8002b00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b02:	4b10      	ldr	r3, [pc, #64]	; (8002b44 <_sbrk+0x64>)
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4413      	add	r3, r2
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d207      	bcs.n	8002b20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b10:	f004 f8f0 	bl	8006cf4 <__errno>
 8002b14:	4603      	mov	r3, r0
 8002b16:	220c      	movs	r2, #12
 8002b18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8002b1e:	e009      	b.n	8002b34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b20:	4b08      	ldr	r3, [pc, #32]	; (8002b44 <_sbrk+0x64>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b26:	4b07      	ldr	r3, [pc, #28]	; (8002b44 <_sbrk+0x64>)
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4413      	add	r3, r2
 8002b2e:	4a05      	ldr	r2, [pc, #20]	; (8002b44 <_sbrk+0x64>)
 8002b30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b32:	68fb      	ldr	r3, [r7, #12]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	3718      	adds	r7, #24
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}
 8002b3c:	2000a000 	.word	0x2000a000
 8002b40:	00000400 	.word	0x00000400
 8002b44:	200001cc 	.word	0x200001cc
 8002b48:	20000320 	.word	0x20000320

08002b4c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002b50:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <SystemInit+0x20>)
 8002b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b56:	4a05      	ldr	r2, [pc, #20]	; (8002b6c <SystemInit+0x20>)
 8002b58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002b60:	bf00      	nop
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	e000ed00 	.word	0xe000ed00

08002b70 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002b70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ba8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b74:	f7ff ffea 	bl	8002b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b78:	480c      	ldr	r0, [pc, #48]	; (8002bac <LoopForever+0x6>)
  ldr r1, =_edata
 8002b7a:	490d      	ldr	r1, [pc, #52]	; (8002bb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b7c:	4a0d      	ldr	r2, [pc, #52]	; (8002bb4 <LoopForever+0xe>)
  movs r3, #0
 8002b7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b80:	e002      	b.n	8002b88 <LoopCopyDataInit>

08002b82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b86:	3304      	adds	r3, #4

08002b88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b8c:	d3f9      	bcc.n	8002b82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b8e:	4a0a      	ldr	r2, [pc, #40]	; (8002bb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b90:	4c0a      	ldr	r4, [pc, #40]	; (8002bbc <LoopForever+0x16>)
  movs r3, #0
 8002b92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b94:	e001      	b.n	8002b9a <LoopFillZerobss>

08002b96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b98:	3204      	adds	r2, #4

08002b9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b9c:	d3fb      	bcc.n	8002b96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002b9e:	f004 f8af 	bl	8006d00 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ba2:	f7fe fa4d 	bl	8001040 <main>

08002ba6 <LoopForever>:

LoopForever:
    b LoopForever
 8002ba6:	e7fe      	b.n	8002ba6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002ba8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002bac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bb0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002bb4:	08007ea4 	.word	0x08007ea4
  ldr r2, =_sbss
 8002bb8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002bbc:	2000031c 	.word	0x2000031c

08002bc0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002bc0:	e7fe      	b.n	8002bc0 <ADC1_2_IRQHandler>

08002bc2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bc2:	b580      	push	{r7, lr}
 8002bc4:	b082      	sub	sp, #8
 8002bc6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bcc:	2003      	movs	r0, #3
 8002bce:	f001 fc61 	bl	8004494 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bd2:	200f      	movs	r0, #15
 8002bd4:	f000 f80e 	bl	8002bf4 <HAL_InitTick>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d002      	beq.n	8002be4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	71fb      	strb	r3, [r7, #7]
 8002be2:	e001      	b.n	8002be8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002be4:	f7ff fe4e 	bl	8002884 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002be8:	79fb      	ldrb	r3, [r7, #7]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3708      	adds	r7, #8
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
	...

08002bf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002c00:	4b17      	ldr	r3, [pc, #92]	; (8002c60 <HAL_InitTick+0x6c>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d023      	beq.n	8002c50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002c08:	4b16      	ldr	r3, [pc, #88]	; (8002c64 <HAL_InitTick+0x70>)
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	4b14      	ldr	r3, [pc, #80]	; (8002c60 <HAL_InitTick+0x6c>)
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	4619      	mov	r1, r3
 8002c12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c16:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f001 fc6d 	bl	80044fe <HAL_SYSTICK_Config>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d10f      	bne.n	8002c4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2b0f      	cmp	r3, #15
 8002c2e:	d809      	bhi.n	8002c44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c30:	2200      	movs	r2, #0
 8002c32:	6879      	ldr	r1, [r7, #4]
 8002c34:	f04f 30ff 	mov.w	r0, #4294967295
 8002c38:	f001 fc37 	bl	80044aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c3c:	4a0a      	ldr	r2, [pc, #40]	; (8002c68 <HAL_InitTick+0x74>)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6013      	str	r3, [r2, #0]
 8002c42:	e007      	b.n	8002c54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	73fb      	strb	r3, [r7, #15]
 8002c48:	e004      	b.n	8002c54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	73fb      	strb	r3, [r7, #15]
 8002c4e:	e001      	b.n	8002c54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3710      	adds	r7, #16
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	20000008 	.word	0x20000008
 8002c64:	20000000 	.word	0x20000000
 8002c68:	20000004 	.word	0x20000004

08002c6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002c70:	4b06      	ldr	r3, [pc, #24]	; (8002c8c <HAL_IncTick+0x20>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	461a      	mov	r2, r3
 8002c76:	4b06      	ldr	r3, [pc, #24]	; (8002c90 <HAL_IncTick+0x24>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4413      	add	r3, r2
 8002c7c:	4a04      	ldr	r2, [pc, #16]	; (8002c90 <HAL_IncTick+0x24>)
 8002c7e:	6013      	str	r3, [r2, #0]
}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	20000008 	.word	0x20000008
 8002c90:	200001d0 	.word	0x200001d0

08002c94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  return uwTick;
 8002c98:	4b03      	ldr	r3, [pc, #12]	; (8002ca8 <HAL_GetTick+0x14>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	200001d0 	.word	0x200001d0

08002cac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cb4:	f7ff ffee 	bl	8002c94 <HAL_GetTick>
 8002cb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc4:	d005      	beq.n	8002cd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002cc6:	4b0a      	ldr	r3, [pc, #40]	; (8002cf0 <HAL_Delay+0x44>)
 8002cc8:	781b      	ldrb	r3, [r3, #0]
 8002cca:	461a      	mov	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4413      	add	r3, r2
 8002cd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cd2:	bf00      	nop
 8002cd4:	f7ff ffde 	bl	8002c94 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	68fa      	ldr	r2, [r7, #12]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d8f7      	bhi.n	8002cd4 <HAL_Delay+0x28>
  {
  }
}
 8002ce4:	bf00      	nop
 8002ce6:	bf00      	nop
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	20000008 	.word	0x20000008

08002cf4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	431a      	orrs	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	609a      	str	r2, [r3, #8]
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr

08002d1a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b083      	sub	sp, #12
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
 8002d22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	431a      	orrs	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	609a      	str	r2, [r3, #8]
}
 8002d34:	bf00      	nop
 8002d36:	370c      	adds	r7, #12
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr

08002d40 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	689b      	ldr	r3, [r3, #8]
 8002d4c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b087      	sub	sp, #28
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
 8002d68:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	3360      	adds	r3, #96	; 0x60
 8002d6e:	461a      	mov	r2, r3
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	4413      	add	r3, r2
 8002d76:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	4b08      	ldr	r3, [pc, #32]	; (8002da0 <LL_ADC_SetOffset+0x44>)
 8002d7e:	4013      	ands	r3, r2
 8002d80:	687a      	ldr	r2, [r7, #4]
 8002d82:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002d94:	bf00      	nop
 8002d96:	371c      	adds	r7, #28
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr
 8002da0:	03fff000 	.word	0x03fff000

08002da4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	3360      	adds	r3, #96	; 0x60
 8002db2:	461a      	mov	r2, r3
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	4413      	add	r3, r2
 8002dba:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	3714      	adds	r7, #20
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b087      	sub	sp, #28
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	60f8      	str	r0, [r7, #12]
 8002dd8:	60b9      	str	r1, [r7, #8]
 8002dda:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	3360      	adds	r3, #96	; 0x60
 8002de0:	461a      	mov	r2, r3
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	4413      	add	r3, r2
 8002de8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	431a      	orrs	r2, r3
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002dfa:	bf00      	nop
 8002dfc:	371c      	adds	r7, #28
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr

08002e06 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
 8002e0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	695b      	ldr	r3, [r3, #20]
 8002e14:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	431a      	orrs	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	615a      	str	r2, [r3, #20]
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002e52:	b480      	push	{r7}
 8002e54:	b087      	sub	sp, #28
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	60f8      	str	r0, [r7, #12]
 8002e5a:	60b9      	str	r1, [r7, #8]
 8002e5c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	3330      	adds	r3, #48	; 0x30
 8002e62:	461a      	mov	r2, r3
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	0a1b      	lsrs	r3, r3, #8
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	f003 030c 	and.w	r3, r3, #12
 8002e6e:	4413      	add	r3, r2
 8002e70:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	f003 031f 	and.w	r3, r3, #31
 8002e7c:	211f      	movs	r1, #31
 8002e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e82:	43db      	mvns	r3, r3
 8002e84:	401a      	ands	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	0e9b      	lsrs	r3, r3, #26
 8002e8a:	f003 011f 	and.w	r1, r3, #31
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	f003 031f 	and.w	r3, r3, #31
 8002e94:	fa01 f303 	lsl.w	r3, r1, r3
 8002e98:	431a      	orrs	r2, r3
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002e9e:	bf00      	nop
 8002ea0:	371c      	adds	r7, #28
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr

08002eaa <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	b087      	sub	sp, #28
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	60f8      	str	r0, [r7, #12]
 8002eb2:	60b9      	str	r1, [r7, #8]
 8002eb4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	3314      	adds	r3, #20
 8002eba:	461a      	mov	r2, r3
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	0e5b      	lsrs	r3, r3, #25
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	f003 0304 	and.w	r3, r3, #4
 8002ec6:	4413      	add	r3, r2
 8002ec8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	0d1b      	lsrs	r3, r3, #20
 8002ed2:	f003 031f 	and.w	r3, r3, #31
 8002ed6:	2107      	movs	r1, #7
 8002ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8002edc:	43db      	mvns	r3, r3
 8002ede:	401a      	ands	r2, r3
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	0d1b      	lsrs	r3, r3, #20
 8002ee4:	f003 031f 	and.w	r3, r3, #31
 8002ee8:	6879      	ldr	r1, [r7, #4]
 8002eea:	fa01 f303 	lsl.w	r3, r1, r3
 8002eee:	431a      	orrs	r2, r3
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002ef4:	bf00      	nop
 8002ef6:	371c      	adds	r7, #28
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	401a      	ands	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f003 0318 	and.w	r3, r3, #24
 8002f22:	4908      	ldr	r1, [pc, #32]	; (8002f44 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002f24:	40d9      	lsrs	r1, r3
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	400b      	ands	r3, r1
 8002f2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f2e:	431a      	orrs	r2, r3
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002f36:	bf00      	nop
 8002f38:	3714      	adds	r7, #20
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	0007ffff 	.word	0x0007ffff

08002f48 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	f003 031f 	and.w	r3, r3, #31
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	370c      	adds	r7, #12
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr

08002f64 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002f90:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002f94:	687a      	ldr	r2, [r7, #4]
 8002f96:	6093      	str	r3, [r2, #8]
}
 8002f98:	bf00      	nop
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr

08002fa4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fb8:	d101      	bne.n	8002fbe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e000      	b.n	8002fc0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002fdc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002fe0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002fe8:	bf00      	nop
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff2:	4770      	bx	lr

08002ff4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003004:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003008:	d101      	bne.n	800300e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800300a:	2301      	movs	r3, #1
 800300c:	e000      	b.n	8003010 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800302c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003030:	f043 0201 	orr.w	r2, r3, #1
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003044:	b480      	push	{r7}
 8003046:	b083      	sub	sp, #12
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003054:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003058:	f043 0202 	orr.w	r2, r3, #2
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	f003 0301 	and.w	r3, r3, #1
 800307c:	2b01      	cmp	r3, #1
 800307e:	d101      	bne.n	8003084 <LL_ADC_IsEnabled+0x18>
 8003080:	2301      	movs	r3, #1
 8003082:	e000      	b.n	8003086 <LL_ADC_IsEnabled+0x1a>
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d101      	bne.n	80030aa <LL_ADC_IsDisableOngoing+0x18>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <LL_ADC_IsDisableOngoing+0x1a>
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030cc:	f043 0204 	orr.w	r2, r3, #4
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr

080030e0 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030f4:	f043 0210 	orr.w	r2, r3, #16
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80030fc:	bf00      	nop
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f003 0304 	and.w	r3, r3, #4
 8003118:	2b04      	cmp	r3, #4
 800311a:	d101      	bne.n	8003120 <LL_ADC_REG_IsConversionOngoing+0x18>
 800311c:	2301      	movs	r3, #1
 800311e:	e000      	b.n	8003122 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr

0800312e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800312e:	b480      	push	{r7}
 8003130:	b083      	sub	sp, #12
 8003132:	af00      	add	r7, sp, #0
 8003134:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800313e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003142:	f043 0220 	orr.w	r2, r3, #32
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800314a:	bf00      	nop
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 0308 	and.w	r3, r3, #8
 8003166:	2b08      	cmp	r3, #8
 8003168:	d101      	bne.n	800316e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800316a:	2301      	movs	r3, #1
 800316c:	e000      	b.n	8003170 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800317c:	b590      	push	{r4, r7, lr}
 800317e:	b089      	sub	sp, #36	; 0x24
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003184:	2300      	movs	r3, #0
 8003186:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003188:	2300      	movs	r3, #0
 800318a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e12b      	b.n	80033ee <HAL_ADC_Init+0x272>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d109      	bne.n	80031b8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f7ff fb91 	bl	80028cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4618      	mov	r0, r3
 80031be:	f7ff fef1 	bl	8002fa4 <LL_ADC_IsDeepPowerDownEnabled>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d004      	beq.n	80031d2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7ff fed7 	bl	8002f80 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff ff0c 	bl	8002ff4 <LL_ADC_IsInternalRegulatorEnabled>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d115      	bne.n	800320e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7ff fef0 	bl	8002fcc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031ec:	4b82      	ldr	r3, [pc, #520]	; (80033f8 <HAL_ADC_Init+0x27c>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	099b      	lsrs	r3, r3, #6
 80031f2:	4a82      	ldr	r2, [pc, #520]	; (80033fc <HAL_ADC_Init+0x280>)
 80031f4:	fba2 2303 	umull	r2, r3, r2, r3
 80031f8:	099b      	lsrs	r3, r3, #6
 80031fa:	3301      	adds	r3, #1
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003200:	e002      	b.n	8003208 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	3b01      	subs	r3, #1
 8003206:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d1f9      	bne.n	8003202 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4618      	mov	r0, r3
 8003214:	f7ff feee 	bl	8002ff4 <LL_ADC_IsInternalRegulatorEnabled>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10d      	bne.n	800323a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003222:	f043 0210 	orr.w	r2, r3, #16
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800322e:	f043 0201 	orr.w	r2, r3, #1
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f7ff ff62 	bl	8003108 <LL_ADC_REG_IsConversionOngoing>
 8003244:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800324a:	f003 0310 	and.w	r3, r3, #16
 800324e:	2b00      	cmp	r3, #0
 8003250:	f040 80c4 	bne.w	80033dc <HAL_ADC_Init+0x260>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	2b00      	cmp	r3, #0
 8003258:	f040 80c0 	bne.w	80033dc <HAL_ADC_Init+0x260>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003260:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003264:	f043 0202 	orr.w	r2, r3, #2
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff fefb 	bl	800306c <LL_ADC_IsEnabled>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d110      	bne.n	800329e <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800327c:	4860      	ldr	r0, [pc, #384]	; (8003400 <HAL_ADC_Init+0x284>)
 800327e:	f7ff fef5 	bl	800306c <LL_ADC_IsEnabled>
 8003282:	4604      	mov	r4, r0
 8003284:	485f      	ldr	r0, [pc, #380]	; (8003404 <HAL_ADC_Init+0x288>)
 8003286:	f7ff fef1 	bl	800306c <LL_ADC_IsEnabled>
 800328a:	4603      	mov	r3, r0
 800328c:	4323      	orrs	r3, r4
 800328e:	2b00      	cmp	r3, #0
 8003290:	d105      	bne.n	800329e <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	4619      	mov	r1, r3
 8003298:	485b      	ldr	r0, [pc, #364]	; (8003408 <HAL_ADC_Init+0x28c>)
 800329a:	f7ff fd2b 	bl	8002cf4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	7e5b      	ldrb	r3, [r3, #25]
 80032a2:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80032a8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80032ae:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80032b4:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032bc:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80032be:	4313      	orrs	r3, r2
 80032c0:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d106      	bne.n	80032da <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d0:	3b01      	subs	r3, #1
 80032d2:	045b      	lsls	r3, r3, #17
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d009      	beq.n	80032f6 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e6:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ee:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68da      	ldr	r2, [r3, #12]
 80032fc:	4b43      	ldr	r3, [pc, #268]	; (800340c <HAL_ADC_Init+0x290>)
 80032fe:	4013      	ands	r3, r2
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	6812      	ldr	r2, [r2, #0]
 8003304:	69b9      	ldr	r1, [r7, #24]
 8003306:	430b      	orrs	r3, r1
 8003308:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff ff21 	bl	8003156 <LL_ADC_INJ_IsConversionOngoing>
 8003314:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d13d      	bne.n	8003398 <HAL_ADC_Init+0x21c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d13a      	bne.n	8003398 <HAL_ADC_Init+0x21c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003326:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800332e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003330:	4313      	orrs	r3, r2
 8003332:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68db      	ldr	r3, [r3, #12]
 800333a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800333e:	f023 0302 	bic.w	r3, r3, #2
 8003342:	687a      	ldr	r2, [r7, #4]
 8003344:	6812      	ldr	r2, [r2, #0]
 8003346:	69b9      	ldr	r1, [r7, #24]
 8003348:	430b      	orrs	r3, r1
 800334a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003352:	2b01      	cmp	r3, #1
 8003354:	d118      	bne.n	8003388 <HAL_ADC_Init+0x20c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	691b      	ldr	r3, [r3, #16]
 800335c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003360:	f023 0304 	bic.w	r3, r3, #4
 8003364:	687a      	ldr	r2, [r7, #4]
 8003366:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800336c:	4311      	orrs	r1, r2
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003372:	4311      	orrs	r1, r2
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003378:	430a      	orrs	r2, r1
 800337a:	431a      	orrs	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f042 0201 	orr.w	r2, r2, #1
 8003384:	611a      	str	r2, [r3, #16]
 8003386:	e007      	b.n	8003398 <HAL_ADC_Init+0x21c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	691a      	ldr	r2, [r3, #16]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0201 	bic.w	r2, r2, #1
 8003396:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d10c      	bne.n	80033ba <HAL_ADC_Init+0x23e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a6:	f023 010f 	bic.w	r1, r3, #15
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	1e5a      	subs	r2, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	430a      	orrs	r2, r1
 80033b6:	631a      	str	r2, [r3, #48]	; 0x30
 80033b8:	e007      	b.n	80033ca <HAL_ADC_Init+0x24e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f022 020f 	bic.w	r2, r2, #15
 80033c8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ce:	f023 0303 	bic.w	r3, r3, #3
 80033d2:	f043 0201 	orr.w	r2, r3, #1
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	655a      	str	r2, [r3, #84]	; 0x54
 80033da:	e007      	b.n	80033ec <HAL_ADC_Init+0x270>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033e0:	f043 0210 	orr.w	r2, r3, #16
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80033ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3724      	adds	r7, #36	; 0x24
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd90      	pop	{r4, r7, pc}
 80033f6:	bf00      	nop
 80033f8:	20000000 	.word	0x20000000
 80033fc:	053e2d63 	.word	0x053e2d63
 8003400:	50040000 	.word	0x50040000
 8003404:	50040100 	.word	0x50040100
 8003408:	50040300 	.word	0x50040300
 800340c:	fff0c007 	.word	0xfff0c007

08003410 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b086      	sub	sp, #24
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003418:	4857      	ldr	r0, [pc, #348]	; (8003578 <HAL_ADC_Start+0x168>)
 800341a:	f7ff fd95 	bl	8002f48 <LL_ADC_GetMultimode>
 800341e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4618      	mov	r0, r3
 8003426:	f7ff fe6f 	bl	8003108 <LL_ADC_REG_IsConversionOngoing>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	f040 809c 	bne.w	800356a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003438:	2b01      	cmp	r3, #1
 800343a:	d101      	bne.n	8003440 <HAL_ADC_Start+0x30>
 800343c:	2302      	movs	r3, #2
 800343e:	e097      	b.n	8003570 <HAL_ADC_Start+0x160>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 fe6d 	bl	8004128 <ADC_Enable>
 800344e:	4603      	mov	r3, r0
 8003450:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003452:	7dfb      	ldrb	r3, [r7, #23]
 8003454:	2b00      	cmp	r3, #0
 8003456:	f040 8083 	bne.w	8003560 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800345e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003462:	f023 0301 	bic.w	r3, r3, #1
 8003466:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a42      	ldr	r2, [pc, #264]	; (800357c <HAL_ADC_Start+0x16c>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d002      	beq.n	800347e <HAL_ADC_Start+0x6e>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	e000      	b.n	8003480 <HAL_ADC_Start+0x70>
 800347e:	4b40      	ldr	r3, [pc, #256]	; (8003580 <HAL_ADC_Start+0x170>)
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	4293      	cmp	r3, r2
 8003486:	d002      	beq.n	800348e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d105      	bne.n	800349a <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003492:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034a6:	d106      	bne.n	80034b6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ac:	f023 0206 	bic.w	r2, r3, #6
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	659a      	str	r2, [r3, #88]	; 0x58
 80034b4:	e002      	b.n	80034bc <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	221c      	movs	r2, #28
 80034c2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a2a      	ldr	r2, [pc, #168]	; (800357c <HAL_ADC_Start+0x16c>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d002      	beq.n	80034dc <HAL_ADC_Start+0xcc>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	e000      	b.n	80034de <HAL_ADC_Start+0xce>
 80034dc:	4b28      	ldr	r3, [pc, #160]	; (8003580 <HAL_ADC_Start+0x170>)
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6812      	ldr	r2, [r2, #0]
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d008      	beq.n	80034f8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d005      	beq.n	80034f8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	2b05      	cmp	r3, #5
 80034f0:	d002      	beq.n	80034f8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	2b09      	cmp	r3, #9
 80034f6:	d114      	bne.n	8003522 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003502:	2b00      	cmp	r3, #0
 8003504:	d007      	beq.n	8003516 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800350a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800350e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4618      	mov	r0, r3
 800351c:	f7ff fdcc 	bl	80030b8 <LL_ADC_REG_StartConversion>
 8003520:	e025      	b.n	800356e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003526:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a12      	ldr	r2, [pc, #72]	; (800357c <HAL_ADC_Start+0x16c>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d002      	beq.n	800353e <HAL_ADC_Start+0x12e>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	e000      	b.n	8003540 <HAL_ADC_Start+0x130>
 800353e:	4b10      	ldr	r3, [pc, #64]	; (8003580 <HAL_ADC_Start+0x170>)
 8003540:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00f      	beq.n	800356e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003552:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003556:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	655a      	str	r2, [r3, #84]	; 0x54
 800355e:	e006      	b.n	800356e <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003568:	e001      	b.n	800356e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800356a:	2302      	movs	r3, #2
 800356c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800356e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003570:	4618      	mov	r0, r3
 8003572:	3718      	adds	r7, #24
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	50040300 	.word	0x50040300
 800357c:	50040100 	.word	0x50040100
 8003580:	50040000 	.word	0x50040000

08003584 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003592:	2b01      	cmp	r3, #1
 8003594:	d101      	bne.n	800359a <HAL_ADC_Stop+0x16>
 8003596:	2302      	movs	r3, #2
 8003598:	e023      	b.n	80035e2 <HAL_ADC_Stop+0x5e>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2201      	movs	r2, #1
 800359e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80035a2:	2103      	movs	r1, #3
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f000 fd03 	bl	8003fb0 <ADC_ConversionStop>
 80035aa:	4603      	mov	r3, r0
 80035ac:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80035ae:	7bfb      	ldrb	r3, [r7, #15]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d111      	bne.n	80035d8 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 fe3d 	bl	8004234 <ADC_Disable>
 80035ba:	4603      	mov	r3, r0
 80035bc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80035be:	7bfb      	ldrb	r3, [r7, #15]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d109      	bne.n	80035d8 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035c8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80035cc:	f023 0301 	bic.w	r3, r3, #1
 80035d0:	f043 0201 	orr.w	r2, r3, #1
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80035e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3710      	adds	r7, #16
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bd80      	pop	{r7, pc}
	...

080035ec <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b088      	sub	sp, #32
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80035f6:	4866      	ldr	r0, [pc, #408]	; (8003790 <HAL_ADC_PollForConversion+0x1a4>)
 80035f8:	f7ff fca6 	bl	8002f48 <LL_ADC_GetMultimode>
 80035fc:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	2b08      	cmp	r3, #8
 8003604:	d102      	bne.n	800360c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003606:	2308      	movs	r3, #8
 8003608:	61fb      	str	r3, [r7, #28]
 800360a:	e02a      	b.n	8003662 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d005      	beq.n	800361e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	2b05      	cmp	r3, #5
 8003616:	d002      	beq.n	800361e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	2b09      	cmp	r3, #9
 800361c:	d111      	bne.n	8003642 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b00      	cmp	r3, #0
 800362a:	d007      	beq.n	800363c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003630:	f043 0220 	orr.w	r2, r3, #32
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e0a4      	b.n	8003786 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800363c:	2304      	movs	r3, #4
 800363e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003640:	e00f      	b.n	8003662 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003642:	4853      	ldr	r0, [pc, #332]	; (8003790 <HAL_ADC_PollForConversion+0x1a4>)
 8003644:	f7ff fc8e 	bl	8002f64 <LL_ADC_GetMultiDMATransfer>
 8003648:	4603      	mov	r3, r0
 800364a:	2b00      	cmp	r3, #0
 800364c:	d007      	beq.n	800365e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003652:	f043 0220 	orr.w	r2, r3, #32
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e093      	b.n	8003786 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800365e:	2304      	movs	r3, #4
 8003660:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003662:	f7ff fb17 	bl	8002c94 <HAL_GetTick>
 8003666:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003668:	e021      	b.n	80036ae <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003670:	d01d      	beq.n	80036ae <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003672:	f7ff fb0f 	bl	8002c94 <HAL_GetTick>
 8003676:	4602      	mov	r2, r0
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	1ad3      	subs	r3, r2, r3
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	429a      	cmp	r2, r3
 8003680:	d302      	bcc.n	8003688 <HAL_ADC_PollForConversion+0x9c>
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d112      	bne.n	80036ae <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	4013      	ands	r3, r2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d10b      	bne.n	80036ae <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800369a:	f043 0204 	orr.w	r2, r3, #4
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e06b      	b.n	8003786 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	4013      	ands	r3, r2
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d0d6      	beq.n	800366a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7ff fbad 	bl	8002e2c <LL_ADC_REG_IsTriggerSourceSWStart>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d01c      	beq.n	8003712 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	7e5b      	ldrb	r3, [r3, #25]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d118      	bne.n	8003712 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0308 	and.w	r3, r3, #8
 80036ea:	2b08      	cmp	r3, #8
 80036ec:	d111      	bne.n	8003712 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d105      	bne.n	8003712 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800370a:	f043 0201 	orr.w	r2, r3, #1
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a1f      	ldr	r2, [pc, #124]	; (8003794 <HAL_ADC_PollForConversion+0x1a8>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d002      	beq.n	8003722 <HAL_ADC_PollForConversion+0x136>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	e000      	b.n	8003724 <HAL_ADC_PollForConversion+0x138>
 8003722:	4b1d      	ldr	r3, [pc, #116]	; (8003798 <HAL_ADC_PollForConversion+0x1ac>)
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	6812      	ldr	r2, [r2, #0]
 8003728:	4293      	cmp	r3, r2
 800372a:	d008      	beq.n	800373e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d005      	beq.n	800373e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	2b05      	cmp	r3, #5
 8003736:	d002      	beq.n	800373e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	2b09      	cmp	r3, #9
 800373c:	d104      	bne.n	8003748 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	61bb      	str	r3, [r7, #24]
 8003746:	e00c      	b.n	8003762 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a11      	ldr	r2, [pc, #68]	; (8003794 <HAL_ADC_PollForConversion+0x1a8>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d002      	beq.n	8003758 <HAL_ADC_PollForConversion+0x16c>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	e000      	b.n	800375a <HAL_ADC_PollForConversion+0x16e>
 8003758:	4b0f      	ldr	r3, [pc, #60]	; (8003798 <HAL_ADC_PollForConversion+0x1ac>)
 800375a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	2b08      	cmp	r3, #8
 8003766:	d104      	bne.n	8003772 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2208      	movs	r2, #8
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	e008      	b.n	8003784 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d103      	bne.n	8003784 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	220c      	movs	r2, #12
 8003782:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3720      	adds	r7, #32
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	50040300 	.word	0x50040300
 8003794:	50040100 	.word	0x50040100
 8003798:	50040000 	.word	0x50040000

0800379c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800379c:	b480      	push	{r7}
 800379e:	b083      	sub	sp, #12
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	370c      	adds	r7, #12
 80037ae:	46bd      	mov	sp, r7
 80037b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b4:	4770      	bx	lr
	...

080037b8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b0b6      	sub	sp, #216	; 0xd8
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037c2:	2300      	movs	r3, #0
 80037c4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80037c8:	2300      	movs	r3, #0
 80037ca:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d101      	bne.n	80037da <HAL_ADC_ConfigChannel+0x22>
 80037d6:	2302      	movs	r3, #2
 80037d8:	e3d5      	b.n	8003f86 <HAL_ADC_ConfigChannel+0x7ce>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2201      	movs	r2, #1
 80037de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f7ff fc8e 	bl	8003108 <LL_ADC_REG_IsConversionOngoing>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f040 83ba 	bne.w	8003f68 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	2b05      	cmp	r3, #5
 8003802:	d824      	bhi.n	800384e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	3b02      	subs	r3, #2
 800380a:	2b03      	cmp	r3, #3
 800380c:	d81b      	bhi.n	8003846 <HAL_ADC_ConfigChannel+0x8e>
 800380e:	a201      	add	r2, pc, #4	; (adr r2, 8003814 <HAL_ADC_ConfigChannel+0x5c>)
 8003810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003814:	08003825 	.word	0x08003825
 8003818:	0800382d 	.word	0x0800382d
 800381c:	08003835 	.word	0x08003835
 8003820:	0800383d 	.word	0x0800383d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8003824:	230c      	movs	r3, #12
 8003826:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800382a:	e010      	b.n	800384e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800382c:	2312      	movs	r3, #18
 800382e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003832:	e00c      	b.n	800384e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8003834:	2318      	movs	r3, #24
 8003836:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800383a:	e008      	b.n	800384e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800383c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003840:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8003844:	e003      	b.n	800384e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8003846:	2306      	movs	r3, #6
 8003848:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800384c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6818      	ldr	r0, [r3, #0]
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	461a      	mov	r2, r3
 8003858:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800385c:	f7ff faf9 	bl	8002e52 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff fc4f 	bl	8003108 <LL_ADC_REG_IsConversionOngoing>
 800386a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4618      	mov	r0, r3
 8003874:	f7ff fc6f 	bl	8003156 <LL_ADC_INJ_IsConversionOngoing>
 8003878:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800387c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003880:	2b00      	cmp	r3, #0
 8003882:	f040 81bf 	bne.w	8003c04 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003886:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800388a:	2b00      	cmp	r3, #0
 800388c:	f040 81ba 	bne.w	8003c04 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003898:	d10f      	bne.n	80038ba <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6818      	ldr	r0, [r3, #0]
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2200      	movs	r2, #0
 80038a4:	4619      	mov	r1, r3
 80038a6:	f7ff fb00 	bl	8002eaa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7ff faa7 	bl	8002e06 <LL_ADC_SetSamplingTimeCommonConfig>
 80038b8:	e00e      	b.n	80038d8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6818      	ldr	r0, [r3, #0]
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	6819      	ldr	r1, [r3, #0]
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	461a      	mov	r2, r3
 80038c8:	f7ff faef 	bl	8002eaa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2100      	movs	r1, #0
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff fa97 	bl	8002e06 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	695a      	ldr	r2, [r3, #20]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	08db      	lsrs	r3, r3, #3
 80038e4:	f003 0303 	and.w	r3, r3, #3
 80038e8:	005b      	lsls	r3, r3, #1
 80038ea:	fa02 f303 	lsl.w	r3, r2, r3
 80038ee:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	2b04      	cmp	r3, #4
 80038f8:	d00a      	beq.n	8003910 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6818      	ldr	r0, [r3, #0]
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	6919      	ldr	r1, [r3, #16]
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800390a:	f7ff fa27 	bl	8002d5c <LL_ADC_SetOffset>
 800390e:	e179      	b.n	8003c04 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2100      	movs	r1, #0
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff fa44 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 800391c:	4603      	mov	r3, r0
 800391e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003922:	2b00      	cmp	r3, #0
 8003924:	d10a      	bne.n	800393c <HAL_ADC_ConfigChannel+0x184>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	2100      	movs	r1, #0
 800392c:	4618      	mov	r0, r3
 800392e:	f7ff fa39 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 8003932:	4603      	mov	r3, r0
 8003934:	0e9b      	lsrs	r3, r3, #26
 8003936:	f003 021f 	and.w	r2, r3, #31
 800393a:	e01e      	b.n	800397a <HAL_ADC_ConfigChannel+0x1c2>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	2100      	movs	r1, #0
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff fa2e 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 8003948:	4603      	mov	r3, r0
 800394a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800394e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003952:	fa93 f3a3 	rbit	r3, r3
 8003956:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800395a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800395e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003962:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800396a:	2320      	movs	r3, #32
 800396c:	e004      	b.n	8003978 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800396e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003972:	fab3 f383 	clz	r3, r3
 8003976:	b2db      	uxtb	r3, r3
 8003978:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003982:	2b00      	cmp	r3, #0
 8003984:	d105      	bne.n	8003992 <HAL_ADC_ConfigChannel+0x1da>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	0e9b      	lsrs	r3, r3, #26
 800398c:	f003 031f 	and.w	r3, r3, #31
 8003990:	e018      	b.n	80039c4 <HAL_ADC_ConfigChannel+0x20c>
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800399e:	fa93 f3a3 	rbit	r3, r3
 80039a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80039a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80039aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80039ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d101      	bne.n	80039ba <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80039b6:	2320      	movs	r3, #32
 80039b8:	e004      	b.n	80039c4 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80039ba:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80039be:	fab3 f383 	clz	r3, r3
 80039c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80039c4:	429a      	cmp	r2, r3
 80039c6:	d106      	bne.n	80039d6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2200      	movs	r2, #0
 80039ce:	2100      	movs	r1, #0
 80039d0:	4618      	mov	r0, r3
 80039d2:	f7ff f9fd 	bl	8002dd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	2101      	movs	r1, #1
 80039dc:	4618      	mov	r0, r3
 80039de:	f7ff f9e1 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 80039e2:	4603      	mov	r3, r0
 80039e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d10a      	bne.n	8003a02 <HAL_ADC_ConfigChannel+0x24a>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	2101      	movs	r1, #1
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff f9d6 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 80039f8:	4603      	mov	r3, r0
 80039fa:	0e9b      	lsrs	r3, r3, #26
 80039fc:	f003 021f 	and.w	r2, r3, #31
 8003a00:	e01e      	b.n	8003a40 <HAL_ADC_ConfigChannel+0x288>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2101      	movs	r1, #1
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7ff f9cb 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a14:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003a18:	fa93 f3a3 	rbit	r3, r3
 8003a1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8003a20:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a24:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8003a28:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d101      	bne.n	8003a34 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8003a30:	2320      	movs	r3, #32
 8003a32:	e004      	b.n	8003a3e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8003a34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003a38:	fab3 f383 	clz	r3, r3
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d105      	bne.n	8003a58 <HAL_ADC_ConfigChannel+0x2a0>
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	0e9b      	lsrs	r3, r3, #26
 8003a52:	f003 031f 	and.w	r3, r3, #31
 8003a56:	e018      	b.n	8003a8a <HAL_ADC_ConfigChannel+0x2d2>
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a60:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003a64:	fa93 f3a3 	rbit	r3, r3
 8003a68:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8003a6c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003a70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8003a74:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8003a7c:	2320      	movs	r3, #32
 8003a7e:	e004      	b.n	8003a8a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8003a80:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a84:	fab3 f383 	clz	r3, r3
 8003a88:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d106      	bne.n	8003a9c <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2200      	movs	r2, #0
 8003a94:	2101      	movs	r1, #1
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7ff f99a 	bl	8002dd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2102      	movs	r1, #2
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f7ff f97e 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10a      	bne.n	8003ac8 <HAL_ADC_ConfigChannel+0x310>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	2102      	movs	r1, #2
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7ff f973 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	0e9b      	lsrs	r3, r3, #26
 8003ac2:	f003 021f 	and.w	r2, r3, #31
 8003ac6:	e01e      	b.n	8003b06 <HAL_ADC_ConfigChannel+0x34e>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2102      	movs	r1, #2
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f7ff f968 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ada:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003ade:	fa93 f3a3 	rbit	r3, r3
 8003ae2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8003ae6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003aea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8003aee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d101      	bne.n	8003afa <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8003af6:	2320      	movs	r3, #32
 8003af8:	e004      	b.n	8003b04 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8003afa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003afe:	fab3 f383 	clz	r3, r3
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d105      	bne.n	8003b1e <HAL_ADC_ConfigChannel+0x366>
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	0e9b      	lsrs	r3, r3, #26
 8003b18:	f003 031f 	and.w	r3, r3, #31
 8003b1c:	e014      	b.n	8003b48 <HAL_ADC_ConfigChannel+0x390>
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b24:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003b26:	fa93 f3a3 	rbit	r3, r3
 8003b2a:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8003b2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b2e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8003b32:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d101      	bne.n	8003b3e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003b3a:	2320      	movs	r3, #32
 8003b3c:	e004      	b.n	8003b48 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8003b3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003b42:	fab3 f383 	clz	r3, r3
 8003b46:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d106      	bne.n	8003b5a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2200      	movs	r2, #0
 8003b52:	2102      	movs	r1, #2
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff f93b 	bl	8002dd0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2103      	movs	r1, #3
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7ff f91f 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 8003b66:	4603      	mov	r3, r0
 8003b68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d10a      	bne.n	8003b86 <HAL_ADC_ConfigChannel+0x3ce>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	2103      	movs	r1, #3
 8003b76:	4618      	mov	r0, r3
 8003b78:	f7ff f914 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 8003b7c:	4603      	mov	r3, r0
 8003b7e:	0e9b      	lsrs	r3, r3, #26
 8003b80:	f003 021f 	and.w	r2, r3, #31
 8003b84:	e017      	b.n	8003bb6 <HAL_ADC_ConfigChannel+0x3fe>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2103      	movs	r1, #3
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f7ff f909 	bl	8002da4 <LL_ADC_GetOffsetChannel>
 8003b92:	4603      	mov	r3, r0
 8003b94:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b96:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b98:	fa93 f3a3 	rbit	r3, r3
 8003b9c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003b9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ba0:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8003ba2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d101      	bne.n	8003bac <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8003ba8:	2320      	movs	r3, #32
 8003baa:	e003      	b.n	8003bb4 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8003bac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003bae:	fab3 f383 	clz	r3, r3
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d105      	bne.n	8003bce <HAL_ADC_ConfigChannel+0x416>
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	0e9b      	lsrs	r3, r3, #26
 8003bc8:	f003 031f 	and.w	r3, r3, #31
 8003bcc:	e011      	b.n	8003bf2 <HAL_ADC_ConfigChannel+0x43a>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bd4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003bd6:	fa93 f3a3 	rbit	r3, r3
 8003bda:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8003bdc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003bde:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8003be0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8003be6:	2320      	movs	r3, #32
 8003be8:	e003      	b.n	8003bf2 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8003bea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003bec:	fab3 f383 	clz	r3, r3
 8003bf0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d106      	bne.n	8003c04 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	2103      	movs	r1, #3
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7ff f8e6 	bl	8002dd0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f7ff fa2f 	bl	800306c <LL_ADC_IsEnabled>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f040 813f 	bne.w	8003e94 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6818      	ldr	r0, [r3, #0]
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	6819      	ldr	r1, [r3, #0]
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	68db      	ldr	r3, [r3, #12]
 8003c22:	461a      	mov	r2, r3
 8003c24:	f7ff f96c 	bl	8002f00 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	4a8e      	ldr	r2, [pc, #568]	; (8003e68 <HAL_ADC_ConfigChannel+0x6b0>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	f040 8130 	bne.w	8003e94 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d10b      	bne.n	8003c5c <HAL_ADC_ConfigChannel+0x4a4>
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	0e9b      	lsrs	r3, r3, #26
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	f003 031f 	and.w	r3, r3, #31
 8003c50:	2b09      	cmp	r3, #9
 8003c52:	bf94      	ite	ls
 8003c54:	2301      	movls	r3, #1
 8003c56:	2300      	movhi	r3, #0
 8003c58:	b2db      	uxtb	r3, r3
 8003c5a:	e019      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x4d8>
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c64:	fa93 f3a3 	rbit	r3, r3
 8003c68:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003c6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c6c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8003c6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8003c74:	2320      	movs	r3, #32
 8003c76:	e003      	b.n	8003c80 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8003c78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c7a:	fab3 f383 	clz	r3, r3
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	3301      	adds	r3, #1
 8003c82:	f003 031f 	and.w	r3, r3, #31
 8003c86:	2b09      	cmp	r3, #9
 8003c88:	bf94      	ite	ls
 8003c8a:	2301      	movls	r3, #1
 8003c8c:	2300      	movhi	r3, #0
 8003c8e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d079      	beq.n	8003d88 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d107      	bne.n	8003cb0 <HAL_ADC_ConfigChannel+0x4f8>
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	0e9b      	lsrs	r3, r3, #26
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	069b      	lsls	r3, r3, #26
 8003caa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cae:	e015      	b.n	8003cdc <HAL_ADC_ConfigChannel+0x524>
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cb8:	fa93 f3a3 	rbit	r3, r3
 8003cbc:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8003cbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cc0:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8003cc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d101      	bne.n	8003ccc <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8003cc8:	2320      	movs	r3, #32
 8003cca:	e003      	b.n	8003cd4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8003ccc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cce:	fab3 f383 	clz	r3, r3
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	069b      	lsls	r3, r3, #26
 8003cd8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d109      	bne.n	8003cfc <HAL_ADC_ConfigChannel+0x544>
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	0e9b      	lsrs	r3, r3, #26
 8003cee:	3301      	adds	r3, #1
 8003cf0:	f003 031f 	and.w	r3, r3, #31
 8003cf4:	2101      	movs	r1, #1
 8003cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cfa:	e017      	b.n	8003d2c <HAL_ADC_ConfigChannel+0x574>
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d04:	fa93 f3a3 	rbit	r3, r3
 8003d08:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8003d0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d0c:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8003d0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d101      	bne.n	8003d18 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003d14:	2320      	movs	r3, #32
 8003d16:	e003      	b.n	8003d20 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003d18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d1a:	fab3 f383 	clz	r3, r3
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	3301      	adds	r3, #1
 8003d22:	f003 031f 	and.w	r3, r3, #31
 8003d26:	2101      	movs	r1, #1
 8003d28:	fa01 f303 	lsl.w	r3, r1, r3
 8003d2c:	ea42 0103 	orr.w	r1, r2, r3
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d10a      	bne.n	8003d52 <HAL_ADC_ConfigChannel+0x59a>
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	0e9b      	lsrs	r3, r3, #26
 8003d42:	3301      	adds	r3, #1
 8003d44:	f003 021f 	and.w	r2, r3, #31
 8003d48:	4613      	mov	r3, r2
 8003d4a:	005b      	lsls	r3, r3, #1
 8003d4c:	4413      	add	r3, r2
 8003d4e:	051b      	lsls	r3, r3, #20
 8003d50:	e018      	b.n	8003d84 <HAL_ADC_ConfigChannel+0x5cc>
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d5a:	fa93 f3a3 	rbit	r3, r3
 8003d5e:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8003d60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d62:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8003d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d101      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8003d6a:	2320      	movs	r3, #32
 8003d6c:	e003      	b.n	8003d76 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8003d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d70:	fab3 f383 	clz	r3, r3
 8003d74:	b2db      	uxtb	r3, r3
 8003d76:	3301      	adds	r3, #1
 8003d78:	f003 021f 	and.w	r2, r3, #31
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	005b      	lsls	r3, r3, #1
 8003d80:	4413      	add	r3, r2
 8003d82:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d84:	430b      	orrs	r3, r1
 8003d86:	e080      	b.n	8003e8a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d107      	bne.n	8003da4 <HAL_ADC_ConfigChannel+0x5ec>
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	0e9b      	lsrs	r3, r3, #26
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	069b      	lsls	r3, r3, #26
 8003d9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003da2:	e015      	b.n	8003dd0 <HAL_ADC_ConfigChannel+0x618>
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dac:	fa93 f3a3 	rbit	r3, r3
 8003db0:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8003db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8003db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d101      	bne.n	8003dc0 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8003dbc:	2320      	movs	r3, #32
 8003dbe:	e003      	b.n	8003dc8 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8003dc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dc2:	fab3 f383 	clz	r3, r3
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	3301      	adds	r3, #1
 8003dca:	069b      	lsls	r3, r3, #26
 8003dcc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d109      	bne.n	8003df0 <HAL_ADC_ConfigChannel+0x638>
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	0e9b      	lsrs	r3, r3, #26
 8003de2:	3301      	adds	r3, #1
 8003de4:	f003 031f 	and.w	r3, r3, #31
 8003de8:	2101      	movs	r1, #1
 8003dea:	fa01 f303 	lsl.w	r3, r1, r3
 8003dee:	e017      	b.n	8003e20 <HAL_ADC_ConfigChannel+0x668>
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	fa93 f3a3 	rbit	r3, r3
 8003dfc:	61bb      	str	r3, [r7, #24]
  return result;
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8003e02:	6a3b      	ldr	r3, [r7, #32]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8003e08:	2320      	movs	r3, #32
 8003e0a:	e003      	b.n	8003e14 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8003e0c:	6a3b      	ldr	r3, [r7, #32]
 8003e0e:	fab3 f383 	clz	r3, r3
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	3301      	adds	r3, #1
 8003e16:	f003 031f 	and.w	r3, r3, #31
 8003e1a:	2101      	movs	r1, #1
 8003e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e20:	ea42 0103 	orr.w	r1, r2, r3
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d10d      	bne.n	8003e4c <HAL_ADC_ConfigChannel+0x694>
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	0e9b      	lsrs	r3, r3, #26
 8003e36:	3301      	adds	r3, #1
 8003e38:	f003 021f 	and.w	r2, r3, #31
 8003e3c:	4613      	mov	r3, r2
 8003e3e:	005b      	lsls	r3, r3, #1
 8003e40:	4413      	add	r3, r2
 8003e42:	3b1e      	subs	r3, #30
 8003e44:	051b      	lsls	r3, r3, #20
 8003e46:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003e4a:	e01d      	b.n	8003e88 <HAL_ADC_ConfigChannel+0x6d0>
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	fa93 f3a3 	rbit	r3, r3
 8003e58:	60fb      	str	r3, [r7, #12]
  return result;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d103      	bne.n	8003e6c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003e64:	2320      	movs	r3, #32
 8003e66:	e005      	b.n	8003e74 <HAL_ADC_ConfigChannel+0x6bc>
 8003e68:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	fab3 f383 	clz	r3, r3
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	3301      	adds	r3, #1
 8003e76:	f003 021f 	and.w	r2, r3, #31
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	005b      	lsls	r3, r3, #1
 8003e7e:	4413      	add	r3, r2
 8003e80:	3b1e      	subs	r3, #30
 8003e82:	051b      	lsls	r3, r3, #20
 8003e84:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e88:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003e8a:	683a      	ldr	r2, [r7, #0]
 8003e8c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e8e:	4619      	mov	r1, r3
 8003e90:	f7ff f80b 	bl	8002eaa <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	4b3d      	ldr	r3, [pc, #244]	; (8003f90 <HAL_ADC_ConfigChannel+0x7d8>)
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d06c      	beq.n	8003f7a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ea0:	483c      	ldr	r0, [pc, #240]	; (8003f94 <HAL_ADC_ConfigChannel+0x7dc>)
 8003ea2:	f7fe ff4d 	bl	8002d40 <LL_ADC_GetCommonPathInternalCh>
 8003ea6:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a3a      	ldr	r2, [pc, #232]	; (8003f98 <HAL_ADC_ConfigChannel+0x7e0>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d127      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003eb4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003eb8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d121      	bne.n	8003f04 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a35      	ldr	r2, [pc, #212]	; (8003f9c <HAL_ADC_ConfigChannel+0x7e4>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d157      	bne.n	8003f7a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003eca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003ece:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003ed2:	4619      	mov	r1, r3
 8003ed4:	482f      	ldr	r0, [pc, #188]	; (8003f94 <HAL_ADC_ConfigChannel+0x7dc>)
 8003ed6:	f7fe ff20 	bl	8002d1a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003eda:	4b31      	ldr	r3, [pc, #196]	; (8003fa0 <HAL_ADC_ConfigChannel+0x7e8>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	099b      	lsrs	r3, r3, #6
 8003ee0:	4a30      	ldr	r2, [pc, #192]	; (8003fa4 <HAL_ADC_ConfigChannel+0x7ec>)
 8003ee2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee6:	099b      	lsrs	r3, r3, #6
 8003ee8:	1c5a      	adds	r2, r3, #1
 8003eea:	4613      	mov	r3, r2
 8003eec:	005b      	lsls	r3, r3, #1
 8003eee:	4413      	add	r3, r2
 8003ef0:	009b      	lsls	r3, r3, #2
 8003ef2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003ef4:	e002      	b.n	8003efc <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1f9      	bne.n	8003ef6 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f02:	e03a      	b.n	8003f7a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a27      	ldr	r2, [pc, #156]	; (8003fa8 <HAL_ADC_ConfigChannel+0x7f0>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d113      	bne.n	8003f36 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003f0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d10d      	bne.n	8003f36 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	4a1f      	ldr	r2, [pc, #124]	; (8003f9c <HAL_ADC_ConfigChannel+0x7e4>)
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d12a      	bne.n	8003f7a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f28:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	4819      	ldr	r0, [pc, #100]	; (8003f94 <HAL_ADC_ConfigChannel+0x7dc>)
 8003f30:	f7fe fef3 	bl	8002d1a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f34:	e021      	b.n	8003f7a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a1c      	ldr	r2, [pc, #112]	; (8003fac <HAL_ADC_ConfigChannel+0x7f4>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d11c      	bne.n	8003f7a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f40:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d116      	bne.n	8003f7a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a12      	ldr	r2, [pc, #72]	; (8003f9c <HAL_ADC_ConfigChannel+0x7e4>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d111      	bne.n	8003f7a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003f5a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f5e:	4619      	mov	r1, r3
 8003f60:	480c      	ldr	r0, [pc, #48]	; (8003f94 <HAL_ADC_ConfigChannel+0x7dc>)
 8003f62:	f7fe feda 	bl	8002d1a <LL_ADC_SetCommonPathInternalCh>
 8003f66:	e008      	b.n	8003f7a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f6c:	f043 0220 	orr.w	r2, r3, #32
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003f74:	2301      	movs	r3, #1
 8003f76:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003f82:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	37d8      	adds	r7, #216	; 0xd8
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	80080000 	.word	0x80080000
 8003f94:	50040300 	.word	0x50040300
 8003f98:	c7520000 	.word	0xc7520000
 8003f9c:	50040000 	.word	0x50040000
 8003fa0:	20000000 	.word	0x20000000
 8003fa4:	053e2d63 	.word	0x053e2d63
 8003fa8:	cb840000 	.word	0xcb840000
 8003fac:	80000001 	.word	0x80000001

08003fb0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b088      	sub	sp, #32
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f7ff f89e 	bl	8003108 <LL_ADC_REG_IsConversionOngoing>
 8003fcc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7ff f8bf 	bl	8003156 <LL_ADC_INJ_IsConversionOngoing>
 8003fd8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003fda:	693b      	ldr	r3, [r7, #16]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d103      	bne.n	8003fe8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 8098 	beq.w	8004118 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68db      	ldr	r3, [r3, #12]
 8003fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d02a      	beq.n	800404c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	7e5b      	ldrb	r3, [r3, #25]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d126      	bne.n	800404c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	7e1b      	ldrb	r3, [r3, #24]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d122      	bne.n	800404c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004006:	2301      	movs	r3, #1
 8004008:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800400a:	e014      	b.n	8004036 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800400c:	69fb      	ldr	r3, [r7, #28]
 800400e:	4a45      	ldr	r2, [pc, #276]	; (8004124 <ADC_ConversionStop+0x174>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d90d      	bls.n	8004030 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004018:	f043 0210 	orr.w	r2, r3, #16
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004024:	f043 0201 	orr.w	r2, r3, #1
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e074      	b.n	800411a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	3301      	adds	r3, #1
 8004034:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004040:	2b40      	cmp	r3, #64	; 0x40
 8004042:	d1e3      	bne.n	800400c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2240      	movs	r2, #64	; 0x40
 800404a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800404c:	69bb      	ldr	r3, [r7, #24]
 800404e:	2b02      	cmp	r3, #2
 8004050:	d014      	beq.n	800407c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4618      	mov	r0, r3
 8004058:	f7ff f856 	bl	8003108 <LL_ADC_REG_IsConversionOngoing>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d00c      	beq.n	800407c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4618      	mov	r0, r3
 8004068:	f7ff f813 	bl	8003092 <LL_ADC_IsDisableOngoing>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d104      	bne.n	800407c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4618      	mov	r0, r3
 8004078:	f7ff f832 	bl	80030e0 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800407c:	69bb      	ldr	r3, [r7, #24]
 800407e:	2b01      	cmp	r3, #1
 8004080:	d014      	beq.n	80040ac <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4618      	mov	r0, r3
 8004088:	f7ff f865 	bl	8003156 <LL_ADC_INJ_IsConversionOngoing>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00c      	beq.n	80040ac <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4618      	mov	r0, r3
 8004098:	f7fe fffb 	bl	8003092 <LL_ADC_IsDisableOngoing>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d104      	bne.n	80040ac <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7ff f841 	bl	800312e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d005      	beq.n	80040be <ADC_ConversionStop+0x10e>
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	2b03      	cmp	r3, #3
 80040b6:	d105      	bne.n	80040c4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80040b8:	230c      	movs	r3, #12
 80040ba:	617b      	str	r3, [r7, #20]
        break;
 80040bc:	e005      	b.n	80040ca <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80040be:	2308      	movs	r3, #8
 80040c0:	617b      	str	r3, [r7, #20]
        break;
 80040c2:	e002      	b.n	80040ca <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80040c4:	2304      	movs	r3, #4
 80040c6:	617b      	str	r3, [r7, #20]
        break;
 80040c8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80040ca:	f7fe fde3 	bl	8002c94 <HAL_GetTick>
 80040ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80040d0:	e01b      	b.n	800410a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80040d2:	f7fe fddf 	bl	8002c94 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b05      	cmp	r3, #5
 80040de:	d914      	bls.n	800410a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	689a      	ldr	r2, [r3, #8]
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	4013      	ands	r3, r2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00d      	beq.n	800410a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040f2:	f043 0210 	orr.w	r2, r3, #16
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040fe:	f043 0201 	orr.w	r2, r3, #1
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e007      	b.n	800411a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	689a      	ldr	r2, [r3, #8]
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	4013      	ands	r3, r2
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1dc      	bne.n	80040d2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3720      	adds	r7, #32
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	a33fffff 	.word	0xa33fffff

08004128 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004130:	2300      	movs	r3, #0
 8004132:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4618      	mov	r0, r3
 800413a:	f7fe ff97 	bl	800306c <LL_ADC_IsEnabled>
 800413e:	4603      	mov	r3, r0
 8004140:	2b00      	cmp	r3, #0
 8004142:	d169      	bne.n	8004218 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689a      	ldr	r2, [r3, #8]
 800414a:	4b36      	ldr	r3, [pc, #216]	; (8004224 <ADC_Enable+0xfc>)
 800414c:	4013      	ands	r3, r2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00d      	beq.n	800416e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004156:	f043 0210 	orr.w	r2, r3, #16
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004162:	f043 0201 	orr.w	r2, r3, #1
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e055      	b.n	800421a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f7fe ff52 	bl	800301c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004178:	482b      	ldr	r0, [pc, #172]	; (8004228 <ADC_Enable+0x100>)
 800417a:	f7fe fde1 	bl	8002d40 <LL_ADC_GetCommonPathInternalCh>
 800417e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004180:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004184:	2b00      	cmp	r3, #0
 8004186:	d013      	beq.n	80041b0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004188:	4b28      	ldr	r3, [pc, #160]	; (800422c <ADC_Enable+0x104>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	099b      	lsrs	r3, r3, #6
 800418e:	4a28      	ldr	r2, [pc, #160]	; (8004230 <ADC_Enable+0x108>)
 8004190:	fba2 2303 	umull	r2, r3, r2, r3
 8004194:	099b      	lsrs	r3, r3, #6
 8004196:	1c5a      	adds	r2, r3, #1
 8004198:	4613      	mov	r3, r2
 800419a:	005b      	lsls	r3, r3, #1
 800419c:	4413      	add	r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80041a2:	e002      	b.n	80041aa <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	3b01      	subs	r3, #1
 80041a8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1f9      	bne.n	80041a4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80041b0:	f7fe fd70 	bl	8002c94 <HAL_GetTick>
 80041b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80041b6:	e028      	b.n	800420a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4618      	mov	r0, r3
 80041be:	f7fe ff55 	bl	800306c <LL_ADC_IsEnabled>
 80041c2:	4603      	mov	r3, r0
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d104      	bne.n	80041d2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7fe ff25 	bl	800301c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80041d2:	f7fe fd5f 	bl	8002c94 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d914      	bls.n	800420a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	d00d      	beq.n	800420a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f2:	f043 0210 	orr.w	r2, r3, #16
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041fe:	f043 0201 	orr.w	r2, r3, #1
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e007      	b.n	800421a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b01      	cmp	r3, #1
 8004216:	d1cf      	bne.n	80041b8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004218:	2300      	movs	r3, #0
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	8000003f 	.word	0x8000003f
 8004228:	50040300 	.word	0x50040300
 800422c:	20000000 	.word	0x20000000
 8004230:	053e2d63 	.word	0x053e2d63

08004234 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4618      	mov	r0, r3
 8004242:	f7fe ff26 	bl	8003092 <LL_ADC_IsDisableOngoing>
 8004246:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4618      	mov	r0, r3
 800424e:	f7fe ff0d 	bl	800306c <LL_ADC_IsEnabled>
 8004252:	4603      	mov	r3, r0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d047      	beq.n	80042e8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d144      	bne.n	80042e8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f003 030d 	and.w	r3, r3, #13
 8004268:	2b01      	cmp	r3, #1
 800426a:	d10c      	bne.n	8004286 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4618      	mov	r0, r3
 8004272:	f7fe fee7 	bl	8003044 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2203      	movs	r2, #3
 800427c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800427e:	f7fe fd09 	bl	8002c94 <HAL_GetTick>
 8004282:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004284:	e029      	b.n	80042da <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800428a:	f043 0210 	orr.w	r2, r3, #16
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004296:	f043 0201 	orr.w	r2, r3, #1
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e023      	b.n	80042ea <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80042a2:	f7fe fcf7 	bl	8002c94 <HAL_GetTick>
 80042a6:	4602      	mov	r2, r0
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d914      	bls.n	80042da <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00d      	beq.n	80042da <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042c2:	f043 0210 	orr.w	r2, r3, #16
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042ce:	f043 0201 	orr.w	r2, r3, #1
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e007      	b.n	80042ea <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d1dc      	bne.n	80042a2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
	...

080042f4 <__NVIC_SetPriorityGrouping>:
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004304:	4b0c      	ldr	r3, [pc, #48]	; (8004338 <__NVIC_SetPriorityGrouping+0x44>)
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004310:	4013      	ands	r3, r2
 8004312:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800431c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004324:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004326:	4a04      	ldr	r2, [pc, #16]	; (8004338 <__NVIC_SetPriorityGrouping+0x44>)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	60d3      	str	r3, [r2, #12]
}
 800432c:	bf00      	nop
 800432e:	3714      	adds	r7, #20
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	e000ed00 	.word	0xe000ed00

0800433c <__NVIC_GetPriorityGrouping>:
{
 800433c:	b480      	push	{r7}
 800433e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004340:	4b04      	ldr	r3, [pc, #16]	; (8004354 <__NVIC_GetPriorityGrouping+0x18>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	0a1b      	lsrs	r3, r3, #8
 8004346:	f003 0307 	and.w	r3, r3, #7
}
 800434a:	4618      	mov	r0, r3
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr
 8004354:	e000ed00 	.word	0xe000ed00

08004358 <__NVIC_EnableIRQ>:
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	4603      	mov	r3, r0
 8004360:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004366:	2b00      	cmp	r3, #0
 8004368:	db0b      	blt.n	8004382 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800436a:	79fb      	ldrb	r3, [r7, #7]
 800436c:	f003 021f 	and.w	r2, r3, #31
 8004370:	4907      	ldr	r1, [pc, #28]	; (8004390 <__NVIC_EnableIRQ+0x38>)
 8004372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004376:	095b      	lsrs	r3, r3, #5
 8004378:	2001      	movs	r0, #1
 800437a:	fa00 f202 	lsl.w	r2, r0, r2
 800437e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	e000e100 	.word	0xe000e100

08004394 <__NVIC_SetPriority>:
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	6039      	str	r1, [r7, #0]
 800439e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	db0a      	blt.n	80043be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	b2da      	uxtb	r2, r3
 80043ac:	490c      	ldr	r1, [pc, #48]	; (80043e0 <__NVIC_SetPriority+0x4c>)
 80043ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b2:	0112      	lsls	r2, r2, #4
 80043b4:	b2d2      	uxtb	r2, r2
 80043b6:	440b      	add	r3, r1
 80043b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80043bc:	e00a      	b.n	80043d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	4908      	ldr	r1, [pc, #32]	; (80043e4 <__NVIC_SetPriority+0x50>)
 80043c4:	79fb      	ldrb	r3, [r7, #7]
 80043c6:	f003 030f 	and.w	r3, r3, #15
 80043ca:	3b04      	subs	r3, #4
 80043cc:	0112      	lsls	r2, r2, #4
 80043ce:	b2d2      	uxtb	r2, r2
 80043d0:	440b      	add	r3, r1
 80043d2:	761a      	strb	r2, [r3, #24]
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr
 80043e0:	e000e100 	.word	0xe000e100
 80043e4:	e000ed00 	.word	0xe000ed00

080043e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b089      	sub	sp, #36	; 0x24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f003 0307 	and.w	r3, r3, #7
 80043fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	f1c3 0307 	rsb	r3, r3, #7
 8004402:	2b04      	cmp	r3, #4
 8004404:	bf28      	it	cs
 8004406:	2304      	movcs	r3, #4
 8004408:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	3304      	adds	r3, #4
 800440e:	2b06      	cmp	r3, #6
 8004410:	d902      	bls.n	8004418 <NVIC_EncodePriority+0x30>
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	3b03      	subs	r3, #3
 8004416:	e000      	b.n	800441a <NVIC_EncodePriority+0x32>
 8004418:	2300      	movs	r3, #0
 800441a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800441c:	f04f 32ff 	mov.w	r2, #4294967295
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	fa02 f303 	lsl.w	r3, r2, r3
 8004426:	43da      	mvns	r2, r3
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	401a      	ands	r2, r3
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004430:	f04f 31ff 	mov.w	r1, #4294967295
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	fa01 f303 	lsl.w	r3, r1, r3
 800443a:	43d9      	mvns	r1, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004440:	4313      	orrs	r3, r2
         );
}
 8004442:	4618      	mov	r0, r3
 8004444:	3724      	adds	r7, #36	; 0x24
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
	...

08004450 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	3b01      	subs	r3, #1
 800445c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004460:	d301      	bcc.n	8004466 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004462:	2301      	movs	r3, #1
 8004464:	e00f      	b.n	8004486 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004466:	4a0a      	ldr	r2, [pc, #40]	; (8004490 <SysTick_Config+0x40>)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	3b01      	subs	r3, #1
 800446c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800446e:	210f      	movs	r1, #15
 8004470:	f04f 30ff 	mov.w	r0, #4294967295
 8004474:	f7ff ff8e 	bl	8004394 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004478:	4b05      	ldr	r3, [pc, #20]	; (8004490 <SysTick_Config+0x40>)
 800447a:	2200      	movs	r2, #0
 800447c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800447e:	4b04      	ldr	r3, [pc, #16]	; (8004490 <SysTick_Config+0x40>)
 8004480:	2207      	movs	r2, #7
 8004482:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3708      	adds	r7, #8
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	e000e010 	.word	0xe000e010

08004494 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f7ff ff29 	bl	80042f4 <__NVIC_SetPriorityGrouping>
}
 80044a2:	bf00      	nop
 80044a4:	3708      	adds	r7, #8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b086      	sub	sp, #24
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	4603      	mov	r3, r0
 80044b2:	60b9      	str	r1, [r7, #8]
 80044b4:	607a      	str	r2, [r7, #4]
 80044b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80044b8:	2300      	movs	r3, #0
 80044ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80044bc:	f7ff ff3e 	bl	800433c <__NVIC_GetPriorityGrouping>
 80044c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	68b9      	ldr	r1, [r7, #8]
 80044c6:	6978      	ldr	r0, [r7, #20]
 80044c8:	f7ff ff8e 	bl	80043e8 <NVIC_EncodePriority>
 80044cc:	4602      	mov	r2, r0
 80044ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044d2:	4611      	mov	r1, r2
 80044d4:	4618      	mov	r0, r3
 80044d6:	f7ff ff5d 	bl	8004394 <__NVIC_SetPriority>
}
 80044da:	bf00      	nop
 80044dc:	3718      	adds	r7, #24
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b082      	sub	sp, #8
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	4603      	mov	r3, r0
 80044ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044f0:	4618      	mov	r0, r3
 80044f2:	f7ff ff31 	bl	8004358 <__NVIC_EnableIRQ>
}
 80044f6:	bf00      	nop
 80044f8:	3708      	adds	r7, #8
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044fe:	b580      	push	{r7, lr}
 8004500:	b082      	sub	sp, #8
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f7ff ffa2 	bl	8004450 <SysTick_Config>
 800450c:	4603      	mov	r3, r0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
	...

08004518 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004518:	b480      	push	{r7}
 800451a:	b087      	sub	sp, #28
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004522:	2300      	movs	r3, #0
 8004524:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004526:	e14e      	b.n	80047c6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	2101      	movs	r1, #1
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	fa01 f303 	lsl.w	r3, r1, r3
 8004534:	4013      	ands	r3, r2
 8004536:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2b00      	cmp	r3, #0
 800453c:	f000 8140 	beq.w	80047c0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f003 0303 	and.w	r3, r3, #3
 8004548:	2b01      	cmp	r3, #1
 800454a:	d005      	beq.n	8004558 <HAL_GPIO_Init+0x40>
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f003 0303 	and.w	r3, r3, #3
 8004554:	2b02      	cmp	r3, #2
 8004556:	d130      	bne.n	80045ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	005b      	lsls	r3, r3, #1
 8004562:	2203      	movs	r2, #3
 8004564:	fa02 f303 	lsl.w	r3, r2, r3
 8004568:	43db      	mvns	r3, r3
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	4013      	ands	r3, r2
 800456e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	68da      	ldr	r2, [r3, #12]
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	005b      	lsls	r3, r3, #1
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	4313      	orrs	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800458e:	2201      	movs	r2, #1
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	fa02 f303 	lsl.w	r3, r2, r3
 8004596:	43db      	mvns	r3, r3
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	4013      	ands	r3, r2
 800459c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	091b      	lsrs	r3, r3, #4
 80045a4:	f003 0201 	and.w	r2, r3, #1
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	fa02 f303 	lsl.w	r3, r2, r3
 80045ae:	693a      	ldr	r2, [r7, #16]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	693a      	ldr	r2, [r7, #16]
 80045b8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f003 0303 	and.w	r3, r3, #3
 80045c2:	2b03      	cmp	r3, #3
 80045c4:	d017      	beq.n	80045f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	005b      	lsls	r3, r3, #1
 80045d0:	2203      	movs	r2, #3
 80045d2:	fa02 f303 	lsl.w	r3, r2, r3
 80045d6:	43db      	mvns	r3, r3
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	4013      	ands	r3, r2
 80045dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	689a      	ldr	r2, [r3, #8]
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d123      	bne.n	800464a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	08da      	lsrs	r2, r3, #3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	3208      	adds	r2, #8
 800460a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800460e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	220f      	movs	r2, #15
 800461a:	fa02 f303 	lsl.w	r3, r2, r3
 800461e:	43db      	mvns	r3, r3
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	4013      	ands	r3, r2
 8004624:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	691a      	ldr	r2, [r3, #16]
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f003 0307 	and.w	r3, r3, #7
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	fa02 f303 	lsl.w	r3, r2, r3
 8004636:	693a      	ldr	r2, [r7, #16]
 8004638:	4313      	orrs	r3, r2
 800463a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	08da      	lsrs	r2, r3, #3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3208      	adds	r2, #8
 8004644:	6939      	ldr	r1, [r7, #16]
 8004646:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	005b      	lsls	r3, r3, #1
 8004654:	2203      	movs	r2, #3
 8004656:	fa02 f303 	lsl.w	r3, r2, r3
 800465a:	43db      	mvns	r3, r3
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	4013      	ands	r3, r2
 8004660:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f003 0203 	and.w	r2, r3, #3
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	fa02 f303 	lsl.w	r3, r2, r3
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4313      	orrs	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	693a      	ldr	r2, [r7, #16]
 800467c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004686:	2b00      	cmp	r3, #0
 8004688:	f000 809a 	beq.w	80047c0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800468c:	4b55      	ldr	r3, [pc, #340]	; (80047e4 <HAL_GPIO_Init+0x2cc>)
 800468e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004690:	4a54      	ldr	r2, [pc, #336]	; (80047e4 <HAL_GPIO_Init+0x2cc>)
 8004692:	f043 0301 	orr.w	r3, r3, #1
 8004696:	6613      	str	r3, [r2, #96]	; 0x60
 8004698:	4b52      	ldr	r3, [pc, #328]	; (80047e4 <HAL_GPIO_Init+0x2cc>)
 800469a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	60bb      	str	r3, [r7, #8]
 80046a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80046a4:	4a50      	ldr	r2, [pc, #320]	; (80047e8 <HAL_GPIO_Init+0x2d0>)
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	089b      	lsrs	r3, r3, #2
 80046aa:	3302      	adds	r3, #2
 80046ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	f003 0303 	and.w	r3, r3, #3
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	220f      	movs	r2, #15
 80046bc:	fa02 f303 	lsl.w	r3, r2, r3
 80046c0:	43db      	mvns	r3, r3
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	4013      	ands	r3, r2
 80046c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80046ce:	d013      	beq.n	80046f8 <HAL_GPIO_Init+0x1e0>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a46      	ldr	r2, [pc, #280]	; (80047ec <HAL_GPIO_Init+0x2d4>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d00d      	beq.n	80046f4 <HAL_GPIO_Init+0x1dc>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a45      	ldr	r2, [pc, #276]	; (80047f0 <HAL_GPIO_Init+0x2d8>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d007      	beq.n	80046f0 <HAL_GPIO_Init+0x1d8>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a44      	ldr	r2, [pc, #272]	; (80047f4 <HAL_GPIO_Init+0x2dc>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d101      	bne.n	80046ec <HAL_GPIO_Init+0x1d4>
 80046e8:	2303      	movs	r3, #3
 80046ea:	e006      	b.n	80046fa <HAL_GPIO_Init+0x1e2>
 80046ec:	2307      	movs	r3, #7
 80046ee:	e004      	b.n	80046fa <HAL_GPIO_Init+0x1e2>
 80046f0:	2302      	movs	r3, #2
 80046f2:	e002      	b.n	80046fa <HAL_GPIO_Init+0x1e2>
 80046f4:	2301      	movs	r3, #1
 80046f6:	e000      	b.n	80046fa <HAL_GPIO_Init+0x1e2>
 80046f8:	2300      	movs	r3, #0
 80046fa:	697a      	ldr	r2, [r7, #20]
 80046fc:	f002 0203 	and.w	r2, r2, #3
 8004700:	0092      	lsls	r2, r2, #2
 8004702:	4093      	lsls	r3, r2
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	4313      	orrs	r3, r2
 8004708:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800470a:	4937      	ldr	r1, [pc, #220]	; (80047e8 <HAL_GPIO_Init+0x2d0>)
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	089b      	lsrs	r3, r3, #2
 8004710:	3302      	adds	r3, #2
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004718:	4b37      	ldr	r3, [pc, #220]	; (80047f8 <HAL_GPIO_Init+0x2e0>)
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	43db      	mvns	r3, r3
 8004722:	693a      	ldr	r2, [r7, #16]
 8004724:	4013      	ands	r3, r2
 8004726:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d003      	beq.n	800473c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004734:	693a      	ldr	r2, [r7, #16]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	4313      	orrs	r3, r2
 800473a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800473c:	4a2e      	ldr	r2, [pc, #184]	; (80047f8 <HAL_GPIO_Init+0x2e0>)
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004742:	4b2d      	ldr	r3, [pc, #180]	; (80047f8 <HAL_GPIO_Init+0x2e0>)
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	43db      	mvns	r3, r3
 800474c:	693a      	ldr	r2, [r7, #16]
 800474e:	4013      	ands	r3, r2
 8004750:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800475e:	693a      	ldr	r2, [r7, #16]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4313      	orrs	r3, r2
 8004764:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004766:	4a24      	ldr	r2, [pc, #144]	; (80047f8 <HAL_GPIO_Init+0x2e0>)
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800476c:	4b22      	ldr	r3, [pc, #136]	; (80047f8 <HAL_GPIO_Init+0x2e0>)
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	43db      	mvns	r3, r3
 8004776:	693a      	ldr	r2, [r7, #16]
 8004778:	4013      	ands	r3, r2
 800477a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d003      	beq.n	8004790 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8004788:	693a      	ldr	r2, [r7, #16]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	4313      	orrs	r3, r2
 800478e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004790:	4a19      	ldr	r2, [pc, #100]	; (80047f8 <HAL_GPIO_Init+0x2e0>)
 8004792:	693b      	ldr	r3, [r7, #16]
 8004794:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004796:	4b18      	ldr	r3, [pc, #96]	; (80047f8 <HAL_GPIO_Init+0x2e0>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	43db      	mvns	r3, r3
 80047a0:	693a      	ldr	r2, [r7, #16]
 80047a2:	4013      	ands	r3, r2
 80047a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d003      	beq.n	80047ba <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80047b2:	693a      	ldr	r2, [r7, #16]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80047ba:	4a0f      	ldr	r2, [pc, #60]	; (80047f8 <HAL_GPIO_Init+0x2e0>)
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80047c0:	697b      	ldr	r3, [r7, #20]
 80047c2:	3301      	adds	r3, #1
 80047c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	fa22 f303 	lsr.w	r3, r2, r3
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	f47f aea9 	bne.w	8004528 <HAL_GPIO_Init+0x10>
  }
}
 80047d6:	bf00      	nop
 80047d8:	bf00      	nop
 80047da:	371c      	adds	r7, #28
 80047dc:	46bd      	mov	sp, r7
 80047de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e2:	4770      	bx	lr
 80047e4:	40021000 	.word	0x40021000
 80047e8:	40010000 	.word	0x40010000
 80047ec:	48000400 	.word	0x48000400
 80047f0:	48000800 	.word	0x48000800
 80047f4:	48000c00 	.word	0x48000c00
 80047f8:	40010400 	.word	0x40010400

080047fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
 8004804:	460b      	mov	r3, r1
 8004806:	807b      	strh	r3, [r7, #2]
 8004808:	4613      	mov	r3, r2
 800480a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800480c:	787b      	ldrb	r3, [r7, #1]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d003      	beq.n	800481a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004812:	887a      	ldrh	r2, [r7, #2]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004818:	e002      	b.n	8004820 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800481a:	887a      	ldrh	r2, [r7, #2]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004820:	bf00      	nop
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800482c:	b480      	push	{r7}
 800482e:	b085      	sub	sp, #20
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	460b      	mov	r3, r1
 8004836:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	695b      	ldr	r3, [r3, #20]
 800483c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800483e:	887a      	ldrh	r2, [r7, #2]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	4013      	ands	r3, r2
 8004844:	041a      	lsls	r2, r3, #16
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	43d9      	mvns	r1, r3
 800484a:	887b      	ldrh	r3, [r7, #2]
 800484c:	400b      	ands	r3, r1
 800484e:	431a      	orrs	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	619a      	str	r2, [r3, #24]
}
 8004854:	bf00      	nop
 8004856:	3714      	adds	r7, #20
 8004858:	46bd      	mov	sp, r7
 800485a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485e:	4770      	bx	lr

08004860 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	4603      	mov	r3, r0
 8004868:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800486a:	4b08      	ldr	r3, [pc, #32]	; (800488c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800486c:	695a      	ldr	r2, [r3, #20]
 800486e:	88fb      	ldrh	r3, [r7, #6]
 8004870:	4013      	ands	r3, r2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d006      	beq.n	8004884 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004876:	4a05      	ldr	r2, [pc, #20]	; (800488c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004878:	88fb      	ldrh	r3, [r7, #6]
 800487a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800487c:	88fb      	ldrh	r3, [r7, #6]
 800487e:	4618      	mov	r0, r3
 8004880:	f7fd ffdc 	bl	800283c <HAL_GPIO_EXTI_Callback>
  }
}
 8004884:	bf00      	nop
 8004886:	3708      	adds	r7, #8
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	40010400 	.word	0x40010400

08004890 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004890:	b480      	push	{r7}
 8004892:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004894:	4b04      	ldr	r3, [pc, #16]	; (80048a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800489c:	4618      	mov	r0, r3
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr
 80048a6:	bf00      	nop
 80048a8:	40007000 	.word	0x40007000

080048ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b085      	sub	sp, #20
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048ba:	d130      	bne.n	800491e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80048bc:	4b23      	ldr	r3, [pc, #140]	; (800494c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80048c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048c8:	d038      	beq.n	800493c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80048ca:	4b20      	ldr	r3, [pc, #128]	; (800494c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80048d2:	4a1e      	ldr	r2, [pc, #120]	; (800494c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80048da:	4b1d      	ldr	r3, [pc, #116]	; (8004950 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	2232      	movs	r2, #50	; 0x32
 80048e0:	fb02 f303 	mul.w	r3, r2, r3
 80048e4:	4a1b      	ldr	r2, [pc, #108]	; (8004954 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80048e6:	fba2 2303 	umull	r2, r3, r2, r3
 80048ea:	0c9b      	lsrs	r3, r3, #18
 80048ec:	3301      	adds	r3, #1
 80048ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048f0:	e002      	b.n	80048f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	3b01      	subs	r3, #1
 80048f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048f8:	4b14      	ldr	r3, [pc, #80]	; (800494c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048fa:	695b      	ldr	r3, [r3, #20]
 80048fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004900:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004904:	d102      	bne.n	800490c <HAL_PWREx_ControlVoltageScaling+0x60>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1f2      	bne.n	80048f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800490c:	4b0f      	ldr	r3, [pc, #60]	; (800494c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800490e:	695b      	ldr	r3, [r3, #20]
 8004910:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004914:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004918:	d110      	bne.n	800493c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	e00f      	b.n	800493e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800491e:	4b0b      	ldr	r3, [pc, #44]	; (800494c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004926:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800492a:	d007      	beq.n	800493c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800492c:	4b07      	ldr	r3, [pc, #28]	; (800494c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004934:	4a05      	ldr	r2, [pc, #20]	; (800494c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004936:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800493a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3714      	adds	r7, #20
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	40007000 	.word	0x40007000
 8004950:	20000000 	.word	0x20000000
 8004954:	431bde83 	.word	0x431bde83

08004958 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b08a      	sub	sp, #40	; 0x28
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d102      	bne.n	800496c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	f000 bc4f 	b.w	800520a <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800496c:	4b97      	ldr	r3, [pc, #604]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f003 030c 	and.w	r3, r3, #12
 8004974:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004976:	4b95      	ldr	r3, [pc, #596]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	f003 0303 	and.w	r3, r3, #3
 800497e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0310 	and.w	r3, r3, #16
 8004988:	2b00      	cmp	r3, #0
 800498a:	f000 80e6 	beq.w	8004b5a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800498e:	6a3b      	ldr	r3, [r7, #32]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d007      	beq.n	80049a4 <HAL_RCC_OscConfig+0x4c>
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	2b0c      	cmp	r3, #12
 8004998:	f040 808d 	bne.w	8004ab6 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	2b01      	cmp	r3, #1
 80049a0:	f040 8089 	bne.w	8004ab6 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049a4:	4b89      	ldr	r3, [pc, #548]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d006      	beq.n	80049be <HAL_RCC_OscConfig+0x66>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	69db      	ldr	r3, [r3, #28]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d102      	bne.n	80049be <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	f000 bc26 	b.w	800520a <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049c2:	4b82      	ldr	r3, [pc, #520]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0308 	and.w	r3, r3, #8
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d004      	beq.n	80049d8 <HAL_RCC_OscConfig+0x80>
 80049ce:	4b7f      	ldr	r3, [pc, #508]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049d6:	e005      	b.n	80049e4 <HAL_RCC_OscConfig+0x8c>
 80049d8:	4b7c      	ldr	r3, [pc, #496]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 80049da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049de:	091b      	lsrs	r3, r3, #4
 80049e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d224      	bcs.n	8004a32 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ec:	4618      	mov	r0, r3
 80049ee:	f000 fdd9 	bl	80055a4 <RCC_SetFlashLatencyFromMSIRange>
 80049f2:	4603      	mov	r3, r0
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d002      	beq.n	80049fe <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	f000 bc06 	b.w	800520a <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049fe:	4b73      	ldr	r3, [pc, #460]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a72      	ldr	r2, [pc, #456]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a04:	f043 0308 	orr.w	r3, r3, #8
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	4b70      	ldr	r3, [pc, #448]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a16:	496d      	ldr	r1, [pc, #436]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a1c:	4b6b      	ldr	r3, [pc, #428]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a1e:	685b      	ldr	r3, [r3, #4]
 8004a20:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	021b      	lsls	r3, r3, #8
 8004a2a:	4968      	ldr	r1, [pc, #416]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	604b      	str	r3, [r1, #4]
 8004a30:	e025      	b.n	8004a7e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a32:	4b66      	ldr	r3, [pc, #408]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a65      	ldr	r2, [pc, #404]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a38:	f043 0308 	orr.w	r3, r3, #8
 8004a3c:	6013      	str	r3, [r2, #0]
 8004a3e:	4b63      	ldr	r3, [pc, #396]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	4960      	ldr	r1, [pc, #384]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a50:	4b5e      	ldr	r3, [pc, #376]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a1b      	ldr	r3, [r3, #32]
 8004a5c:	021b      	lsls	r3, r3, #8
 8004a5e:	495b      	ldr	r1, [pc, #364]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a60:	4313      	orrs	r3, r2
 8004a62:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a64:	6a3b      	ldr	r3, [r7, #32]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d109      	bne.n	8004a7e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 fd98 	bl	80055a4 <RCC_SetFlashLatencyFromMSIRange>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e3c5      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a7e:	f000 fccd 	bl	800541c <HAL_RCC_GetSysClockFreq>
 8004a82:	4602      	mov	r2, r0
 8004a84:	4b51      	ldr	r3, [pc, #324]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	091b      	lsrs	r3, r3, #4
 8004a8a:	f003 030f 	and.w	r3, r3, #15
 8004a8e:	4950      	ldr	r1, [pc, #320]	; (8004bd0 <HAL_RCC_OscConfig+0x278>)
 8004a90:	5ccb      	ldrb	r3, [r1, r3]
 8004a92:	f003 031f 	and.w	r3, r3, #31
 8004a96:	fa22 f303 	lsr.w	r3, r2, r3
 8004a9a:	4a4e      	ldr	r2, [pc, #312]	; (8004bd4 <HAL_RCC_OscConfig+0x27c>)
 8004a9c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004a9e:	4b4e      	ldr	r3, [pc, #312]	; (8004bd8 <HAL_RCC_OscConfig+0x280>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f7fe f8a6 	bl	8002bf4 <HAL_InitTick>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8004aac:	7dfb      	ldrb	r3, [r7, #23]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d052      	beq.n	8004b58 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8004ab2:	7dfb      	ldrb	r3, [r7, #23]
 8004ab4:	e3a9      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d032      	beq.n	8004b24 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004abe:	4b43      	ldr	r3, [pc, #268]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a42      	ldr	r2, [pc, #264]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004ac4:	f043 0301 	orr.w	r3, r3, #1
 8004ac8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004aca:	f7fe f8e3 	bl	8002c94 <HAL_GetTick>
 8004ace:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004ad0:	e008      	b.n	8004ae4 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ad2:	f7fe f8df 	bl	8002c94 <HAL_GetTick>
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	2b02      	cmp	r3, #2
 8004ade:	d901      	bls.n	8004ae4 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8004ae0:	2303      	movs	r3, #3
 8004ae2:	e392      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004ae4:	4b39      	ldr	r3, [pc, #228]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0302 	and.w	r3, r3, #2
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d0f0      	beq.n	8004ad2 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004af0:	4b36      	ldr	r3, [pc, #216]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a35      	ldr	r2, [pc, #212]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004af6:	f043 0308 	orr.w	r3, r3, #8
 8004afa:	6013      	str	r3, [r2, #0]
 8004afc:	4b33      	ldr	r3, [pc, #204]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b08:	4930      	ldr	r1, [pc, #192]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b0e:	4b2f      	ldr	r3, [pc, #188]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6a1b      	ldr	r3, [r3, #32]
 8004b1a:	021b      	lsls	r3, r3, #8
 8004b1c:	492b      	ldr	r1, [pc, #172]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	604b      	str	r3, [r1, #4]
 8004b22:	e01a      	b.n	8004b5a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004b24:	4b29      	ldr	r3, [pc, #164]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a28      	ldr	r2, [pc, #160]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004b2a:	f023 0301 	bic.w	r3, r3, #1
 8004b2e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b30:	f7fe f8b0 	bl	8002c94 <HAL_GetTick>
 8004b34:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b36:	e008      	b.n	8004b4a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b38:	f7fe f8ac 	bl	8002c94 <HAL_GetTick>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	2b02      	cmp	r3, #2
 8004b44:	d901      	bls.n	8004b4a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004b46:	2303      	movs	r3, #3
 8004b48:	e35f      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b4a:	4b20      	ldr	r3, [pc, #128]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0302 	and.w	r3, r3, #2
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d1f0      	bne.n	8004b38 <HAL_RCC_OscConfig+0x1e0>
 8004b56:	e000      	b.n	8004b5a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b58:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d073      	beq.n	8004c4e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004b66:	6a3b      	ldr	r3, [r7, #32]
 8004b68:	2b08      	cmp	r3, #8
 8004b6a:	d005      	beq.n	8004b78 <HAL_RCC_OscConfig+0x220>
 8004b6c:	6a3b      	ldr	r3, [r7, #32]
 8004b6e:	2b0c      	cmp	r3, #12
 8004b70:	d10e      	bne.n	8004b90 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	2b03      	cmp	r3, #3
 8004b76:	d10b      	bne.n	8004b90 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b78:	4b14      	ldr	r3, [pc, #80]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d063      	beq.n	8004c4c <HAL_RCC_OscConfig+0x2f4>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d15f      	bne.n	8004c4c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	e33c      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b98:	d106      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x250>
 8004b9a:	4b0c      	ldr	r3, [pc, #48]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a0b      	ldr	r2, [pc, #44]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004ba0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ba4:	6013      	str	r3, [r2, #0]
 8004ba6:	e025      	b.n	8004bf4 <HAL_RCC_OscConfig+0x29c>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004bb0:	d114      	bne.n	8004bdc <HAL_RCC_OscConfig+0x284>
 8004bb2:	4b06      	ldr	r3, [pc, #24]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a05      	ldr	r2, [pc, #20]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004bb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bbc:	6013      	str	r3, [r2, #0]
 8004bbe:	4b03      	ldr	r3, [pc, #12]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a02      	ldr	r2, [pc, #8]	; (8004bcc <HAL_RCC_OscConfig+0x274>)
 8004bc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bc8:	6013      	str	r3, [r2, #0]
 8004bca:	e013      	b.n	8004bf4 <HAL_RCC_OscConfig+0x29c>
 8004bcc:	40021000 	.word	0x40021000
 8004bd0:	08007e18 	.word	0x08007e18
 8004bd4:	20000000 	.word	0x20000000
 8004bd8:	20000004 	.word	0x20000004
 8004bdc:	4b8f      	ldr	r3, [pc, #572]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a8e      	ldr	r2, [pc, #568]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004be2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004be6:	6013      	str	r3, [r2, #0]
 8004be8:	4b8c      	ldr	r3, [pc, #560]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a8b      	ldr	r2, [pc, #556]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004bee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d013      	beq.n	8004c24 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bfc:	f7fe f84a 	bl	8002c94 <HAL_GetTick>
 8004c00:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c04:	f7fe f846 	bl	8002c94 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b64      	cmp	r3, #100	; 0x64
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e2f9      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c16:	4b81      	ldr	r3, [pc, #516]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f0      	beq.n	8004c04 <HAL_RCC_OscConfig+0x2ac>
 8004c22:	e014      	b.n	8004c4e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c24:	f7fe f836 	bl	8002c94 <HAL_GetTick>
 8004c28:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c2a:	e008      	b.n	8004c3e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c2c:	f7fe f832 	bl	8002c94 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	69bb      	ldr	r3, [r7, #24]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	2b64      	cmp	r3, #100	; 0x64
 8004c38:	d901      	bls.n	8004c3e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8004c3a:	2303      	movs	r3, #3
 8004c3c:	e2e5      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c3e:	4b77      	ldr	r3, [pc, #476]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d1f0      	bne.n	8004c2c <HAL_RCC_OscConfig+0x2d4>
 8004c4a:	e000      	b.n	8004c4e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f003 0302 	and.w	r3, r3, #2
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d060      	beq.n	8004d1c <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004c5a:	6a3b      	ldr	r3, [r7, #32]
 8004c5c:	2b04      	cmp	r3, #4
 8004c5e:	d005      	beq.n	8004c6c <HAL_RCC_OscConfig+0x314>
 8004c60:	6a3b      	ldr	r3, [r7, #32]
 8004c62:	2b0c      	cmp	r3, #12
 8004c64:	d119      	bne.n	8004c9a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	2b02      	cmp	r3, #2
 8004c6a:	d116      	bne.n	8004c9a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c6c:	4b6b      	ldr	r3, [pc, #428]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d005      	beq.n	8004c84 <HAL_RCC_OscConfig+0x32c>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e2c2      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c84:	4b65      	ldr	r3, [pc, #404]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	691b      	ldr	r3, [r3, #16]
 8004c90:	061b      	lsls	r3, r3, #24
 8004c92:	4962      	ldr	r1, [pc, #392]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004c94:	4313      	orrs	r3, r2
 8004c96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c98:	e040      	b.n	8004d1c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d023      	beq.n	8004cea <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ca2:	4b5e      	ldr	r3, [pc, #376]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a5d      	ldr	r2, [pc, #372]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004ca8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cae:	f7fd fff1 	bl	8002c94 <HAL_GetTick>
 8004cb2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cb4:	e008      	b.n	8004cc8 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cb6:	f7fd ffed 	bl	8002c94 <HAL_GetTick>
 8004cba:	4602      	mov	r2, r0
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	1ad3      	subs	r3, r2, r3
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d901      	bls.n	8004cc8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e2a0      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cc8:	4b54      	ldr	r3, [pc, #336]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d0f0      	beq.n	8004cb6 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cd4:	4b51      	ldr	r3, [pc, #324]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	061b      	lsls	r3, r3, #24
 8004ce2:	494e      	ldr	r1, [pc, #312]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	604b      	str	r3, [r1, #4]
 8004ce8:	e018      	b.n	8004d1c <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cea:	4b4c      	ldr	r3, [pc, #304]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a4b      	ldr	r2, [pc, #300]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004cf0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cf4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf6:	f7fd ffcd 	bl	8002c94 <HAL_GetTick>
 8004cfa:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004cfc:	e008      	b.n	8004d10 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cfe:	f7fd ffc9 	bl	8002c94 <HAL_GetTick>
 8004d02:	4602      	mov	r2, r0
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d901      	bls.n	8004d10 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e27c      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004d10:	4b42      	ldr	r3, [pc, #264]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d1f0      	bne.n	8004cfe <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0308 	and.w	r3, r3, #8
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f000 8082 	beq.w	8004e2e <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	695b      	ldr	r3, [r3, #20]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d05f      	beq.n	8004df2 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8004d32:	4b3a      	ldr	r3, [pc, #232]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004d34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d38:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	699a      	ldr	r2, [r3, #24]
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	f003 0310 	and.w	r3, r3, #16
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d037      	beq.n	8004db8 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d006      	beq.n	8004d60 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d101      	bne.n	8004d60 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e254      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d01b      	beq.n	8004da2 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8004d6a:	4b2c      	ldr	r3, [pc, #176]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d70:	4a2a      	ldr	r2, [pc, #168]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004d72:	f023 0301 	bic.w	r3, r3, #1
 8004d76:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004d7a:	f7fd ff8b 	bl	8002c94 <HAL_GetTick>
 8004d7e:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d80:	e008      	b.n	8004d94 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d82:	f7fd ff87 	bl	8002c94 <HAL_GetTick>
 8004d86:	4602      	mov	r2, r0
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b11      	cmp	r3, #17
 8004d8e:	d901      	bls.n	8004d94 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e23a      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d94:	4b21      	ldr	r3, [pc, #132]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004d96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d1ef      	bne.n	8004d82 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8004da2:	4b1e      	ldr	r3, [pc, #120]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004da4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004da8:	f023 0210 	bic.w	r2, r3, #16
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	491a      	ldr	r1, [pc, #104]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004db2:	4313      	orrs	r3, r2
 8004db4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004db8:	4b18      	ldr	r3, [pc, #96]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004dbe:	4a17      	ldr	r2, [pc, #92]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004dc0:	f043 0301 	orr.w	r3, r3, #1
 8004dc4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dc8:	f7fd ff64 	bl	8002c94 <HAL_GetTick>
 8004dcc:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004dce:	e008      	b.n	8004de2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dd0:	f7fd ff60 	bl	8002c94 <HAL_GetTick>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	1ad3      	subs	r3, r2, r3
 8004dda:	2b11      	cmp	r3, #17
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e213      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004de2:	4b0e      	ldr	r3, [pc, #56]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004de4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004de8:	f003 0302 	and.w	r3, r3, #2
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d0ef      	beq.n	8004dd0 <HAL_RCC_OscConfig+0x478>
 8004df0:	e01d      	b.n	8004e2e <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004df2:	4b0a      	ldr	r3, [pc, #40]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004df4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004df8:	4a08      	ldr	r2, [pc, #32]	; (8004e1c <HAL_RCC_OscConfig+0x4c4>)
 8004dfa:	f023 0301 	bic.w	r3, r3, #1
 8004dfe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e02:	f7fd ff47 	bl	8002c94 <HAL_GetTick>
 8004e06:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e08:	e00a      	b.n	8004e20 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e0a:	f7fd ff43 	bl	8002c94 <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	2b11      	cmp	r3, #17
 8004e16:	d903      	bls.n	8004e20 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e1f6      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
 8004e1c:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004e20:	4ba9      	ldr	r3, [pc, #676]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e26:	f003 0302 	and.w	r3, r3, #2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1ed      	bne.n	8004e0a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0304 	and.w	r3, r3, #4
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	f000 80bd 	beq.w	8004fb6 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004e42:	4ba1      	ldr	r3, [pc, #644]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d10e      	bne.n	8004e6c <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e4e:	4b9e      	ldr	r3, [pc, #632]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e52:	4a9d      	ldr	r2, [pc, #628]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004e54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e58:	6593      	str	r3, [r2, #88]	; 0x58
 8004e5a:	4b9b      	ldr	r3, [pc, #620]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004e5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e62:	60fb      	str	r3, [r7, #12]
 8004e64:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004e66:	2301      	movs	r3, #1
 8004e68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e6c:	4b97      	ldr	r3, [pc, #604]	; (80050cc <HAL_RCC_OscConfig+0x774>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d118      	bne.n	8004eaa <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e78:	4b94      	ldr	r3, [pc, #592]	; (80050cc <HAL_RCC_OscConfig+0x774>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a93      	ldr	r2, [pc, #588]	; (80050cc <HAL_RCC_OscConfig+0x774>)
 8004e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e84:	f7fd ff06 	bl	8002c94 <HAL_GetTick>
 8004e88:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e8a:	e008      	b.n	8004e9e <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e8c:	f7fd ff02 	bl	8002c94 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	69bb      	ldr	r3, [r7, #24]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e1b5      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e9e:	4b8b      	ldr	r3, [pc, #556]	; (80050cc <HAL_RCC_OscConfig+0x774>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0f0      	beq.n	8004e8c <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d02c      	beq.n	8004f10 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8004eb6:	4b84      	ldr	r3, [pc, #528]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ebc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ec8:	497f      	ldr	r1, [pc, #508]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	689b      	ldr	r3, [r3, #8]
 8004ed4:	f003 0304 	and.w	r3, r3, #4
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d010      	beq.n	8004efe <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004edc:	4b7a      	ldr	r3, [pc, #488]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ee2:	4a79      	ldr	r2, [pc, #484]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004ee4:	f043 0304 	orr.w	r3, r3, #4
 8004ee8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004eec:	4b76      	ldr	r3, [pc, #472]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ef2:	4a75      	ldr	r2, [pc, #468]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004ef4:	f043 0301 	orr.w	r3, r3, #1
 8004ef8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004efc:	e018      	b.n	8004f30 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004efe:	4b72      	ldr	r3, [pc, #456]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f04:	4a70      	ldr	r2, [pc, #448]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004f06:	f043 0301 	orr.w	r3, r3, #1
 8004f0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004f0e:	e00f      	b.n	8004f30 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004f10:	4b6d      	ldr	r3, [pc, #436]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f16:	4a6c      	ldr	r2, [pc, #432]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004f18:	f023 0301 	bic.w	r3, r3, #1
 8004f1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004f20:	4b69      	ldr	r3, [pc, #420]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004f22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f26:	4a68      	ldr	r2, [pc, #416]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004f28:	f023 0304 	bic.w	r3, r3, #4
 8004f2c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d016      	beq.n	8004f66 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f38:	f7fd feac 	bl	8002c94 <HAL_GetTick>
 8004f3c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f3e:	e00a      	b.n	8004f56 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f40:	f7fd fea8 	bl	8002c94 <HAL_GetTick>
 8004f44:	4602      	mov	r2, r0
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	1ad3      	subs	r3, r2, r3
 8004f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e159      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f56:	4b5c      	ldr	r3, [pc, #368]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004f58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f5c:	f003 0302 	and.w	r3, r3, #2
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0ed      	beq.n	8004f40 <HAL_RCC_OscConfig+0x5e8>
 8004f64:	e01d      	b.n	8004fa2 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f66:	f7fd fe95 	bl	8002c94 <HAL_GetTick>
 8004f6a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f6c:	e00a      	b.n	8004f84 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f6e:	f7fd fe91 	bl	8002c94 <HAL_GetTick>
 8004f72:	4602      	mov	r2, r0
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	1ad3      	subs	r3, r2, r3
 8004f78:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d901      	bls.n	8004f84 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8004f80:	2303      	movs	r3, #3
 8004f82:	e142      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004f84:	4b50      	ldr	r3, [pc, #320]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f8a:	f003 0302 	and.w	r3, r3, #2
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d1ed      	bne.n	8004f6e <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8004f92:	4b4d      	ldr	r3, [pc, #308]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f98:	4a4b      	ldr	r2, [pc, #300]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004f9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004fa2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d105      	bne.n	8004fb6 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004faa:	4b47      	ldr	r3, [pc, #284]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fae:	4a46      	ldr	r2, [pc, #280]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004fb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fb4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0320 	and.w	r3, r3, #32
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d03c      	beq.n	800503c <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d01c      	beq.n	8005004 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004fca:	4b3f      	ldr	r3, [pc, #252]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004fcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004fd0:	4a3d      	ldr	r2, [pc, #244]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004fd2:	f043 0301 	orr.w	r3, r3, #1
 8004fd6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fda:	f7fd fe5b 	bl	8002c94 <HAL_GetTick>
 8004fde:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004fe0:	e008      	b.n	8004ff4 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004fe2:	f7fd fe57 	bl	8002c94 <HAL_GetTick>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	1ad3      	subs	r3, r2, r3
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d901      	bls.n	8004ff4 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8004ff0:	2303      	movs	r3, #3
 8004ff2:	e10a      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004ff4:	4b34      	ldr	r3, [pc, #208]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8004ff6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ffa:	f003 0302 	and.w	r3, r3, #2
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d0ef      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x68a>
 8005002:	e01b      	b.n	800503c <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005004:	4b30      	ldr	r3, [pc, #192]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8005006:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800500a:	4a2f      	ldr	r2, [pc, #188]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 800500c:	f023 0301 	bic.w	r3, r3, #1
 8005010:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005014:	f7fd fe3e 	bl	8002c94 <HAL_GetTick>
 8005018:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800501a:	e008      	b.n	800502e <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800501c:	f7fd fe3a 	bl	8002c94 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	2b02      	cmp	r3, #2
 8005028:	d901      	bls.n	800502e <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e0ed      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800502e:	4b26      	ldr	r3, [pc, #152]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8005030:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1ef      	bne.n	800501c <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005040:	2b00      	cmp	r3, #0
 8005042:	f000 80e1 	beq.w	8005208 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800504a:	2b02      	cmp	r3, #2
 800504c:	f040 80b5 	bne.w	80051ba <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005050:	4b1d      	ldr	r3, [pc, #116]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	f003 0203 	and.w	r2, r3, #3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005060:	429a      	cmp	r2, r3
 8005062:	d124      	bne.n	80050ae <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005064:	69fb      	ldr	r3, [r7, #28]
 8005066:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800506e:	3b01      	subs	r3, #1
 8005070:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005072:	429a      	cmp	r2, r3
 8005074:	d11b      	bne.n	80050ae <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005080:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005082:	429a      	cmp	r2, r3
 8005084:	d113      	bne.n	80050ae <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005090:	085b      	lsrs	r3, r3, #1
 8005092:	3b01      	subs	r3, #1
 8005094:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005096:	429a      	cmp	r2, r3
 8005098:	d109      	bne.n	80050ae <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a4:	085b      	lsrs	r3, r3, #1
 80050a6:	3b01      	subs	r3, #1
 80050a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d05f      	beq.n	800516e <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050ae:	6a3b      	ldr	r3, [r7, #32]
 80050b0:	2b0c      	cmp	r3, #12
 80050b2:	d05a      	beq.n	800516a <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80050b4:	4b04      	ldr	r3, [pc, #16]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4a03      	ldr	r2, [pc, #12]	; (80050c8 <HAL_RCC_OscConfig+0x770>)
 80050ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050be:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80050c0:	f7fd fde8 	bl	8002c94 <HAL_GetTick>
 80050c4:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050c6:	e00c      	b.n	80050e2 <HAL_RCC_OscConfig+0x78a>
 80050c8:	40021000 	.word	0x40021000
 80050cc:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050d0:	f7fd fde0 	bl	8002c94 <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d901      	bls.n	80050e2 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e093      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050e2:	4b4c      	ldr	r3, [pc, #304]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1f0      	bne.n	80050d0 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050ee:	4b49      	ldr	r3, [pc, #292]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 80050f0:	68da      	ldr	r2, [r3, #12]
 80050f2:	4b49      	ldr	r3, [pc, #292]	; (8005218 <HAL_RCC_OscConfig+0x8c0>)
 80050f4:	4013      	ands	r3, r2
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80050fa:	687a      	ldr	r2, [r7, #4]
 80050fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80050fe:	3a01      	subs	r2, #1
 8005100:	0112      	lsls	r2, r2, #4
 8005102:	4311      	orrs	r1, r2
 8005104:	687a      	ldr	r2, [r7, #4]
 8005106:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005108:	0212      	lsls	r2, r2, #8
 800510a:	4311      	orrs	r1, r2
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005110:	0852      	lsrs	r2, r2, #1
 8005112:	3a01      	subs	r2, #1
 8005114:	0552      	lsls	r2, r2, #21
 8005116:	4311      	orrs	r1, r2
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800511c:	0852      	lsrs	r2, r2, #1
 800511e:	3a01      	subs	r2, #1
 8005120:	0652      	lsls	r2, r2, #25
 8005122:	430a      	orrs	r2, r1
 8005124:	493b      	ldr	r1, [pc, #236]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 8005126:	4313      	orrs	r3, r2
 8005128:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800512a:	4b3a      	ldr	r3, [pc, #232]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a39      	ldr	r2, [pc, #228]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 8005130:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005134:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005136:	4b37      	ldr	r3, [pc, #220]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	4a36      	ldr	r2, [pc, #216]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 800513c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005140:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005142:	f7fd fda7 	bl	8002c94 <HAL_GetTick>
 8005146:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005148:	e008      	b.n	800515c <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800514a:	f7fd fda3 	bl	8002c94 <HAL_GetTick>
 800514e:	4602      	mov	r2, r0
 8005150:	69bb      	ldr	r3, [r7, #24]
 8005152:	1ad3      	subs	r3, r2, r3
 8005154:	2b02      	cmp	r3, #2
 8005156:	d901      	bls.n	800515c <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e056      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800515c:	4b2d      	ldr	r3, [pc, #180]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005164:	2b00      	cmp	r3, #0
 8005166:	d0f0      	beq.n	800514a <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005168:	e04e      	b.n	8005208 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e04d      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800516e:	4b29      	ldr	r3, [pc, #164]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d146      	bne.n	8005208 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800517a:	4b26      	ldr	r3, [pc, #152]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a25      	ldr	r2, [pc, #148]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 8005180:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005184:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005186:	4b23      	ldr	r3, [pc, #140]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	4a22      	ldr	r2, [pc, #136]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 800518c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005190:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005192:	f7fd fd7f 	bl	8002c94 <HAL_GetTick>
 8005196:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005198:	e008      	b.n	80051ac <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800519a:	f7fd fd7b 	bl	8002c94 <HAL_GetTick>
 800519e:	4602      	mov	r2, r0
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	1ad3      	subs	r3, r2, r3
 80051a4:	2b02      	cmp	r3, #2
 80051a6:	d901      	bls.n	80051ac <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 80051a8:	2303      	movs	r3, #3
 80051aa:	e02e      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051ac:	4b19      	ldr	r3, [pc, #100]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d0f0      	beq.n	800519a <HAL_RCC_OscConfig+0x842>
 80051b8:	e026      	b.n	8005208 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80051ba:	6a3b      	ldr	r3, [r7, #32]
 80051bc:	2b0c      	cmp	r3, #12
 80051be:	d021      	beq.n	8005204 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051c0:	4b14      	ldr	r3, [pc, #80]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a13      	ldr	r2, [pc, #76]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 80051c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80051ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051cc:	f7fd fd62 	bl	8002c94 <HAL_GetTick>
 80051d0:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051d2:	e008      	b.n	80051e6 <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051d4:	f7fd fd5e 	bl	8002c94 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d901      	bls.n	80051e6 <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e011      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051e6:	4b0b      	ldr	r3, [pc, #44]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d1f0      	bne.n	80051d4 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 80051f2:	4b08      	ldr	r3, [pc, #32]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	4a07      	ldr	r2, [pc, #28]	; (8005214 <HAL_RCC_OscConfig+0x8bc>)
 80051f8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80051fc:	f023 0303 	bic.w	r3, r3, #3
 8005200:	60d3      	str	r3, [r2, #12]
 8005202:	e001      	b.n	8005208 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e000      	b.n	800520a <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8005208:	2300      	movs	r3, #0
}
 800520a:	4618      	mov	r0, r3
 800520c:	3728      	adds	r7, #40	; 0x28
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	40021000 	.word	0x40021000
 8005218:	f99f808c 	.word	0xf99f808c

0800521c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d101      	bne.n	8005230 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e0e7      	b.n	8005400 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005230:	4b75      	ldr	r3, [pc, #468]	; (8005408 <HAL_RCC_ClockConfig+0x1ec>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0307 	and.w	r3, r3, #7
 8005238:	683a      	ldr	r2, [r7, #0]
 800523a:	429a      	cmp	r2, r3
 800523c:	d910      	bls.n	8005260 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800523e:	4b72      	ldr	r3, [pc, #456]	; (8005408 <HAL_RCC_ClockConfig+0x1ec>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f023 0207 	bic.w	r2, r3, #7
 8005246:	4970      	ldr	r1, [pc, #448]	; (8005408 <HAL_RCC_ClockConfig+0x1ec>)
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	4313      	orrs	r3, r2
 800524c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800524e:	4b6e      	ldr	r3, [pc, #440]	; (8005408 <HAL_RCC_ClockConfig+0x1ec>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0307 	and.w	r3, r3, #7
 8005256:	683a      	ldr	r2, [r7, #0]
 8005258:	429a      	cmp	r2, r3
 800525a:	d001      	beq.n	8005260 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e0cf      	b.n	8005400 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0302 	and.w	r3, r3, #2
 8005268:	2b00      	cmp	r3, #0
 800526a:	d010      	beq.n	800528e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	689a      	ldr	r2, [r3, #8]
 8005270:	4b66      	ldr	r3, [pc, #408]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005278:	429a      	cmp	r2, r3
 800527a:	d908      	bls.n	800528e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800527c:	4b63      	ldr	r3, [pc, #396]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	4960      	ldr	r1, [pc, #384]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 800528a:	4313      	orrs	r3, r2
 800528c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f003 0301 	and.w	r3, r3, #1
 8005296:	2b00      	cmp	r3, #0
 8005298:	d04c      	beq.n	8005334 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	2b03      	cmp	r3, #3
 80052a0:	d107      	bne.n	80052b2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052a2:	4b5a      	ldr	r3, [pc, #360]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d121      	bne.n	80052f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	e0a6      	b.n	8005400 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d107      	bne.n	80052ca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052ba:	4b54      	ldr	r3, [pc, #336]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d115      	bne.n	80052f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052c6:	2301      	movs	r3, #1
 80052c8:	e09a      	b.n	8005400 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d107      	bne.n	80052e2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052d2:	4b4e      	ldr	r3, [pc, #312]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0302 	and.w	r3, r3, #2
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d109      	bne.n	80052f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e08e      	b.n	8005400 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80052e2:	4b4a      	ldr	r3, [pc, #296]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d101      	bne.n	80052f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e086      	b.n	8005400 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80052f2:	4b46      	ldr	r3, [pc, #280]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 80052f4:	689b      	ldr	r3, [r3, #8]
 80052f6:	f023 0203 	bic.w	r2, r3, #3
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	4943      	ldr	r1, [pc, #268]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 8005300:	4313      	orrs	r3, r2
 8005302:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005304:	f7fd fcc6 	bl	8002c94 <HAL_GetTick>
 8005308:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800530a:	e00a      	b.n	8005322 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800530c:	f7fd fcc2 	bl	8002c94 <HAL_GetTick>
 8005310:	4602      	mov	r2, r0
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	1ad3      	subs	r3, r2, r3
 8005316:	f241 3288 	movw	r2, #5000	; 0x1388
 800531a:	4293      	cmp	r3, r2
 800531c:	d901      	bls.n	8005322 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e06e      	b.n	8005400 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005322:	4b3a      	ldr	r3, [pc, #232]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f003 020c 	and.w	r2, r3, #12
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	429a      	cmp	r2, r3
 8005332:	d1eb      	bne.n	800530c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 0302 	and.w	r3, r3, #2
 800533c:	2b00      	cmp	r3, #0
 800533e:	d010      	beq.n	8005362 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689a      	ldr	r2, [r3, #8]
 8005344:	4b31      	ldr	r3, [pc, #196]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800534c:	429a      	cmp	r2, r3
 800534e:	d208      	bcs.n	8005362 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005350:	4b2e      	ldr	r3, [pc, #184]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 8005352:	689b      	ldr	r3, [r3, #8]
 8005354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	492b      	ldr	r1, [pc, #172]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 800535e:	4313      	orrs	r3, r2
 8005360:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005362:	4b29      	ldr	r3, [pc, #164]	; (8005408 <HAL_RCC_ClockConfig+0x1ec>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0307 	and.w	r3, r3, #7
 800536a:	683a      	ldr	r2, [r7, #0]
 800536c:	429a      	cmp	r2, r3
 800536e:	d210      	bcs.n	8005392 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005370:	4b25      	ldr	r3, [pc, #148]	; (8005408 <HAL_RCC_ClockConfig+0x1ec>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f023 0207 	bic.w	r2, r3, #7
 8005378:	4923      	ldr	r1, [pc, #140]	; (8005408 <HAL_RCC_ClockConfig+0x1ec>)
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	4313      	orrs	r3, r2
 800537e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005380:	4b21      	ldr	r3, [pc, #132]	; (8005408 <HAL_RCC_ClockConfig+0x1ec>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0307 	and.w	r3, r3, #7
 8005388:	683a      	ldr	r2, [r7, #0]
 800538a:	429a      	cmp	r2, r3
 800538c:	d001      	beq.n	8005392 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e036      	b.n	8005400 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0304 	and.w	r3, r3, #4
 800539a:	2b00      	cmp	r3, #0
 800539c:	d008      	beq.n	80053b0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800539e:	4b1b      	ldr	r3, [pc, #108]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	68db      	ldr	r3, [r3, #12]
 80053aa:	4918      	ldr	r1, [pc, #96]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0308 	and.w	r3, r3, #8
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d009      	beq.n	80053d0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053bc:	4b13      	ldr	r3, [pc, #76]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	00db      	lsls	r3, r3, #3
 80053ca:	4910      	ldr	r1, [pc, #64]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 80053cc:	4313      	orrs	r3, r2
 80053ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80053d0:	f000 f824 	bl	800541c <HAL_RCC_GetSysClockFreq>
 80053d4:	4602      	mov	r2, r0
 80053d6:	4b0d      	ldr	r3, [pc, #52]	; (800540c <HAL_RCC_ClockConfig+0x1f0>)
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	091b      	lsrs	r3, r3, #4
 80053dc:	f003 030f 	and.w	r3, r3, #15
 80053e0:	490b      	ldr	r1, [pc, #44]	; (8005410 <HAL_RCC_ClockConfig+0x1f4>)
 80053e2:	5ccb      	ldrb	r3, [r1, r3]
 80053e4:	f003 031f 	and.w	r3, r3, #31
 80053e8:	fa22 f303 	lsr.w	r3, r2, r3
 80053ec:	4a09      	ldr	r2, [pc, #36]	; (8005414 <HAL_RCC_ClockConfig+0x1f8>)
 80053ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80053f0:	4b09      	ldr	r3, [pc, #36]	; (8005418 <HAL_RCC_ClockConfig+0x1fc>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	4618      	mov	r0, r3
 80053f6:	f7fd fbfd 	bl	8002bf4 <HAL_InitTick>
 80053fa:	4603      	mov	r3, r0
 80053fc:	72fb      	strb	r3, [r7, #11]

  return status;
 80053fe:	7afb      	ldrb	r3, [r7, #11]
}
 8005400:	4618      	mov	r0, r3
 8005402:	3710      	adds	r7, #16
 8005404:	46bd      	mov	sp, r7
 8005406:	bd80      	pop	{r7, pc}
 8005408:	40022000 	.word	0x40022000
 800540c:	40021000 	.word	0x40021000
 8005410:	08007e18 	.word	0x08007e18
 8005414:	20000000 	.word	0x20000000
 8005418:	20000004 	.word	0x20000004

0800541c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800541c:	b480      	push	{r7}
 800541e:	b089      	sub	sp, #36	; 0x24
 8005420:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005422:	2300      	movs	r3, #0
 8005424:	61fb      	str	r3, [r7, #28]
 8005426:	2300      	movs	r3, #0
 8005428:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800542a:	4b3e      	ldr	r3, [pc, #248]	; (8005524 <HAL_RCC_GetSysClockFreq+0x108>)
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f003 030c 	and.w	r3, r3, #12
 8005432:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005434:	4b3b      	ldr	r3, [pc, #236]	; (8005524 <HAL_RCC_GetSysClockFreq+0x108>)
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	f003 0303 	and.w	r3, r3, #3
 800543c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d005      	beq.n	8005450 <HAL_RCC_GetSysClockFreq+0x34>
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	2b0c      	cmp	r3, #12
 8005448:	d121      	bne.n	800548e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2b01      	cmp	r3, #1
 800544e:	d11e      	bne.n	800548e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005450:	4b34      	ldr	r3, [pc, #208]	; (8005524 <HAL_RCC_GetSysClockFreq+0x108>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 0308 	and.w	r3, r3, #8
 8005458:	2b00      	cmp	r3, #0
 800545a:	d107      	bne.n	800546c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800545c:	4b31      	ldr	r3, [pc, #196]	; (8005524 <HAL_RCC_GetSysClockFreq+0x108>)
 800545e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005462:	0a1b      	lsrs	r3, r3, #8
 8005464:	f003 030f 	and.w	r3, r3, #15
 8005468:	61fb      	str	r3, [r7, #28]
 800546a:	e005      	b.n	8005478 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800546c:	4b2d      	ldr	r3, [pc, #180]	; (8005524 <HAL_RCC_GetSysClockFreq+0x108>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	091b      	lsrs	r3, r3, #4
 8005472:	f003 030f 	and.w	r3, r3, #15
 8005476:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005478:	4a2b      	ldr	r2, [pc, #172]	; (8005528 <HAL_RCC_GetSysClockFreq+0x10c>)
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005480:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d10d      	bne.n	80054a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005488:	69fb      	ldr	r3, [r7, #28]
 800548a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800548c:	e00a      	b.n	80054a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	2b04      	cmp	r3, #4
 8005492:	d102      	bne.n	800549a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005494:	4b25      	ldr	r3, [pc, #148]	; (800552c <HAL_RCC_GetSysClockFreq+0x110>)
 8005496:	61bb      	str	r3, [r7, #24]
 8005498:	e004      	b.n	80054a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	2b08      	cmp	r3, #8
 800549e:	d101      	bne.n	80054a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80054a0:	4b23      	ldr	r3, [pc, #140]	; (8005530 <HAL_RCC_GetSysClockFreq+0x114>)
 80054a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	2b0c      	cmp	r3, #12
 80054a8:	d134      	bne.n	8005514 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054aa:	4b1e      	ldr	r3, [pc, #120]	; (8005524 <HAL_RCC_GetSysClockFreq+0x108>)
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	f003 0303 	and.w	r3, r3, #3
 80054b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d003      	beq.n	80054c2 <HAL_RCC_GetSysClockFreq+0xa6>
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	2b03      	cmp	r3, #3
 80054be:	d003      	beq.n	80054c8 <HAL_RCC_GetSysClockFreq+0xac>
 80054c0:	e005      	b.n	80054ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80054c2:	4b1a      	ldr	r3, [pc, #104]	; (800552c <HAL_RCC_GetSysClockFreq+0x110>)
 80054c4:	617b      	str	r3, [r7, #20]
      break;
 80054c6:	e005      	b.n	80054d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80054c8:	4b19      	ldr	r3, [pc, #100]	; (8005530 <HAL_RCC_GetSysClockFreq+0x114>)
 80054ca:	617b      	str	r3, [r7, #20]
      break;
 80054cc:	e002      	b.n	80054d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	617b      	str	r3, [r7, #20]
      break;
 80054d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80054d4:	4b13      	ldr	r3, [pc, #76]	; (8005524 <HAL_RCC_GetSysClockFreq+0x108>)
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	091b      	lsrs	r3, r3, #4
 80054da:	f003 0307 	and.w	r3, r3, #7
 80054de:	3301      	adds	r3, #1
 80054e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80054e2:	4b10      	ldr	r3, [pc, #64]	; (8005524 <HAL_RCC_GetSysClockFreq+0x108>)
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	0a1b      	lsrs	r3, r3, #8
 80054e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80054ec:	697a      	ldr	r2, [r7, #20]
 80054ee:	fb03 f202 	mul.w	r2, r3, r2
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80054fa:	4b0a      	ldr	r3, [pc, #40]	; (8005524 <HAL_RCC_GetSysClockFreq+0x108>)
 80054fc:	68db      	ldr	r3, [r3, #12]
 80054fe:	0e5b      	lsrs	r3, r3, #25
 8005500:	f003 0303 	and.w	r3, r3, #3
 8005504:	3301      	adds	r3, #1
 8005506:	005b      	lsls	r3, r3, #1
 8005508:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800550a:	697a      	ldr	r2, [r7, #20]
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005512:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005514:	69bb      	ldr	r3, [r7, #24]
}
 8005516:	4618      	mov	r0, r3
 8005518:	3724      	adds	r7, #36	; 0x24
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	40021000 	.word	0x40021000
 8005528:	08007e30 	.word	0x08007e30
 800552c:	00f42400 	.word	0x00f42400
 8005530:	007a1200 	.word	0x007a1200

08005534 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005534:	b480      	push	{r7}
 8005536:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005538:	4b03      	ldr	r3, [pc, #12]	; (8005548 <HAL_RCC_GetHCLKFreq+0x14>)
 800553a:	681b      	ldr	r3, [r3, #0]
}
 800553c:	4618      	mov	r0, r3
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	20000000 	.word	0x20000000

0800554c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005550:	f7ff fff0 	bl	8005534 <HAL_RCC_GetHCLKFreq>
 8005554:	4602      	mov	r2, r0
 8005556:	4b06      	ldr	r3, [pc, #24]	; (8005570 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	0a1b      	lsrs	r3, r3, #8
 800555c:	f003 0307 	and.w	r3, r3, #7
 8005560:	4904      	ldr	r1, [pc, #16]	; (8005574 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005562:	5ccb      	ldrb	r3, [r1, r3]
 8005564:	f003 031f 	and.w	r3, r3, #31
 8005568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800556c:	4618      	mov	r0, r3
 800556e:	bd80      	pop	{r7, pc}
 8005570:	40021000 	.word	0x40021000
 8005574:	08007e28 	.word	0x08007e28

08005578 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800557c:	f7ff ffda 	bl	8005534 <HAL_RCC_GetHCLKFreq>
 8005580:	4602      	mov	r2, r0
 8005582:	4b06      	ldr	r3, [pc, #24]	; (800559c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	0adb      	lsrs	r3, r3, #11
 8005588:	f003 0307 	and.w	r3, r3, #7
 800558c:	4904      	ldr	r1, [pc, #16]	; (80055a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800558e:	5ccb      	ldrb	r3, [r1, r3]
 8005590:	f003 031f 	and.w	r3, r3, #31
 8005594:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005598:	4618      	mov	r0, r3
 800559a:	bd80      	pop	{r7, pc}
 800559c:	40021000 	.word	0x40021000
 80055a0:	08007e28 	.word	0x08007e28

080055a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b086      	sub	sp, #24
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80055ac:	2300      	movs	r3, #0
 80055ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80055b0:	4b2a      	ldr	r3, [pc, #168]	; (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d003      	beq.n	80055c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80055bc:	f7ff f968 	bl	8004890 <HAL_PWREx_GetVoltageRange>
 80055c0:	6178      	str	r0, [r7, #20]
 80055c2:	e014      	b.n	80055ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80055c4:	4b25      	ldr	r3, [pc, #148]	; (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055c8:	4a24      	ldr	r2, [pc, #144]	; (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055ce:	6593      	str	r3, [r2, #88]	; 0x58
 80055d0:	4b22      	ldr	r3, [pc, #136]	; (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80055d8:	60fb      	str	r3, [r7, #12]
 80055da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80055dc:	f7ff f958 	bl	8004890 <HAL_PWREx_GetVoltageRange>
 80055e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80055e2:	4b1e      	ldr	r3, [pc, #120]	; (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055e6:	4a1d      	ldr	r2, [pc, #116]	; (800565c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80055e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055ec:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055f4:	d10b      	bne.n	800560e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2b80      	cmp	r3, #128	; 0x80
 80055fa:	d919      	bls.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2ba0      	cmp	r3, #160	; 0xa0
 8005600:	d902      	bls.n	8005608 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005602:	2302      	movs	r3, #2
 8005604:	613b      	str	r3, [r7, #16]
 8005606:	e013      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005608:	2301      	movs	r3, #1
 800560a:	613b      	str	r3, [r7, #16]
 800560c:	e010      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2b80      	cmp	r3, #128	; 0x80
 8005612:	d902      	bls.n	800561a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005614:	2303      	movs	r3, #3
 8005616:	613b      	str	r3, [r7, #16]
 8005618:	e00a      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2b80      	cmp	r3, #128	; 0x80
 800561e:	d102      	bne.n	8005626 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005620:	2302      	movs	r3, #2
 8005622:	613b      	str	r3, [r7, #16]
 8005624:	e004      	b.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2b70      	cmp	r3, #112	; 0x70
 800562a:	d101      	bne.n	8005630 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800562c:	2301      	movs	r3, #1
 800562e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005630:	4b0b      	ldr	r3, [pc, #44]	; (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f023 0207 	bic.w	r2, r3, #7
 8005638:	4909      	ldr	r1, [pc, #36]	; (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	4313      	orrs	r3, r2
 800563e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005640:	4b07      	ldr	r3, [pc, #28]	; (8005660 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 0307 	and.w	r3, r3, #7
 8005648:	693a      	ldr	r2, [r7, #16]
 800564a:	429a      	cmp	r2, r3
 800564c:	d001      	beq.n	8005652 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e000      	b.n	8005654 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3718      	adds	r7, #24
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}
 800565c:	40021000 	.word	0x40021000
 8005660:	40022000 	.word	0x40022000

08005664 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b086      	sub	sp, #24
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800566c:	2300      	movs	r3, #0
 800566e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005670:	2300      	movs	r3, #0
 8005672:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800567c:	2b00      	cmp	r3, #0
 800567e:	f000 809e 	beq.w	80057be <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005682:	2300      	movs	r3, #0
 8005684:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005686:	4b46      	ldr	r3, [pc, #280]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800568a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800568e:	2b00      	cmp	r3, #0
 8005690:	d101      	bne.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005692:	2301      	movs	r3, #1
 8005694:	e000      	b.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8005696:	2300      	movs	r3, #0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d00d      	beq.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800569c:	4b40      	ldr	r3, [pc, #256]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800569e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056a0:	4a3f      	ldr	r2, [pc, #252]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80056a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056a6:	6593      	str	r3, [r2, #88]	; 0x58
 80056a8:	4b3d      	ldr	r3, [pc, #244]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80056aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056b0:	60bb      	str	r3, [r7, #8]
 80056b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056b4:	2301      	movs	r3, #1
 80056b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056b8:	4b3a      	ldr	r3, [pc, #232]	; (80057a4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a39      	ldr	r2, [pc, #228]	; (80057a4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80056be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056c4:	f7fd fae6 	bl	8002c94 <HAL_GetTick>
 80056c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80056ca:	e009      	b.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056cc:	f7fd fae2 	bl	8002c94 <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d902      	bls.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 80056da:	2303      	movs	r3, #3
 80056dc:	74fb      	strb	r3, [r7, #19]
        break;
 80056de:	e005      	b.n	80056ec <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80056e0:	4b30      	ldr	r3, [pc, #192]	; (80057a4 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d0ef      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 80056ec:	7cfb      	ldrb	r3, [r7, #19]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d15a      	bne.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80056f2:	4b2b      	ldr	r3, [pc, #172]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80056f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d01e      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	429a      	cmp	r2, r3
 800570c:	d019      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800570e:	4b24      	ldr	r3, [pc, #144]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005710:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005714:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005718:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800571a:	4b21      	ldr	r3, [pc, #132]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800571c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005720:	4a1f      	ldr	r2, [pc, #124]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005722:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005726:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800572a:	4b1d      	ldr	r3, [pc, #116]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800572c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005730:	4a1b      	ldr	r2, [pc, #108]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005736:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800573a:	4a19      	ldr	r2, [pc, #100]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	2b00      	cmp	r3, #0
 800574a:	d016      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800574c:	f7fd faa2 	bl	8002c94 <HAL_GetTick>
 8005750:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005752:	e00b      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005754:	f7fd fa9e 	bl	8002c94 <HAL_GetTick>
 8005758:	4602      	mov	r2, r0
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005762:	4293      	cmp	r3, r2
 8005764:	d902      	bls.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8005766:	2303      	movs	r3, #3
 8005768:	74fb      	strb	r3, [r7, #19]
            break;
 800576a:	e006      	b.n	800577a <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800576c:	4b0c      	ldr	r3, [pc, #48]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800576e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005772:	f003 0302 	and.w	r3, r3, #2
 8005776:	2b00      	cmp	r3, #0
 8005778:	d0ec      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 800577a:	7cfb      	ldrb	r3, [r7, #19]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d10b      	bne.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005780:	4b07      	ldr	r3, [pc, #28]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005782:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005786:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800578e:	4904      	ldr	r1, [pc, #16]	; (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005790:	4313      	orrs	r3, r2
 8005792:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005796:	e009      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005798:	7cfb      	ldrb	r3, [r7, #19]
 800579a:	74bb      	strb	r3, [r7, #18]
 800579c:	e006      	b.n	80057ac <HAL_RCCEx_PeriphCLKConfig+0x148>
 800579e:	bf00      	nop
 80057a0:	40021000 	.word	0x40021000
 80057a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057a8:	7cfb      	ldrb	r3, [r7, #19]
 80057aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057ac:	7c7b      	ldrb	r3, [r7, #17]
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d105      	bne.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057b2:	4b6e      	ldr	r3, [pc, #440]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057b6:	4a6d      	ldr	r2, [pc, #436]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0301 	and.w	r3, r3, #1
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d00a      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80057ca:	4b68      	ldr	r3, [pc, #416]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057d0:	f023 0203 	bic.w	r2, r3, #3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	4964      	ldr	r1, [pc, #400]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057da:	4313      	orrs	r3, r2
 80057dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0302 	and.w	r3, r3, #2
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d00a      	beq.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80057ec:	4b5f      	ldr	r3, [pc, #380]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057f2:	f023 020c 	bic.w	r2, r3, #12
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	495c      	ldr	r1, [pc, #368]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80057fc:	4313      	orrs	r3, r2
 80057fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0304 	and.w	r3, r3, #4
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00a      	beq.n	8005824 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800580e:	4b57      	ldr	r3, [pc, #348]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005814:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	4953      	ldr	r1, [pc, #332]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800581e:	4313      	orrs	r3, r2
 8005820:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f003 0320 	and.w	r3, r3, #32
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00a      	beq.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005830:	4b4e      	ldr	r3, [pc, #312]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005836:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	494b      	ldr	r1, [pc, #300]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005840:	4313      	orrs	r3, r2
 8005842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00a      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005852:	4b46      	ldr	r3, [pc, #280]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005858:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a1b      	ldr	r3, [r3, #32]
 8005860:	4942      	ldr	r1, [pc, #264]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005862:	4313      	orrs	r3, r2
 8005864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00a      	beq.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005874:	4b3d      	ldr	r3, [pc, #244]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800587a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005882:	493a      	ldr	r1, [pc, #232]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005884:	4313      	orrs	r3, r2
 8005886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00a      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005896:	4b35      	ldr	r3, [pc, #212]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800589c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	695b      	ldr	r3, [r3, #20]
 80058a4:	4931      	ldr	r1, [pc, #196]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d00a      	beq.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80058b8:	4b2c      	ldr	r3, [pc, #176]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80058ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058be:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	699b      	ldr	r3, [r3, #24]
 80058c6:	4929      	ldr	r1, [pc, #164]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80058c8:	4313      	orrs	r3, r2
 80058ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00a      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80058da:	4b24      	ldr	r3, [pc, #144]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80058dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	4920      	ldr	r1, [pc, #128]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d015      	beq.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80058fc:	4b1b      	ldr	r3, [pc, #108]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80058fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005902:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800590a:	4918      	ldr	r1, [pc, #96]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800590c:	4313      	orrs	r3, r2
 800590e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005916:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800591a:	d105      	bne.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800591c:	4b13      	ldr	r3, [pc, #76]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	4a12      	ldr	r2, [pc, #72]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005922:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005926:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005930:	2b00      	cmp	r3, #0
 8005932:	d015      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005934:	4b0d      	ldr	r3, [pc, #52]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800593a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005942:	490a      	ldr	r1, [pc, #40]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005944:	4313      	orrs	r3, r2
 8005946:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800594e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005952:	d105      	bne.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005954:	4b05      	ldr	r3, [pc, #20]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005956:	68db      	ldr	r3, [r3, #12]
 8005958:	4a04      	ldr	r2, [pc, #16]	; (800596c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800595a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800595e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005960:	7cbb      	ldrb	r3, [r7, #18]
}
 8005962:	4618      	mov	r0, r3
 8005964:	3718      	adds	r7, #24
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop
 800596c:	40021000 	.word	0x40021000

08005970 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d101      	bne.n	8005982 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e095      	b.n	8005aae <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005986:	2b00      	cmp	r3, #0
 8005988:	d108      	bne.n	800599c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005992:	d009      	beq.n	80059a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	61da      	str	r2, [r3, #28]
 800599a:	e005      	b.n	80059a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d106      	bne.n	80059c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f7fc ffc0 	bl	8002948 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2202      	movs	r2, #2
 80059cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80059e8:	d902      	bls.n	80059f0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80059ea:	2300      	movs	r3, #0
 80059ec:	60fb      	str	r3, [r7, #12]
 80059ee:	e002      	b.n	80059f6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80059f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80059f4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80059fe:	d007      	beq.n	8005a10 <HAL_SPI_Init+0xa0>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	68db      	ldr	r3, [r3, #12]
 8005a04:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005a08:	d002      	beq.n	8005a10 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005a20:	431a      	orrs	r2, r3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	691b      	ldr	r3, [r3, #16]
 8005a26:	f003 0302 	and.w	r3, r3, #2
 8005a2a:	431a      	orrs	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	695b      	ldr	r3, [r3, #20]
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	431a      	orrs	r2, r3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a3e:	431a      	orrs	r2, r3
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	69db      	ldr	r3, [r3, #28]
 8005a44:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005a48:	431a      	orrs	r2, r3
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a1b      	ldr	r3, [r3, #32]
 8005a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a52:	ea42 0103 	orr.w	r1, r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	430a      	orrs	r2, r1
 8005a64:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	699b      	ldr	r3, [r3, #24]
 8005a6a:	0c1b      	lsrs	r3, r3, #16
 8005a6c:	f003 0204 	and.w	r2, r3, #4
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a74:	f003 0310 	and.w	r3, r3, #16
 8005a78:	431a      	orrs	r2, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a7e:	f003 0308 	and.w	r3, r3, #8
 8005a82:	431a      	orrs	r2, r3
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005a8c:	ea42 0103 	orr.w	r1, r2, r3
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	430a      	orrs	r2, r1
 8005a9c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005aac:	2300      	movs	r3, #0
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3710      	adds	r7, #16
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}

08005ab6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ab6:	b580      	push	{r7, lr}
 8005ab8:	b08a      	sub	sp, #40	; 0x28
 8005aba:	af00      	add	r7, sp, #0
 8005abc:	60f8      	str	r0, [r7, #12]
 8005abe:	60b9      	str	r1, [r7, #8]
 8005ac0:	607a      	str	r2, [r7, #4]
 8005ac2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005ad4:	2b01      	cmp	r3, #1
 8005ad6:	d101      	bne.n	8005adc <HAL_SPI_TransmitReceive+0x26>
 8005ad8:	2302      	movs	r3, #2
 8005ada:	e20a      	b.n	8005ef2 <HAL_SPI_TransmitReceive+0x43c>
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005ae4:	f7fd f8d6 	bl	8002c94 <HAL_GetTick>
 8005ae8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005af0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005af8:	887b      	ldrh	r3, [r7, #2]
 8005afa:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005afc:	887b      	ldrh	r3, [r7, #2]
 8005afe:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b00:	7efb      	ldrb	r3, [r7, #27]
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d00e      	beq.n	8005b24 <HAL_SPI_TransmitReceive+0x6e>
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b0c:	d106      	bne.n	8005b1c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d102      	bne.n	8005b1c <HAL_SPI_TransmitReceive+0x66>
 8005b16:	7efb      	ldrb	r3, [r7, #27]
 8005b18:	2b04      	cmp	r3, #4
 8005b1a:	d003      	beq.n	8005b24 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005b22:	e1e0      	b.n	8005ee6 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d005      	beq.n	8005b36 <HAL_SPI_TransmitReceive+0x80>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d002      	beq.n	8005b36 <HAL_SPI_TransmitReceive+0x80>
 8005b30:	887b      	ldrh	r3, [r7, #2]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d103      	bne.n	8005b3e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005b3c:	e1d3      	b.n	8005ee6 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005b44:	b2db      	uxtb	r3, r3
 8005b46:	2b04      	cmp	r3, #4
 8005b48:	d003      	beq.n	8005b52 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2205      	movs	r2, #5
 8005b4e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	887a      	ldrh	r2, [r7, #2]
 8005b62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	887a      	ldrh	r2, [r7, #2]
 8005b6a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	68ba      	ldr	r2, [r7, #8]
 8005b72:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	887a      	ldrh	r2, [r7, #2]
 8005b78:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	887a      	ldrh	r2, [r7, #2]
 8005b7e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005b94:	d802      	bhi.n	8005b9c <HAL_SPI_TransmitReceive+0xe6>
 8005b96:	8a3b      	ldrh	r3, [r7, #16]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d908      	bls.n	8005bae <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005baa:	605a      	str	r2, [r3, #4]
 8005bac:	e007      	b.n	8005bbe <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	685a      	ldr	r2, [r3, #4]
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005bbc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bc8:	2b40      	cmp	r3, #64	; 0x40
 8005bca:	d007      	beq.n	8005bdc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	681a      	ldr	r2, [r3, #0]
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	68db      	ldr	r3, [r3, #12]
 8005be0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005be4:	f240 8081 	bls.w	8005cea <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d002      	beq.n	8005bf6 <HAL_SPI_TransmitReceive+0x140>
 8005bf0:	8a7b      	ldrh	r3, [r7, #18]
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d16d      	bne.n	8005cd2 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bfa:	881a      	ldrh	r2, [r3, #0]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c06:	1c9a      	adds	r2, r3, #2
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c10:	b29b      	uxth	r3, r3
 8005c12:	3b01      	subs	r3, #1
 8005c14:	b29a      	uxth	r2, r3
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c1a:	e05a      	b.n	8005cd2 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	f003 0302 	and.w	r3, r3, #2
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d11b      	bne.n	8005c62 <HAL_SPI_TransmitReceive+0x1ac>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d016      	beq.n	8005c62 <HAL_SPI_TransmitReceive+0x1ac>
 8005c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c36:	2b01      	cmp	r3, #1
 8005c38:	d113      	bne.n	8005c62 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c3e:	881a      	ldrh	r2, [r3, #0]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c4a:	1c9a      	adds	r2, r3, #2
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	3b01      	subs	r3, #1
 8005c58:	b29a      	uxth	r2, r3
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	f003 0301 	and.w	r3, r3, #1
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d11c      	bne.n	8005caa <HAL_SPI_TransmitReceive+0x1f4>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d016      	beq.n	8005caa <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	68da      	ldr	r2, [r3, #12]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c86:	b292      	uxth	r2, r2
 8005c88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c8e:	1c9a      	adds	r2, r3, #2
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005c9a:	b29b      	uxth	r3, r3
 8005c9c:	3b01      	subs	r3, #1
 8005c9e:	b29a      	uxth	r2, r3
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005caa:	f7fc fff3 	bl	8002c94 <HAL_GetTick>
 8005cae:	4602      	mov	r2, r0
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	1ad3      	subs	r3, r2, r3
 8005cb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cb6:	429a      	cmp	r2, r3
 8005cb8:	d80b      	bhi.n	8005cd2 <HAL_SPI_TransmitReceive+0x21c>
 8005cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc0:	d007      	beq.n	8005cd2 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8005cc2:	2303      	movs	r3, #3
 8005cc4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8005cd0:	e109      	b.n	8005ee6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d19f      	bne.n	8005c1c <HAL_SPI_TransmitReceive+0x166>
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d199      	bne.n	8005c1c <HAL_SPI_TransmitReceive+0x166>
 8005ce8:	e0e3      	b.n	8005eb2 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d003      	beq.n	8005cfa <HAL_SPI_TransmitReceive+0x244>
 8005cf2:	8a7b      	ldrh	r3, [r7, #18]
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	f040 80cf 	bne.w	8005e98 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cfe:	b29b      	uxth	r3, r3
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d912      	bls.n	8005d2a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d08:	881a      	ldrh	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d14:	1c9a      	adds	r2, r3, #2
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	3b02      	subs	r3, #2
 8005d22:	b29a      	uxth	r2, r3
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d28:	e0b6      	b.n	8005e98 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	330c      	adds	r3, #12
 8005d34:	7812      	ldrb	r2, [r2, #0]
 8005d36:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d3c:	1c5a      	adds	r2, r3, #1
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d46:	b29b      	uxth	r3, r3
 8005d48:	3b01      	subs	r3, #1
 8005d4a:	b29a      	uxth	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d50:	e0a2      	b.n	8005e98 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	689b      	ldr	r3, [r3, #8]
 8005d58:	f003 0302 	and.w	r3, r3, #2
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d134      	bne.n	8005dca <HAL_SPI_TransmitReceive+0x314>
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d02f      	beq.n	8005dca <HAL_SPI_TransmitReceive+0x314>
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d12c      	bne.n	8005dca <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d912      	bls.n	8005da0 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d7e:	881a      	ldrh	r2, [r3, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d8a:	1c9a      	adds	r2, r3, #2
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	3b02      	subs	r3, #2
 8005d98:	b29a      	uxth	r2, r3
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005d9e:	e012      	b.n	8005dc6 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	330c      	adds	r3, #12
 8005daa:	7812      	ldrb	r2, [r2, #0]
 8005dac:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005db2:	1c5a      	adds	r2, r3, #1
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	3b01      	subs	r3, #1
 8005dc0:	b29a      	uxth	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	689b      	ldr	r3, [r3, #8]
 8005dd0:	f003 0301 	and.w	r3, r3, #1
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d148      	bne.n	8005e6a <HAL_SPI_TransmitReceive+0x3b4>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d042      	beq.n	8005e6a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d923      	bls.n	8005e38 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68da      	ldr	r2, [r3, #12]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfa:	b292      	uxth	r2, r2
 8005dfc:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e02:	1c9a      	adds	r2, r3, #2
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	3b02      	subs	r3, #2
 8005e12:	b29a      	uxth	r2, r3
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d81f      	bhi.n	8005e66 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	685a      	ldr	r2, [r3, #4]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e34:	605a      	str	r2, [r3, #4]
 8005e36:	e016      	b.n	8005e66 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f103 020c 	add.w	r2, r3, #12
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e44:	7812      	ldrb	r2, [r2, #0]
 8005e46:	b2d2      	uxtb	r2, r2
 8005e48:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4e:	1c5a      	adds	r2, r3, #1
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	3b01      	subs	r3, #1
 8005e5e:	b29a      	uxth	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005e66:	2301      	movs	r3, #1
 8005e68:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005e6a:	f7fc ff13 	bl	8002c94 <HAL_GetTick>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	1ad3      	subs	r3, r2, r3
 8005e74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d803      	bhi.n	8005e82 <HAL_SPI_TransmitReceive+0x3cc>
 8005e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e80:	d102      	bne.n	8005e88 <HAL_SPI_TransmitReceive+0x3d2>
 8005e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d107      	bne.n	8005e98 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	2201      	movs	r2, #1
 8005e92:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8005e96:	e026      	b.n	8005ee6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	f47f af57 	bne.w	8005d52 <HAL_SPI_TransmitReceive+0x29c>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005eaa:	b29b      	uxth	r3, r3
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	f47f af50 	bne.w	8005d52 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005eb2:	69fa      	ldr	r2, [r7, #28]
 8005eb4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005eb6:	68f8      	ldr	r0, [r7, #12]
 8005eb8:	f000 f93e 	bl	8006138 <SPI_EndRxTxTransaction>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d005      	beq.n	8005ece <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2220      	movs	r2, #32
 8005ecc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d003      	beq.n	8005ede <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005edc:	e003      	b.n	8005ee6 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005eee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3728      	adds	r7, #40	; 0x28
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
	...

08005efc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b088      	sub	sp, #32
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	60f8      	str	r0, [r7, #12]
 8005f04:	60b9      	str	r1, [r7, #8]
 8005f06:	603b      	str	r3, [r7, #0]
 8005f08:	4613      	mov	r3, r2
 8005f0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005f0c:	f7fc fec2 	bl	8002c94 <HAL_GetTick>
 8005f10:	4602      	mov	r2, r0
 8005f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f14:	1a9b      	subs	r3, r3, r2
 8005f16:	683a      	ldr	r2, [r7, #0]
 8005f18:	4413      	add	r3, r2
 8005f1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005f1c:	f7fc feba 	bl	8002c94 <HAL_GetTick>
 8005f20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005f22:	4b39      	ldr	r3, [pc, #228]	; (8006008 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	015b      	lsls	r3, r3, #5
 8005f28:	0d1b      	lsrs	r3, r3, #20
 8005f2a:	69fa      	ldr	r2, [r7, #28]
 8005f2c:	fb02 f303 	mul.w	r3, r2, r3
 8005f30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f32:	e054      	b.n	8005fde <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f3a:	d050      	beq.n	8005fde <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f3c:	f7fc feaa 	bl	8002c94 <HAL_GetTick>
 8005f40:	4602      	mov	r2, r0
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	69fa      	ldr	r2, [r7, #28]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d902      	bls.n	8005f52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005f4c:	69fb      	ldr	r3, [r7, #28]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d13d      	bne.n	8005fce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	685a      	ldr	r2, [r3, #4]
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005f60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f6a:	d111      	bne.n	8005f90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	689b      	ldr	r3, [r3, #8]
 8005f70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005f74:	d004      	beq.n	8005f80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f7e:	d107      	bne.n	8005f90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f98:	d10f      	bne.n	8005fba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681a      	ldr	r2, [r3, #0]
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005fa8:	601a      	str	r2, [r3, #0]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005fb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2200      	movs	r2, #0
 8005fc6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e017      	b.n	8005ffe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d101      	bne.n	8005fd8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	689a      	ldr	r2, [r3, #8]
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	68ba      	ldr	r2, [r7, #8]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	bf0c      	ite	eq
 8005fee:	2301      	moveq	r3, #1
 8005ff0:	2300      	movne	r3, #0
 8005ff2:	b2db      	uxtb	r3, r3
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	79fb      	ldrb	r3, [r7, #7]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d19b      	bne.n	8005f34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3720      	adds	r7, #32
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	20000000 	.word	0x20000000

0800600c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b08a      	sub	sp, #40	; 0x28
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	607a      	str	r2, [r7, #4]
 8006018:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800601a:	2300      	movs	r3, #0
 800601c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800601e:	f7fc fe39 	bl	8002c94 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006026:	1a9b      	subs	r3, r3, r2
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	4413      	add	r3, r2
 800602c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800602e:	f7fc fe31 	bl	8002c94 <HAL_GetTick>
 8006032:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	330c      	adds	r3, #12
 800603a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800603c:	4b3d      	ldr	r3, [pc, #244]	; (8006134 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	00da      	lsls	r2, r3, #3
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	0d1b      	lsrs	r3, r3, #20
 800604c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800604e:	fb02 f303 	mul.w	r3, r2, r3
 8006052:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006054:	e060      	b.n	8006118 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800605c:	d107      	bne.n	800606e <SPI_WaitFifoStateUntilTimeout+0x62>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d104      	bne.n	800606e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	781b      	ldrb	r3, [r3, #0]
 8006068:	b2db      	uxtb	r3, r3
 800606a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800606c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006074:	d050      	beq.n	8006118 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006076:	f7fc fe0d 	bl	8002c94 <HAL_GetTick>
 800607a:	4602      	mov	r2, r0
 800607c:	6a3b      	ldr	r3, [r7, #32]
 800607e:	1ad3      	subs	r3, r2, r3
 8006080:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006082:	429a      	cmp	r2, r3
 8006084:	d902      	bls.n	800608c <SPI_WaitFifoStateUntilTimeout+0x80>
 8006086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006088:	2b00      	cmp	r3, #0
 800608a:	d13d      	bne.n	8006108 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	685a      	ldr	r2, [r3, #4]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800609a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060a4:	d111      	bne.n	80060ca <SPI_WaitFifoStateUntilTimeout+0xbe>
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060ae:	d004      	beq.n	80060ba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060b8:	d107      	bne.n	80060ca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060d2:	d10f      	bne.n	80060f4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060e2:	601a      	str	r2, [r3, #0]
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80060f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2201      	movs	r2, #1
 80060f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2200      	movs	r2, #0
 8006100:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006104:	2303      	movs	r3, #3
 8006106:	e010      	b.n	800612a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006108:	69bb      	ldr	r3, [r7, #24]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d101      	bne.n	8006112 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800610e:	2300      	movs	r3, #0
 8006110:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	3b01      	subs	r3, #1
 8006116:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	689a      	ldr	r2, [r3, #8]
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	4013      	ands	r3, r2
 8006122:	687a      	ldr	r2, [r7, #4]
 8006124:	429a      	cmp	r2, r3
 8006126:	d196      	bne.n	8006056 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3728      	adds	r7, #40	; 0x28
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}
 8006132:	bf00      	nop
 8006134:	20000000 	.word	0x20000000

08006138 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b086      	sub	sp, #24
 800613c:	af02      	add	r7, sp, #8
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	2200      	movs	r2, #0
 800614c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8006150:	68f8      	ldr	r0, [r7, #12]
 8006152:	f7ff ff5b 	bl	800600c <SPI_WaitFifoStateUntilTimeout>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d007      	beq.n	800616c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006160:	f043 0220 	orr.w	r2, r3, #32
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006168:	2303      	movs	r3, #3
 800616a:	e027      	b.n	80061bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	9300      	str	r3, [sp, #0]
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	2200      	movs	r2, #0
 8006174:	2180      	movs	r1, #128	; 0x80
 8006176:	68f8      	ldr	r0, [r7, #12]
 8006178:	f7ff fec0 	bl	8005efc <SPI_WaitFlagStateUntilTimeout>
 800617c:	4603      	mov	r3, r0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d007      	beq.n	8006192 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006186:	f043 0220 	orr.w	r2, r3, #32
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	e014      	b.n	80061bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	9300      	str	r3, [sp, #0]
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	2200      	movs	r2, #0
 800619a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800619e:	68f8      	ldr	r0, [r7, #12]
 80061a0:	f7ff ff34 	bl	800600c <SPI_WaitFifoStateUntilTimeout>
 80061a4:	4603      	mov	r3, r0
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d007      	beq.n	80061ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061ae:	f043 0220 	orr.w	r2, r3, #32
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80061b6:	2303      	movs	r3, #3
 80061b8:	e000      	b.n	80061bc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80061ba:	2300      	movs	r3, #0
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3710      	adds	r7, #16
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b082      	sub	sp, #8
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d101      	bne.n	80061d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e040      	b.n	8006258 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d106      	bne.n	80061ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f7fc fbf0 	bl	80029cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2224      	movs	r2, #36	; 0x24
 80061f0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	681a      	ldr	r2, [r3, #0]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f022 0201 	bic.w	r2, r2, #1
 8006200:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006206:	2b00      	cmp	r3, #0
 8006208:	d002      	beq.n	8006210 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 fb0c 	bl	8006828 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f000 f8af 	bl	8006374 <UART_SetConfig>
 8006216:	4603      	mov	r3, r0
 8006218:	2b01      	cmp	r3, #1
 800621a:	d101      	bne.n	8006220 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e01b      	b.n	8006258 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	685a      	ldr	r2, [r3, #4]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800622e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689a      	ldr	r2, [r3, #8]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800623e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f042 0201 	orr.w	r2, r2, #1
 800624e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006250:	6878      	ldr	r0, [r7, #4]
 8006252:	f000 fb8b 	bl	800696c <UART_CheckIdleState>
 8006256:	4603      	mov	r3, r0
}
 8006258:	4618      	mov	r0, r3
 800625a:	3708      	adds	r7, #8
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b08a      	sub	sp, #40	; 0x28
 8006264:	af02      	add	r7, sp, #8
 8006266:	60f8      	str	r0, [r7, #12]
 8006268:	60b9      	str	r1, [r7, #8]
 800626a:	603b      	str	r3, [r7, #0]
 800626c:	4613      	mov	r3, r2
 800626e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006274:	2b20      	cmp	r3, #32
 8006276:	d178      	bne.n	800636a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d002      	beq.n	8006284 <HAL_UART_Transmit+0x24>
 800627e:	88fb      	ldrh	r3, [r7, #6]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d101      	bne.n	8006288 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e071      	b.n	800636c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	2200      	movs	r2, #0
 800628c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2221      	movs	r2, #33	; 0x21
 8006294:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006296:	f7fc fcfd 	bl	8002c94 <HAL_GetTick>
 800629a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	88fa      	ldrh	r2, [r7, #6]
 80062a0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	88fa      	ldrh	r2, [r7, #6]
 80062a8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	689b      	ldr	r3, [r3, #8]
 80062b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062b4:	d108      	bne.n	80062c8 <HAL_UART_Transmit+0x68>
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d104      	bne.n	80062c8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80062be:	2300      	movs	r3, #0
 80062c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	61bb      	str	r3, [r7, #24]
 80062c6:	e003      	b.n	80062d0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062cc:	2300      	movs	r3, #0
 80062ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80062d0:	e030      	b.n	8006334 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	9300      	str	r3, [sp, #0]
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	2200      	movs	r2, #0
 80062da:	2180      	movs	r1, #128	; 0x80
 80062dc:	68f8      	ldr	r0, [r7, #12]
 80062de:	f000 fbed 	bl	8006abc <UART_WaitOnFlagUntilTimeout>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d004      	beq.n	80062f2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2220      	movs	r2, #32
 80062ec:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e03c      	b.n	800636c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80062f2:	69fb      	ldr	r3, [r7, #28]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d10b      	bne.n	8006310 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062f8:	69bb      	ldr	r3, [r7, #24]
 80062fa:	881a      	ldrh	r2, [r3, #0]
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006304:	b292      	uxth	r2, r2
 8006306:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	3302      	adds	r3, #2
 800630c:	61bb      	str	r3, [r7, #24]
 800630e:	e008      	b.n	8006322 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	781a      	ldrb	r2, [r3, #0]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	b292      	uxth	r2, r2
 800631a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800631c:	69fb      	ldr	r3, [r7, #28]
 800631e:	3301      	adds	r3, #1
 8006320:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006328:	b29b      	uxth	r3, r3
 800632a:	3b01      	subs	r3, #1
 800632c:	b29a      	uxth	r2, r3
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800633a:	b29b      	uxth	r3, r3
 800633c:	2b00      	cmp	r3, #0
 800633e:	d1c8      	bne.n	80062d2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	9300      	str	r3, [sp, #0]
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	2200      	movs	r2, #0
 8006348:	2140      	movs	r1, #64	; 0x40
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	f000 fbb6 	bl	8006abc <UART_WaitOnFlagUntilTimeout>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d004      	beq.n	8006360 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2220      	movs	r2, #32
 800635a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800635c:	2303      	movs	r3, #3
 800635e:	e005      	b.n	800636c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2220      	movs	r2, #32
 8006364:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006366:	2300      	movs	r3, #0
 8006368:	e000      	b.n	800636c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800636a:	2302      	movs	r3, #2
  }
}
 800636c:	4618      	mov	r0, r3
 800636e:	3720      	adds	r7, #32
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006374:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006378:	b08a      	sub	sp, #40	; 0x28
 800637a:	af00      	add	r7, sp, #0
 800637c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800637e:	2300      	movs	r3, #0
 8006380:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	689a      	ldr	r2, [r3, #8]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	431a      	orrs	r2, r3
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	695b      	ldr	r3, [r3, #20]
 8006392:	431a      	orrs	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	69db      	ldr	r3, [r3, #28]
 8006398:	4313      	orrs	r3, r2
 800639a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	4b9e      	ldr	r3, [pc, #632]	; (800661c <UART_SetConfig+0x2a8>)
 80063a4:	4013      	ands	r3, r2
 80063a6:	68fa      	ldr	r2, [r7, #12]
 80063a8:	6812      	ldr	r2, [r2, #0]
 80063aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80063ac:	430b      	orrs	r3, r1
 80063ae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	68da      	ldr	r2, [r3, #12]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	430a      	orrs	r2, r1
 80063c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	699b      	ldr	r3, [r3, #24]
 80063ca:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a93      	ldr	r2, [pc, #588]	; (8006620 <UART_SetConfig+0x2ac>)
 80063d2:	4293      	cmp	r3, r2
 80063d4:	d004      	beq.n	80063e0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6a1b      	ldr	r3, [r3, #32]
 80063da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063dc:	4313      	orrs	r3, r2
 80063de:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063f0:	430a      	orrs	r2, r1
 80063f2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a8a      	ldr	r2, [pc, #552]	; (8006624 <UART_SetConfig+0x2b0>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d126      	bne.n	800644c <UART_SetConfig+0xd8>
 80063fe:	4b8a      	ldr	r3, [pc, #552]	; (8006628 <UART_SetConfig+0x2b4>)
 8006400:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006404:	f003 0303 	and.w	r3, r3, #3
 8006408:	2b03      	cmp	r3, #3
 800640a:	d81b      	bhi.n	8006444 <UART_SetConfig+0xd0>
 800640c:	a201      	add	r2, pc, #4	; (adr r2, 8006414 <UART_SetConfig+0xa0>)
 800640e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006412:	bf00      	nop
 8006414:	08006425 	.word	0x08006425
 8006418:	08006435 	.word	0x08006435
 800641c:	0800642d 	.word	0x0800642d
 8006420:	0800643d 	.word	0x0800643d
 8006424:	2301      	movs	r3, #1
 8006426:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800642a:	e0ab      	b.n	8006584 <UART_SetConfig+0x210>
 800642c:	2302      	movs	r3, #2
 800642e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006432:	e0a7      	b.n	8006584 <UART_SetConfig+0x210>
 8006434:	2304      	movs	r3, #4
 8006436:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800643a:	e0a3      	b.n	8006584 <UART_SetConfig+0x210>
 800643c:	2308      	movs	r3, #8
 800643e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006442:	e09f      	b.n	8006584 <UART_SetConfig+0x210>
 8006444:	2310      	movs	r3, #16
 8006446:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800644a:	e09b      	b.n	8006584 <UART_SetConfig+0x210>
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a76      	ldr	r2, [pc, #472]	; (800662c <UART_SetConfig+0x2b8>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d138      	bne.n	80064c8 <UART_SetConfig+0x154>
 8006456:	4b74      	ldr	r3, [pc, #464]	; (8006628 <UART_SetConfig+0x2b4>)
 8006458:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800645c:	f003 030c 	and.w	r3, r3, #12
 8006460:	2b0c      	cmp	r3, #12
 8006462:	d82d      	bhi.n	80064c0 <UART_SetConfig+0x14c>
 8006464:	a201      	add	r2, pc, #4	; (adr r2, 800646c <UART_SetConfig+0xf8>)
 8006466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800646a:	bf00      	nop
 800646c:	080064a1 	.word	0x080064a1
 8006470:	080064c1 	.word	0x080064c1
 8006474:	080064c1 	.word	0x080064c1
 8006478:	080064c1 	.word	0x080064c1
 800647c:	080064b1 	.word	0x080064b1
 8006480:	080064c1 	.word	0x080064c1
 8006484:	080064c1 	.word	0x080064c1
 8006488:	080064c1 	.word	0x080064c1
 800648c:	080064a9 	.word	0x080064a9
 8006490:	080064c1 	.word	0x080064c1
 8006494:	080064c1 	.word	0x080064c1
 8006498:	080064c1 	.word	0x080064c1
 800649c:	080064b9 	.word	0x080064b9
 80064a0:	2300      	movs	r3, #0
 80064a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064a6:	e06d      	b.n	8006584 <UART_SetConfig+0x210>
 80064a8:	2302      	movs	r3, #2
 80064aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064ae:	e069      	b.n	8006584 <UART_SetConfig+0x210>
 80064b0:	2304      	movs	r3, #4
 80064b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064b6:	e065      	b.n	8006584 <UART_SetConfig+0x210>
 80064b8:	2308      	movs	r3, #8
 80064ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064be:	e061      	b.n	8006584 <UART_SetConfig+0x210>
 80064c0:	2310      	movs	r3, #16
 80064c2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064c6:	e05d      	b.n	8006584 <UART_SetConfig+0x210>
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a58      	ldr	r2, [pc, #352]	; (8006630 <UART_SetConfig+0x2bc>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d125      	bne.n	800651e <UART_SetConfig+0x1aa>
 80064d2:	4b55      	ldr	r3, [pc, #340]	; (8006628 <UART_SetConfig+0x2b4>)
 80064d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064d8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80064dc:	2b30      	cmp	r3, #48	; 0x30
 80064de:	d016      	beq.n	800650e <UART_SetConfig+0x19a>
 80064e0:	2b30      	cmp	r3, #48	; 0x30
 80064e2:	d818      	bhi.n	8006516 <UART_SetConfig+0x1a2>
 80064e4:	2b20      	cmp	r3, #32
 80064e6:	d00a      	beq.n	80064fe <UART_SetConfig+0x18a>
 80064e8:	2b20      	cmp	r3, #32
 80064ea:	d814      	bhi.n	8006516 <UART_SetConfig+0x1a2>
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d002      	beq.n	80064f6 <UART_SetConfig+0x182>
 80064f0:	2b10      	cmp	r3, #16
 80064f2:	d008      	beq.n	8006506 <UART_SetConfig+0x192>
 80064f4:	e00f      	b.n	8006516 <UART_SetConfig+0x1a2>
 80064f6:	2300      	movs	r3, #0
 80064f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064fc:	e042      	b.n	8006584 <UART_SetConfig+0x210>
 80064fe:	2302      	movs	r3, #2
 8006500:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006504:	e03e      	b.n	8006584 <UART_SetConfig+0x210>
 8006506:	2304      	movs	r3, #4
 8006508:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800650c:	e03a      	b.n	8006584 <UART_SetConfig+0x210>
 800650e:	2308      	movs	r3, #8
 8006510:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006514:	e036      	b.n	8006584 <UART_SetConfig+0x210>
 8006516:	2310      	movs	r3, #16
 8006518:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800651c:	e032      	b.n	8006584 <UART_SetConfig+0x210>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a3f      	ldr	r2, [pc, #252]	; (8006620 <UART_SetConfig+0x2ac>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d12a      	bne.n	800657e <UART_SetConfig+0x20a>
 8006528:	4b3f      	ldr	r3, [pc, #252]	; (8006628 <UART_SetConfig+0x2b4>)
 800652a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800652e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006532:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006536:	d01a      	beq.n	800656e <UART_SetConfig+0x1fa>
 8006538:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800653c:	d81b      	bhi.n	8006576 <UART_SetConfig+0x202>
 800653e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006542:	d00c      	beq.n	800655e <UART_SetConfig+0x1ea>
 8006544:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006548:	d815      	bhi.n	8006576 <UART_SetConfig+0x202>
 800654a:	2b00      	cmp	r3, #0
 800654c:	d003      	beq.n	8006556 <UART_SetConfig+0x1e2>
 800654e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006552:	d008      	beq.n	8006566 <UART_SetConfig+0x1f2>
 8006554:	e00f      	b.n	8006576 <UART_SetConfig+0x202>
 8006556:	2300      	movs	r3, #0
 8006558:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800655c:	e012      	b.n	8006584 <UART_SetConfig+0x210>
 800655e:	2302      	movs	r3, #2
 8006560:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006564:	e00e      	b.n	8006584 <UART_SetConfig+0x210>
 8006566:	2304      	movs	r3, #4
 8006568:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800656c:	e00a      	b.n	8006584 <UART_SetConfig+0x210>
 800656e:	2308      	movs	r3, #8
 8006570:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006574:	e006      	b.n	8006584 <UART_SetConfig+0x210>
 8006576:	2310      	movs	r3, #16
 8006578:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800657c:	e002      	b.n	8006584 <UART_SetConfig+0x210>
 800657e:	2310      	movs	r3, #16
 8006580:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a25      	ldr	r2, [pc, #148]	; (8006620 <UART_SetConfig+0x2ac>)
 800658a:	4293      	cmp	r3, r2
 800658c:	f040 808a 	bne.w	80066a4 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006590:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006594:	2b08      	cmp	r3, #8
 8006596:	d824      	bhi.n	80065e2 <UART_SetConfig+0x26e>
 8006598:	a201      	add	r2, pc, #4	; (adr r2, 80065a0 <UART_SetConfig+0x22c>)
 800659a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800659e:	bf00      	nop
 80065a0:	080065c5 	.word	0x080065c5
 80065a4:	080065e3 	.word	0x080065e3
 80065a8:	080065cd 	.word	0x080065cd
 80065ac:	080065e3 	.word	0x080065e3
 80065b0:	080065d3 	.word	0x080065d3
 80065b4:	080065e3 	.word	0x080065e3
 80065b8:	080065e3 	.word	0x080065e3
 80065bc:	080065e3 	.word	0x080065e3
 80065c0:	080065db 	.word	0x080065db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065c4:	f7fe ffc2 	bl	800554c <HAL_RCC_GetPCLK1Freq>
 80065c8:	61f8      	str	r0, [r7, #28]
        break;
 80065ca:	e010      	b.n	80065ee <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065cc:	4b19      	ldr	r3, [pc, #100]	; (8006634 <UART_SetConfig+0x2c0>)
 80065ce:	61fb      	str	r3, [r7, #28]
        break;
 80065d0:	e00d      	b.n	80065ee <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065d2:	f7fe ff23 	bl	800541c <HAL_RCC_GetSysClockFreq>
 80065d6:	61f8      	str	r0, [r7, #28]
        break;
 80065d8:	e009      	b.n	80065ee <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065de:	61fb      	str	r3, [r7, #28]
        break;
 80065e0:	e005      	b.n	80065ee <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 80065e2:	2300      	movs	r3, #0
 80065e4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80065ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80065ee:	69fb      	ldr	r3, [r7, #28]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f000 8109 	beq.w	8006808 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	685a      	ldr	r2, [r3, #4]
 80065fa:	4613      	mov	r3, r2
 80065fc:	005b      	lsls	r3, r3, #1
 80065fe:	4413      	add	r3, r2
 8006600:	69fa      	ldr	r2, [r7, #28]
 8006602:	429a      	cmp	r2, r3
 8006604:	d305      	bcc.n	8006612 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800660c:	69fa      	ldr	r2, [r7, #28]
 800660e:	429a      	cmp	r2, r3
 8006610:	d912      	bls.n	8006638 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006618:	e0f6      	b.n	8006808 <UART_SetConfig+0x494>
 800661a:	bf00      	nop
 800661c:	efff69f3 	.word	0xefff69f3
 8006620:	40008000 	.word	0x40008000
 8006624:	40013800 	.word	0x40013800
 8006628:	40021000 	.word	0x40021000
 800662c:	40004400 	.word	0x40004400
 8006630:	40004800 	.word	0x40004800
 8006634:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006638:	69fb      	ldr	r3, [r7, #28]
 800663a:	2200      	movs	r2, #0
 800663c:	461c      	mov	r4, r3
 800663e:	4615      	mov	r5, r2
 8006640:	f04f 0200 	mov.w	r2, #0
 8006644:	f04f 0300 	mov.w	r3, #0
 8006648:	022b      	lsls	r3, r5, #8
 800664a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800664e:	0222      	lsls	r2, r4, #8
 8006650:	68f9      	ldr	r1, [r7, #12]
 8006652:	6849      	ldr	r1, [r1, #4]
 8006654:	0849      	lsrs	r1, r1, #1
 8006656:	2000      	movs	r0, #0
 8006658:	4688      	mov	r8, r1
 800665a:	4681      	mov	r9, r0
 800665c:	eb12 0a08 	adds.w	sl, r2, r8
 8006660:	eb43 0b09 	adc.w	fp, r3, r9
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	685b      	ldr	r3, [r3, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	603b      	str	r3, [r7, #0]
 800666c:	607a      	str	r2, [r7, #4]
 800666e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006672:	4650      	mov	r0, sl
 8006674:	4659      	mov	r1, fp
 8006676:	f7fa fae7 	bl	8000c48 <__aeabi_uldivmod>
 800667a:	4602      	mov	r2, r0
 800667c:	460b      	mov	r3, r1
 800667e:	4613      	mov	r3, r2
 8006680:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006688:	d308      	bcc.n	800669c <UART_SetConfig+0x328>
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006690:	d204      	bcs.n	800669c <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	69ba      	ldr	r2, [r7, #24]
 8006698:	60da      	str	r2, [r3, #12]
 800669a:	e0b5      	b.n	8006808 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 800669c:	2301      	movs	r3, #1
 800669e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80066a2:	e0b1      	b.n	8006808 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	69db      	ldr	r3, [r3, #28]
 80066a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066ac:	d15d      	bne.n	800676a <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 80066ae:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80066b2:	2b08      	cmp	r3, #8
 80066b4:	d827      	bhi.n	8006706 <UART_SetConfig+0x392>
 80066b6:	a201      	add	r2, pc, #4	; (adr r2, 80066bc <UART_SetConfig+0x348>)
 80066b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066bc:	080066e1 	.word	0x080066e1
 80066c0:	080066e9 	.word	0x080066e9
 80066c4:	080066f1 	.word	0x080066f1
 80066c8:	08006707 	.word	0x08006707
 80066cc:	080066f7 	.word	0x080066f7
 80066d0:	08006707 	.word	0x08006707
 80066d4:	08006707 	.word	0x08006707
 80066d8:	08006707 	.word	0x08006707
 80066dc:	080066ff 	.word	0x080066ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066e0:	f7fe ff34 	bl	800554c <HAL_RCC_GetPCLK1Freq>
 80066e4:	61f8      	str	r0, [r7, #28]
        break;
 80066e6:	e014      	b.n	8006712 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066e8:	f7fe ff46 	bl	8005578 <HAL_RCC_GetPCLK2Freq>
 80066ec:	61f8      	str	r0, [r7, #28]
        break;
 80066ee:	e010      	b.n	8006712 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066f0:	4b4c      	ldr	r3, [pc, #304]	; (8006824 <UART_SetConfig+0x4b0>)
 80066f2:	61fb      	str	r3, [r7, #28]
        break;
 80066f4:	e00d      	b.n	8006712 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066f6:	f7fe fe91 	bl	800541c <HAL_RCC_GetSysClockFreq>
 80066fa:	61f8      	str	r0, [r7, #28]
        break;
 80066fc:	e009      	b.n	8006712 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006702:	61fb      	str	r3, [r7, #28]
        break;
 8006704:	e005      	b.n	8006712 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8006706:	2300      	movs	r3, #0
 8006708:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006710:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d077      	beq.n	8006808 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	005a      	lsls	r2, r3, #1
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	085b      	lsrs	r3, r3, #1
 8006722:	441a      	add	r2, r3
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	fbb2 f3f3 	udiv	r3, r2, r3
 800672c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	2b0f      	cmp	r3, #15
 8006732:	d916      	bls.n	8006762 <UART_SetConfig+0x3ee>
 8006734:	69bb      	ldr	r3, [r7, #24]
 8006736:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800673a:	d212      	bcs.n	8006762 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	b29b      	uxth	r3, r3
 8006740:	f023 030f 	bic.w	r3, r3, #15
 8006744:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006746:	69bb      	ldr	r3, [r7, #24]
 8006748:	085b      	lsrs	r3, r3, #1
 800674a:	b29b      	uxth	r3, r3
 800674c:	f003 0307 	and.w	r3, r3, #7
 8006750:	b29a      	uxth	r2, r3
 8006752:	8afb      	ldrh	r3, [r7, #22]
 8006754:	4313      	orrs	r3, r2
 8006756:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	8afa      	ldrh	r2, [r7, #22]
 800675e:	60da      	str	r2, [r3, #12]
 8006760:	e052      	b.n	8006808 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006768:	e04e      	b.n	8006808 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 800676a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800676e:	2b08      	cmp	r3, #8
 8006770:	d827      	bhi.n	80067c2 <UART_SetConfig+0x44e>
 8006772:	a201      	add	r2, pc, #4	; (adr r2, 8006778 <UART_SetConfig+0x404>)
 8006774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006778:	0800679d 	.word	0x0800679d
 800677c:	080067a5 	.word	0x080067a5
 8006780:	080067ad 	.word	0x080067ad
 8006784:	080067c3 	.word	0x080067c3
 8006788:	080067b3 	.word	0x080067b3
 800678c:	080067c3 	.word	0x080067c3
 8006790:	080067c3 	.word	0x080067c3
 8006794:	080067c3 	.word	0x080067c3
 8006798:	080067bb 	.word	0x080067bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800679c:	f7fe fed6 	bl	800554c <HAL_RCC_GetPCLK1Freq>
 80067a0:	61f8      	str	r0, [r7, #28]
        break;
 80067a2:	e014      	b.n	80067ce <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067a4:	f7fe fee8 	bl	8005578 <HAL_RCC_GetPCLK2Freq>
 80067a8:	61f8      	str	r0, [r7, #28]
        break;
 80067aa:	e010      	b.n	80067ce <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067ac:	4b1d      	ldr	r3, [pc, #116]	; (8006824 <UART_SetConfig+0x4b0>)
 80067ae:	61fb      	str	r3, [r7, #28]
        break;
 80067b0:	e00d      	b.n	80067ce <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067b2:	f7fe fe33 	bl	800541c <HAL_RCC_GetSysClockFreq>
 80067b6:	61f8      	str	r0, [r7, #28]
        break;
 80067b8:	e009      	b.n	80067ce <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067be:	61fb      	str	r3, [r7, #28]
        break;
 80067c0:	e005      	b.n	80067ce <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 80067c2:	2300      	movs	r3, #0
 80067c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80067cc:	bf00      	nop
    }

    if (pclk != 0U)
 80067ce:	69fb      	ldr	r3, [r7, #28]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d019      	beq.n	8006808 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	085a      	lsrs	r2, r3, #1
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	441a      	add	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067e6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067e8:	69bb      	ldr	r3, [r7, #24]
 80067ea:	2b0f      	cmp	r3, #15
 80067ec:	d909      	bls.n	8006802 <UART_SetConfig+0x48e>
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067f4:	d205      	bcs.n	8006802 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80067f6:	69bb      	ldr	r3, [r7, #24]
 80067f8:	b29a      	uxth	r2, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	60da      	str	r2, [r3, #12]
 8006800:	e002      	b.n	8006808 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2200      	movs	r2, #0
 800680c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006814:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006818:	4618      	mov	r0, r3
 800681a:	3728      	adds	r7, #40	; 0x28
 800681c:	46bd      	mov	sp, r7
 800681e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006822:	bf00      	nop
 8006824:	00f42400 	.word	0x00f42400

08006828 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006828:	b480      	push	{r7}
 800682a:	b083      	sub	sp, #12
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006834:	f003 0308 	and.w	r3, r3, #8
 8006838:	2b00      	cmp	r3, #0
 800683a:	d00a      	beq.n	8006852 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	430a      	orrs	r2, r1
 8006850:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	2b00      	cmp	r3, #0
 800685c:	d00a      	beq.n	8006874 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	430a      	orrs	r2, r1
 8006872:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006878:	f003 0302 	and.w	r3, r3, #2
 800687c:	2b00      	cmp	r3, #0
 800687e:	d00a      	beq.n	8006896 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	430a      	orrs	r2, r1
 8006894:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689a:	f003 0304 	and.w	r3, r3, #4
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d00a      	beq.n	80068b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	430a      	orrs	r2, r1
 80068b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068bc:	f003 0310 	and.w	r3, r3, #16
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d00a      	beq.n	80068da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	430a      	orrs	r2, r1
 80068d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068de:	f003 0320 	and.w	r3, r3, #32
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d00a      	beq.n	80068fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	430a      	orrs	r2, r1
 80068fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006904:	2b00      	cmp	r3, #0
 8006906:	d01a      	beq.n	800693e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	430a      	orrs	r2, r1
 800691c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006922:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006926:	d10a      	bne.n	800693e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	430a      	orrs	r2, r1
 800693c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00a      	beq.n	8006960 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	430a      	orrs	r2, r1
 800695e:	605a      	str	r2, [r3, #4]
  }
}
 8006960:	bf00      	nop
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b098      	sub	sp, #96	; 0x60
 8006970:	af02      	add	r7, sp, #8
 8006972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2200      	movs	r2, #0
 8006978:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800697c:	f7fc f98a 	bl	8002c94 <HAL_GetTick>
 8006980:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 0308 	and.w	r3, r3, #8
 800698c:	2b08      	cmp	r3, #8
 800698e:	d12e      	bne.n	80069ee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006990:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006994:	9300      	str	r3, [sp, #0]
 8006996:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006998:	2200      	movs	r2, #0
 800699a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 f88c 	bl	8006abc <UART_WaitOnFlagUntilTimeout>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d021      	beq.n	80069ee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b2:	e853 3f00 	ldrex	r3, [r3]
 80069b6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80069b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069be:	653b      	str	r3, [r7, #80]	; 0x50
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	461a      	mov	r2, r3
 80069c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069c8:	647b      	str	r3, [r7, #68]	; 0x44
 80069ca:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069cc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80069ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80069d0:	e841 2300 	strex	r3, r2, [r1]
 80069d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80069d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1e6      	bne.n	80069aa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2220      	movs	r2, #32
 80069e0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	e062      	b.n	8006ab4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 0304 	and.w	r3, r3, #4
 80069f8:	2b04      	cmp	r3, #4
 80069fa:	d149      	bne.n	8006a90 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006a00:	9300      	str	r3, [sp, #0]
 8006a02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a04:	2200      	movs	r2, #0
 8006a06:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f856 	bl	8006abc <UART_WaitOnFlagUntilTimeout>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d03c      	beq.n	8006a90 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1e:	e853 3f00 	ldrex	r3, [r3]
 8006a22:	623b      	str	r3, [r7, #32]
   return(result);
 8006a24:	6a3b      	ldr	r3, [r7, #32]
 8006a26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	461a      	mov	r2, r3
 8006a32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a34:	633b      	str	r3, [r7, #48]	; 0x30
 8006a36:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a38:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a3c:	e841 2300 	strex	r3, r2, [r1]
 8006a40:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1e6      	bne.n	8006a16 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	3308      	adds	r3, #8
 8006a4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	e853 3f00 	ldrex	r3, [r3]
 8006a56:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f023 0301 	bic.w	r3, r3, #1
 8006a5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	3308      	adds	r3, #8
 8006a66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a68:	61fa      	str	r2, [r7, #28]
 8006a6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6c:	69b9      	ldr	r1, [r7, #24]
 8006a6e:	69fa      	ldr	r2, [r7, #28]
 8006a70:	e841 2300 	strex	r3, r2, [r1]
 8006a74:	617b      	str	r3, [r7, #20]
   return(result);
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1e5      	bne.n	8006a48 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2220      	movs	r2, #32
 8006a80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a8c:	2303      	movs	r3, #3
 8006a8e:	e011      	b.n	8006ab4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2220      	movs	r2, #32
 8006a94:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2220      	movs	r2, #32
 8006a9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006ab2:	2300      	movs	r3, #0
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3758      	adds	r7, #88	; 0x58
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b084      	sub	sp, #16
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	603b      	str	r3, [r7, #0]
 8006ac8:	4613      	mov	r3, r2
 8006aca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006acc:	e049      	b.n	8006b62 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ace:	69bb      	ldr	r3, [r7, #24]
 8006ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ad4:	d045      	beq.n	8006b62 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ad6:	f7fc f8dd 	bl	8002c94 <HAL_GetTick>
 8006ada:	4602      	mov	r2, r0
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	1ad3      	subs	r3, r2, r3
 8006ae0:	69ba      	ldr	r2, [r7, #24]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d302      	bcc.n	8006aec <UART_WaitOnFlagUntilTimeout+0x30>
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d101      	bne.n	8006af0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006aec:	2303      	movs	r3, #3
 8006aee:	e048      	b.n	8006b82 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f003 0304 	and.w	r3, r3, #4
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d031      	beq.n	8006b62 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	69db      	ldr	r3, [r3, #28]
 8006b04:	f003 0308 	and.w	r3, r3, #8
 8006b08:	2b08      	cmp	r3, #8
 8006b0a:	d110      	bne.n	8006b2e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2208      	movs	r2, #8
 8006b12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b14:	68f8      	ldr	r0, [r7, #12]
 8006b16:	f000 f838 	bl	8006b8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2208      	movs	r2, #8
 8006b1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e029      	b.n	8006b82 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	69db      	ldr	r3, [r3, #28]
 8006b34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b3c:	d111      	bne.n	8006b62 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b48:	68f8      	ldr	r0, [r7, #12]
 8006b4a:	f000 f81e 	bl	8006b8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2220      	movs	r2, #32
 8006b52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006b5e:	2303      	movs	r3, #3
 8006b60:	e00f      	b.n	8006b82 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	69da      	ldr	r2, [r3, #28]
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	bf0c      	ite	eq
 8006b72:	2301      	moveq	r3, #1
 8006b74:	2300      	movne	r3, #0
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	461a      	mov	r2, r3
 8006b7a:	79fb      	ldrb	r3, [r7, #7]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d0a6      	beq.n	8006ace <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b80:	2300      	movs	r3, #0
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3710      	adds	r7, #16
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}

08006b8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b8a:	b480      	push	{r7}
 8006b8c:	b095      	sub	sp, #84	; 0x54
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b9a:	e853 3f00 	ldrex	r3, [r3]
 8006b9e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	461a      	mov	r2, r3
 8006bae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bb0:	643b      	str	r3, [r7, #64]	; 0x40
 8006bb2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006bb6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006bb8:	e841 2300 	strex	r3, r2, [r1]
 8006bbc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006bbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d1e6      	bne.n	8006b92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	3308      	adds	r3, #8
 8006bca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bcc:	6a3b      	ldr	r3, [r7, #32]
 8006bce:	e853 3f00 	ldrex	r3, [r3]
 8006bd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	f023 0301 	bic.w	r3, r3, #1
 8006bda:	64bb      	str	r3, [r7, #72]	; 0x48
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	3308      	adds	r3, #8
 8006be2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006be4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006be6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006be8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bec:	e841 2300 	strex	r3, r2, [r1]
 8006bf0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d1e5      	bne.n	8006bc4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d118      	bne.n	8006c32 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	e853 3f00 	ldrex	r3, [r3]
 8006c0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	f023 0310 	bic.w	r3, r3, #16
 8006c14:	647b      	str	r3, [r7, #68]	; 0x44
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c1e:	61bb      	str	r3, [r7, #24]
 8006c20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c22:	6979      	ldr	r1, [r7, #20]
 8006c24:	69ba      	ldr	r2, [r7, #24]
 8006c26:	e841 2300 	strex	r3, r2, [r1]
 8006c2a:	613b      	str	r3, [r7, #16]
   return(result);
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1e6      	bne.n	8006c00 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2220      	movs	r2, #32
 8006c36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006c46:	bf00      	nop
 8006c48:	3754      	adds	r7, #84	; 0x54
 8006c4a:	46bd      	mov	sp, r7
 8006c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c50:	4770      	bx	lr
	...

08006c54 <sniprintf>:
 8006c54:	b40c      	push	{r2, r3}
 8006c56:	b530      	push	{r4, r5, lr}
 8006c58:	4b17      	ldr	r3, [pc, #92]	; (8006cb8 <sniprintf+0x64>)
 8006c5a:	1e0c      	subs	r4, r1, #0
 8006c5c:	681d      	ldr	r5, [r3, #0]
 8006c5e:	b09d      	sub	sp, #116	; 0x74
 8006c60:	da08      	bge.n	8006c74 <sniprintf+0x20>
 8006c62:	238b      	movs	r3, #139	; 0x8b
 8006c64:	602b      	str	r3, [r5, #0]
 8006c66:	f04f 30ff 	mov.w	r0, #4294967295
 8006c6a:	b01d      	add	sp, #116	; 0x74
 8006c6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006c70:	b002      	add	sp, #8
 8006c72:	4770      	bx	lr
 8006c74:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006c78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006c7c:	bf14      	ite	ne
 8006c7e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006c82:	4623      	moveq	r3, r4
 8006c84:	9304      	str	r3, [sp, #16]
 8006c86:	9307      	str	r3, [sp, #28]
 8006c88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006c8c:	9002      	str	r0, [sp, #8]
 8006c8e:	9006      	str	r0, [sp, #24]
 8006c90:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006c94:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006c96:	ab21      	add	r3, sp, #132	; 0x84
 8006c98:	a902      	add	r1, sp, #8
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	9301      	str	r3, [sp, #4]
 8006c9e:	f000 f9b5 	bl	800700c <_svfiprintf_r>
 8006ca2:	1c43      	adds	r3, r0, #1
 8006ca4:	bfbc      	itt	lt
 8006ca6:	238b      	movlt	r3, #139	; 0x8b
 8006ca8:	602b      	strlt	r3, [r5, #0]
 8006caa:	2c00      	cmp	r4, #0
 8006cac:	d0dd      	beq.n	8006c6a <sniprintf+0x16>
 8006cae:	9b02      	ldr	r3, [sp, #8]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	701a      	strb	r2, [r3, #0]
 8006cb4:	e7d9      	b.n	8006c6a <sniprintf+0x16>
 8006cb6:	bf00      	nop
 8006cb8:	20000058 	.word	0x20000058

08006cbc <memset>:
 8006cbc:	4402      	add	r2, r0
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d100      	bne.n	8006cc6 <memset+0xa>
 8006cc4:	4770      	bx	lr
 8006cc6:	f803 1b01 	strb.w	r1, [r3], #1
 8006cca:	e7f9      	b.n	8006cc0 <memset+0x4>

08006ccc <strncat>:
 8006ccc:	b530      	push	{r4, r5, lr}
 8006cce:	4604      	mov	r4, r0
 8006cd0:	7825      	ldrb	r5, [r4, #0]
 8006cd2:	4623      	mov	r3, r4
 8006cd4:	3401      	adds	r4, #1
 8006cd6:	2d00      	cmp	r5, #0
 8006cd8:	d1fa      	bne.n	8006cd0 <strncat+0x4>
 8006cda:	3a01      	subs	r2, #1
 8006cdc:	d304      	bcc.n	8006ce8 <strncat+0x1c>
 8006cde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ce2:	f803 4b01 	strb.w	r4, [r3], #1
 8006ce6:	b904      	cbnz	r4, 8006cea <strncat+0x1e>
 8006ce8:	bd30      	pop	{r4, r5, pc}
 8006cea:	2a00      	cmp	r2, #0
 8006cec:	d1f5      	bne.n	8006cda <strncat+0xe>
 8006cee:	701a      	strb	r2, [r3, #0]
 8006cf0:	e7f3      	b.n	8006cda <strncat+0xe>
	...

08006cf4 <__errno>:
 8006cf4:	4b01      	ldr	r3, [pc, #4]	; (8006cfc <__errno+0x8>)
 8006cf6:	6818      	ldr	r0, [r3, #0]
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	20000058 	.word	0x20000058

08006d00 <__libc_init_array>:
 8006d00:	b570      	push	{r4, r5, r6, lr}
 8006d02:	4d0d      	ldr	r5, [pc, #52]	; (8006d38 <__libc_init_array+0x38>)
 8006d04:	4c0d      	ldr	r4, [pc, #52]	; (8006d3c <__libc_init_array+0x3c>)
 8006d06:	1b64      	subs	r4, r4, r5
 8006d08:	10a4      	asrs	r4, r4, #2
 8006d0a:	2600      	movs	r6, #0
 8006d0c:	42a6      	cmp	r6, r4
 8006d0e:	d109      	bne.n	8006d24 <__libc_init_array+0x24>
 8006d10:	4d0b      	ldr	r5, [pc, #44]	; (8006d40 <__libc_init_array+0x40>)
 8006d12:	4c0c      	ldr	r4, [pc, #48]	; (8006d44 <__libc_init_array+0x44>)
 8006d14:	f000 fe6e 	bl	80079f4 <_init>
 8006d18:	1b64      	subs	r4, r4, r5
 8006d1a:	10a4      	asrs	r4, r4, #2
 8006d1c:	2600      	movs	r6, #0
 8006d1e:	42a6      	cmp	r6, r4
 8006d20:	d105      	bne.n	8006d2e <__libc_init_array+0x2e>
 8006d22:	bd70      	pop	{r4, r5, r6, pc}
 8006d24:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d28:	4798      	blx	r3
 8006d2a:	3601      	adds	r6, #1
 8006d2c:	e7ee      	b.n	8006d0c <__libc_init_array+0xc>
 8006d2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d32:	4798      	blx	r3
 8006d34:	3601      	adds	r6, #1
 8006d36:	e7f2      	b.n	8006d1e <__libc_init_array+0x1e>
 8006d38:	08007e9c 	.word	0x08007e9c
 8006d3c:	08007e9c 	.word	0x08007e9c
 8006d40:	08007e9c 	.word	0x08007e9c
 8006d44:	08007ea0 	.word	0x08007ea0

08006d48 <__retarget_lock_acquire_recursive>:
 8006d48:	4770      	bx	lr

08006d4a <__retarget_lock_release_recursive>:
 8006d4a:	4770      	bx	lr

08006d4c <memcpy>:
 8006d4c:	440a      	add	r2, r1
 8006d4e:	4291      	cmp	r1, r2
 8006d50:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d54:	d100      	bne.n	8006d58 <memcpy+0xc>
 8006d56:	4770      	bx	lr
 8006d58:	b510      	push	{r4, lr}
 8006d5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d62:	4291      	cmp	r1, r2
 8006d64:	d1f9      	bne.n	8006d5a <memcpy+0xe>
 8006d66:	bd10      	pop	{r4, pc}

08006d68 <_free_r>:
 8006d68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006d6a:	2900      	cmp	r1, #0
 8006d6c:	d044      	beq.n	8006df8 <_free_r+0x90>
 8006d6e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d72:	9001      	str	r0, [sp, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	f1a1 0404 	sub.w	r4, r1, #4
 8006d7a:	bfb8      	it	lt
 8006d7c:	18e4      	addlt	r4, r4, r3
 8006d7e:	f000 f8df 	bl	8006f40 <__malloc_lock>
 8006d82:	4a1e      	ldr	r2, [pc, #120]	; (8006dfc <_free_r+0x94>)
 8006d84:	9801      	ldr	r0, [sp, #4]
 8006d86:	6813      	ldr	r3, [r2, #0]
 8006d88:	b933      	cbnz	r3, 8006d98 <_free_r+0x30>
 8006d8a:	6063      	str	r3, [r4, #4]
 8006d8c:	6014      	str	r4, [r2, #0]
 8006d8e:	b003      	add	sp, #12
 8006d90:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006d94:	f000 b8da 	b.w	8006f4c <__malloc_unlock>
 8006d98:	42a3      	cmp	r3, r4
 8006d9a:	d908      	bls.n	8006dae <_free_r+0x46>
 8006d9c:	6825      	ldr	r5, [r4, #0]
 8006d9e:	1961      	adds	r1, r4, r5
 8006da0:	428b      	cmp	r3, r1
 8006da2:	bf01      	itttt	eq
 8006da4:	6819      	ldreq	r1, [r3, #0]
 8006da6:	685b      	ldreq	r3, [r3, #4]
 8006da8:	1949      	addeq	r1, r1, r5
 8006daa:	6021      	streq	r1, [r4, #0]
 8006dac:	e7ed      	b.n	8006d8a <_free_r+0x22>
 8006dae:	461a      	mov	r2, r3
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	b10b      	cbz	r3, 8006db8 <_free_r+0x50>
 8006db4:	42a3      	cmp	r3, r4
 8006db6:	d9fa      	bls.n	8006dae <_free_r+0x46>
 8006db8:	6811      	ldr	r1, [r2, #0]
 8006dba:	1855      	adds	r5, r2, r1
 8006dbc:	42a5      	cmp	r5, r4
 8006dbe:	d10b      	bne.n	8006dd8 <_free_r+0x70>
 8006dc0:	6824      	ldr	r4, [r4, #0]
 8006dc2:	4421      	add	r1, r4
 8006dc4:	1854      	adds	r4, r2, r1
 8006dc6:	42a3      	cmp	r3, r4
 8006dc8:	6011      	str	r1, [r2, #0]
 8006dca:	d1e0      	bne.n	8006d8e <_free_r+0x26>
 8006dcc:	681c      	ldr	r4, [r3, #0]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	6053      	str	r3, [r2, #4]
 8006dd2:	440c      	add	r4, r1
 8006dd4:	6014      	str	r4, [r2, #0]
 8006dd6:	e7da      	b.n	8006d8e <_free_r+0x26>
 8006dd8:	d902      	bls.n	8006de0 <_free_r+0x78>
 8006dda:	230c      	movs	r3, #12
 8006ddc:	6003      	str	r3, [r0, #0]
 8006dde:	e7d6      	b.n	8006d8e <_free_r+0x26>
 8006de0:	6825      	ldr	r5, [r4, #0]
 8006de2:	1961      	adds	r1, r4, r5
 8006de4:	428b      	cmp	r3, r1
 8006de6:	bf04      	itt	eq
 8006de8:	6819      	ldreq	r1, [r3, #0]
 8006dea:	685b      	ldreq	r3, [r3, #4]
 8006dec:	6063      	str	r3, [r4, #4]
 8006dee:	bf04      	itt	eq
 8006df0:	1949      	addeq	r1, r1, r5
 8006df2:	6021      	streq	r1, [r4, #0]
 8006df4:	6054      	str	r4, [r2, #4]
 8006df6:	e7ca      	b.n	8006d8e <_free_r+0x26>
 8006df8:	b003      	add	sp, #12
 8006dfa:	bd30      	pop	{r4, r5, pc}
 8006dfc:	20000314 	.word	0x20000314

08006e00 <sbrk_aligned>:
 8006e00:	b570      	push	{r4, r5, r6, lr}
 8006e02:	4e0e      	ldr	r6, [pc, #56]	; (8006e3c <sbrk_aligned+0x3c>)
 8006e04:	460c      	mov	r4, r1
 8006e06:	6831      	ldr	r1, [r6, #0]
 8006e08:	4605      	mov	r5, r0
 8006e0a:	b911      	cbnz	r1, 8006e12 <sbrk_aligned+0x12>
 8006e0c:	f000 fba6 	bl	800755c <_sbrk_r>
 8006e10:	6030      	str	r0, [r6, #0]
 8006e12:	4621      	mov	r1, r4
 8006e14:	4628      	mov	r0, r5
 8006e16:	f000 fba1 	bl	800755c <_sbrk_r>
 8006e1a:	1c43      	adds	r3, r0, #1
 8006e1c:	d00a      	beq.n	8006e34 <sbrk_aligned+0x34>
 8006e1e:	1cc4      	adds	r4, r0, #3
 8006e20:	f024 0403 	bic.w	r4, r4, #3
 8006e24:	42a0      	cmp	r0, r4
 8006e26:	d007      	beq.n	8006e38 <sbrk_aligned+0x38>
 8006e28:	1a21      	subs	r1, r4, r0
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	f000 fb96 	bl	800755c <_sbrk_r>
 8006e30:	3001      	adds	r0, #1
 8006e32:	d101      	bne.n	8006e38 <sbrk_aligned+0x38>
 8006e34:	f04f 34ff 	mov.w	r4, #4294967295
 8006e38:	4620      	mov	r0, r4
 8006e3a:	bd70      	pop	{r4, r5, r6, pc}
 8006e3c:	20000318 	.word	0x20000318

08006e40 <_malloc_r>:
 8006e40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e44:	1ccd      	adds	r5, r1, #3
 8006e46:	f025 0503 	bic.w	r5, r5, #3
 8006e4a:	3508      	adds	r5, #8
 8006e4c:	2d0c      	cmp	r5, #12
 8006e4e:	bf38      	it	cc
 8006e50:	250c      	movcc	r5, #12
 8006e52:	2d00      	cmp	r5, #0
 8006e54:	4607      	mov	r7, r0
 8006e56:	db01      	blt.n	8006e5c <_malloc_r+0x1c>
 8006e58:	42a9      	cmp	r1, r5
 8006e5a:	d905      	bls.n	8006e68 <_malloc_r+0x28>
 8006e5c:	230c      	movs	r3, #12
 8006e5e:	603b      	str	r3, [r7, #0]
 8006e60:	2600      	movs	r6, #0
 8006e62:	4630      	mov	r0, r6
 8006e64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e68:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006f3c <_malloc_r+0xfc>
 8006e6c:	f000 f868 	bl	8006f40 <__malloc_lock>
 8006e70:	f8d8 3000 	ldr.w	r3, [r8]
 8006e74:	461c      	mov	r4, r3
 8006e76:	bb5c      	cbnz	r4, 8006ed0 <_malloc_r+0x90>
 8006e78:	4629      	mov	r1, r5
 8006e7a:	4638      	mov	r0, r7
 8006e7c:	f7ff ffc0 	bl	8006e00 <sbrk_aligned>
 8006e80:	1c43      	adds	r3, r0, #1
 8006e82:	4604      	mov	r4, r0
 8006e84:	d155      	bne.n	8006f32 <_malloc_r+0xf2>
 8006e86:	f8d8 4000 	ldr.w	r4, [r8]
 8006e8a:	4626      	mov	r6, r4
 8006e8c:	2e00      	cmp	r6, #0
 8006e8e:	d145      	bne.n	8006f1c <_malloc_r+0xdc>
 8006e90:	2c00      	cmp	r4, #0
 8006e92:	d048      	beq.n	8006f26 <_malloc_r+0xe6>
 8006e94:	6823      	ldr	r3, [r4, #0]
 8006e96:	4631      	mov	r1, r6
 8006e98:	4638      	mov	r0, r7
 8006e9a:	eb04 0903 	add.w	r9, r4, r3
 8006e9e:	f000 fb5d 	bl	800755c <_sbrk_r>
 8006ea2:	4581      	cmp	r9, r0
 8006ea4:	d13f      	bne.n	8006f26 <_malloc_r+0xe6>
 8006ea6:	6821      	ldr	r1, [r4, #0]
 8006ea8:	1a6d      	subs	r5, r5, r1
 8006eaa:	4629      	mov	r1, r5
 8006eac:	4638      	mov	r0, r7
 8006eae:	f7ff ffa7 	bl	8006e00 <sbrk_aligned>
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	d037      	beq.n	8006f26 <_malloc_r+0xe6>
 8006eb6:	6823      	ldr	r3, [r4, #0]
 8006eb8:	442b      	add	r3, r5
 8006eba:	6023      	str	r3, [r4, #0]
 8006ebc:	f8d8 3000 	ldr.w	r3, [r8]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d038      	beq.n	8006f36 <_malloc_r+0xf6>
 8006ec4:	685a      	ldr	r2, [r3, #4]
 8006ec6:	42a2      	cmp	r2, r4
 8006ec8:	d12b      	bne.n	8006f22 <_malloc_r+0xe2>
 8006eca:	2200      	movs	r2, #0
 8006ecc:	605a      	str	r2, [r3, #4]
 8006ece:	e00f      	b.n	8006ef0 <_malloc_r+0xb0>
 8006ed0:	6822      	ldr	r2, [r4, #0]
 8006ed2:	1b52      	subs	r2, r2, r5
 8006ed4:	d41f      	bmi.n	8006f16 <_malloc_r+0xd6>
 8006ed6:	2a0b      	cmp	r2, #11
 8006ed8:	d917      	bls.n	8006f0a <_malloc_r+0xca>
 8006eda:	1961      	adds	r1, r4, r5
 8006edc:	42a3      	cmp	r3, r4
 8006ede:	6025      	str	r5, [r4, #0]
 8006ee0:	bf18      	it	ne
 8006ee2:	6059      	strne	r1, [r3, #4]
 8006ee4:	6863      	ldr	r3, [r4, #4]
 8006ee6:	bf08      	it	eq
 8006ee8:	f8c8 1000 	streq.w	r1, [r8]
 8006eec:	5162      	str	r2, [r4, r5]
 8006eee:	604b      	str	r3, [r1, #4]
 8006ef0:	4638      	mov	r0, r7
 8006ef2:	f104 060b 	add.w	r6, r4, #11
 8006ef6:	f000 f829 	bl	8006f4c <__malloc_unlock>
 8006efa:	f026 0607 	bic.w	r6, r6, #7
 8006efe:	1d23      	adds	r3, r4, #4
 8006f00:	1af2      	subs	r2, r6, r3
 8006f02:	d0ae      	beq.n	8006e62 <_malloc_r+0x22>
 8006f04:	1b9b      	subs	r3, r3, r6
 8006f06:	50a3      	str	r3, [r4, r2]
 8006f08:	e7ab      	b.n	8006e62 <_malloc_r+0x22>
 8006f0a:	42a3      	cmp	r3, r4
 8006f0c:	6862      	ldr	r2, [r4, #4]
 8006f0e:	d1dd      	bne.n	8006ecc <_malloc_r+0x8c>
 8006f10:	f8c8 2000 	str.w	r2, [r8]
 8006f14:	e7ec      	b.n	8006ef0 <_malloc_r+0xb0>
 8006f16:	4623      	mov	r3, r4
 8006f18:	6864      	ldr	r4, [r4, #4]
 8006f1a:	e7ac      	b.n	8006e76 <_malloc_r+0x36>
 8006f1c:	4634      	mov	r4, r6
 8006f1e:	6876      	ldr	r6, [r6, #4]
 8006f20:	e7b4      	b.n	8006e8c <_malloc_r+0x4c>
 8006f22:	4613      	mov	r3, r2
 8006f24:	e7cc      	b.n	8006ec0 <_malloc_r+0x80>
 8006f26:	230c      	movs	r3, #12
 8006f28:	603b      	str	r3, [r7, #0]
 8006f2a:	4638      	mov	r0, r7
 8006f2c:	f000 f80e 	bl	8006f4c <__malloc_unlock>
 8006f30:	e797      	b.n	8006e62 <_malloc_r+0x22>
 8006f32:	6025      	str	r5, [r4, #0]
 8006f34:	e7dc      	b.n	8006ef0 <_malloc_r+0xb0>
 8006f36:	605b      	str	r3, [r3, #4]
 8006f38:	deff      	udf	#255	; 0xff
 8006f3a:	bf00      	nop
 8006f3c:	20000314 	.word	0x20000314

08006f40 <__malloc_lock>:
 8006f40:	4801      	ldr	r0, [pc, #4]	; (8006f48 <__malloc_lock+0x8>)
 8006f42:	f7ff bf01 	b.w	8006d48 <__retarget_lock_acquire_recursive>
 8006f46:	bf00      	nop
 8006f48:	20000310 	.word	0x20000310

08006f4c <__malloc_unlock>:
 8006f4c:	4801      	ldr	r0, [pc, #4]	; (8006f54 <__malloc_unlock+0x8>)
 8006f4e:	f7ff befc 	b.w	8006d4a <__retarget_lock_release_recursive>
 8006f52:	bf00      	nop
 8006f54:	20000310 	.word	0x20000310

08006f58 <__ssputs_r>:
 8006f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f5c:	688e      	ldr	r6, [r1, #8]
 8006f5e:	461f      	mov	r7, r3
 8006f60:	42be      	cmp	r6, r7
 8006f62:	680b      	ldr	r3, [r1, #0]
 8006f64:	4682      	mov	sl, r0
 8006f66:	460c      	mov	r4, r1
 8006f68:	4690      	mov	r8, r2
 8006f6a:	d82c      	bhi.n	8006fc6 <__ssputs_r+0x6e>
 8006f6c:	898a      	ldrh	r2, [r1, #12]
 8006f6e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f72:	d026      	beq.n	8006fc2 <__ssputs_r+0x6a>
 8006f74:	6965      	ldr	r5, [r4, #20]
 8006f76:	6909      	ldr	r1, [r1, #16]
 8006f78:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006f7c:	eba3 0901 	sub.w	r9, r3, r1
 8006f80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006f84:	1c7b      	adds	r3, r7, #1
 8006f86:	444b      	add	r3, r9
 8006f88:	106d      	asrs	r5, r5, #1
 8006f8a:	429d      	cmp	r5, r3
 8006f8c:	bf38      	it	cc
 8006f8e:	461d      	movcc	r5, r3
 8006f90:	0553      	lsls	r3, r2, #21
 8006f92:	d527      	bpl.n	8006fe4 <__ssputs_r+0x8c>
 8006f94:	4629      	mov	r1, r5
 8006f96:	f7ff ff53 	bl	8006e40 <_malloc_r>
 8006f9a:	4606      	mov	r6, r0
 8006f9c:	b360      	cbz	r0, 8006ff8 <__ssputs_r+0xa0>
 8006f9e:	6921      	ldr	r1, [r4, #16]
 8006fa0:	464a      	mov	r2, r9
 8006fa2:	f7ff fed3 	bl	8006d4c <memcpy>
 8006fa6:	89a3      	ldrh	r3, [r4, #12]
 8006fa8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fb0:	81a3      	strh	r3, [r4, #12]
 8006fb2:	6126      	str	r6, [r4, #16]
 8006fb4:	6165      	str	r5, [r4, #20]
 8006fb6:	444e      	add	r6, r9
 8006fb8:	eba5 0509 	sub.w	r5, r5, r9
 8006fbc:	6026      	str	r6, [r4, #0]
 8006fbe:	60a5      	str	r5, [r4, #8]
 8006fc0:	463e      	mov	r6, r7
 8006fc2:	42be      	cmp	r6, r7
 8006fc4:	d900      	bls.n	8006fc8 <__ssputs_r+0x70>
 8006fc6:	463e      	mov	r6, r7
 8006fc8:	6820      	ldr	r0, [r4, #0]
 8006fca:	4632      	mov	r2, r6
 8006fcc:	4641      	mov	r1, r8
 8006fce:	f000 faab 	bl	8007528 <memmove>
 8006fd2:	68a3      	ldr	r3, [r4, #8]
 8006fd4:	1b9b      	subs	r3, r3, r6
 8006fd6:	60a3      	str	r3, [r4, #8]
 8006fd8:	6823      	ldr	r3, [r4, #0]
 8006fda:	4433      	add	r3, r6
 8006fdc:	6023      	str	r3, [r4, #0]
 8006fde:	2000      	movs	r0, #0
 8006fe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe4:	462a      	mov	r2, r5
 8006fe6:	f000 fac9 	bl	800757c <_realloc_r>
 8006fea:	4606      	mov	r6, r0
 8006fec:	2800      	cmp	r0, #0
 8006fee:	d1e0      	bne.n	8006fb2 <__ssputs_r+0x5a>
 8006ff0:	6921      	ldr	r1, [r4, #16]
 8006ff2:	4650      	mov	r0, sl
 8006ff4:	f7ff feb8 	bl	8006d68 <_free_r>
 8006ff8:	230c      	movs	r3, #12
 8006ffa:	f8ca 3000 	str.w	r3, [sl]
 8006ffe:	89a3      	ldrh	r3, [r4, #12]
 8007000:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007004:	81a3      	strh	r3, [r4, #12]
 8007006:	f04f 30ff 	mov.w	r0, #4294967295
 800700a:	e7e9      	b.n	8006fe0 <__ssputs_r+0x88>

0800700c <_svfiprintf_r>:
 800700c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007010:	4698      	mov	r8, r3
 8007012:	898b      	ldrh	r3, [r1, #12]
 8007014:	061b      	lsls	r3, r3, #24
 8007016:	b09d      	sub	sp, #116	; 0x74
 8007018:	4607      	mov	r7, r0
 800701a:	460d      	mov	r5, r1
 800701c:	4614      	mov	r4, r2
 800701e:	d50e      	bpl.n	800703e <_svfiprintf_r+0x32>
 8007020:	690b      	ldr	r3, [r1, #16]
 8007022:	b963      	cbnz	r3, 800703e <_svfiprintf_r+0x32>
 8007024:	2140      	movs	r1, #64	; 0x40
 8007026:	f7ff ff0b 	bl	8006e40 <_malloc_r>
 800702a:	6028      	str	r0, [r5, #0]
 800702c:	6128      	str	r0, [r5, #16]
 800702e:	b920      	cbnz	r0, 800703a <_svfiprintf_r+0x2e>
 8007030:	230c      	movs	r3, #12
 8007032:	603b      	str	r3, [r7, #0]
 8007034:	f04f 30ff 	mov.w	r0, #4294967295
 8007038:	e0d0      	b.n	80071dc <_svfiprintf_r+0x1d0>
 800703a:	2340      	movs	r3, #64	; 0x40
 800703c:	616b      	str	r3, [r5, #20]
 800703e:	2300      	movs	r3, #0
 8007040:	9309      	str	r3, [sp, #36]	; 0x24
 8007042:	2320      	movs	r3, #32
 8007044:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007048:	f8cd 800c 	str.w	r8, [sp, #12]
 800704c:	2330      	movs	r3, #48	; 0x30
 800704e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80071f4 <_svfiprintf_r+0x1e8>
 8007052:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007056:	f04f 0901 	mov.w	r9, #1
 800705a:	4623      	mov	r3, r4
 800705c:	469a      	mov	sl, r3
 800705e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007062:	b10a      	cbz	r2, 8007068 <_svfiprintf_r+0x5c>
 8007064:	2a25      	cmp	r2, #37	; 0x25
 8007066:	d1f9      	bne.n	800705c <_svfiprintf_r+0x50>
 8007068:	ebba 0b04 	subs.w	fp, sl, r4
 800706c:	d00b      	beq.n	8007086 <_svfiprintf_r+0x7a>
 800706e:	465b      	mov	r3, fp
 8007070:	4622      	mov	r2, r4
 8007072:	4629      	mov	r1, r5
 8007074:	4638      	mov	r0, r7
 8007076:	f7ff ff6f 	bl	8006f58 <__ssputs_r>
 800707a:	3001      	adds	r0, #1
 800707c:	f000 80a9 	beq.w	80071d2 <_svfiprintf_r+0x1c6>
 8007080:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007082:	445a      	add	r2, fp
 8007084:	9209      	str	r2, [sp, #36]	; 0x24
 8007086:	f89a 3000 	ldrb.w	r3, [sl]
 800708a:	2b00      	cmp	r3, #0
 800708c:	f000 80a1 	beq.w	80071d2 <_svfiprintf_r+0x1c6>
 8007090:	2300      	movs	r3, #0
 8007092:	f04f 32ff 	mov.w	r2, #4294967295
 8007096:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800709a:	f10a 0a01 	add.w	sl, sl, #1
 800709e:	9304      	str	r3, [sp, #16]
 80070a0:	9307      	str	r3, [sp, #28]
 80070a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070a6:	931a      	str	r3, [sp, #104]	; 0x68
 80070a8:	4654      	mov	r4, sl
 80070aa:	2205      	movs	r2, #5
 80070ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070b0:	4850      	ldr	r0, [pc, #320]	; (80071f4 <_svfiprintf_r+0x1e8>)
 80070b2:	f7f9 f895 	bl	80001e0 <memchr>
 80070b6:	9a04      	ldr	r2, [sp, #16]
 80070b8:	b9d8      	cbnz	r0, 80070f2 <_svfiprintf_r+0xe6>
 80070ba:	06d0      	lsls	r0, r2, #27
 80070bc:	bf44      	itt	mi
 80070be:	2320      	movmi	r3, #32
 80070c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070c4:	0711      	lsls	r1, r2, #28
 80070c6:	bf44      	itt	mi
 80070c8:	232b      	movmi	r3, #43	; 0x2b
 80070ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070ce:	f89a 3000 	ldrb.w	r3, [sl]
 80070d2:	2b2a      	cmp	r3, #42	; 0x2a
 80070d4:	d015      	beq.n	8007102 <_svfiprintf_r+0xf6>
 80070d6:	9a07      	ldr	r2, [sp, #28]
 80070d8:	4654      	mov	r4, sl
 80070da:	2000      	movs	r0, #0
 80070dc:	f04f 0c0a 	mov.w	ip, #10
 80070e0:	4621      	mov	r1, r4
 80070e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80070e6:	3b30      	subs	r3, #48	; 0x30
 80070e8:	2b09      	cmp	r3, #9
 80070ea:	d94d      	bls.n	8007188 <_svfiprintf_r+0x17c>
 80070ec:	b1b0      	cbz	r0, 800711c <_svfiprintf_r+0x110>
 80070ee:	9207      	str	r2, [sp, #28]
 80070f0:	e014      	b.n	800711c <_svfiprintf_r+0x110>
 80070f2:	eba0 0308 	sub.w	r3, r0, r8
 80070f6:	fa09 f303 	lsl.w	r3, r9, r3
 80070fa:	4313      	orrs	r3, r2
 80070fc:	9304      	str	r3, [sp, #16]
 80070fe:	46a2      	mov	sl, r4
 8007100:	e7d2      	b.n	80070a8 <_svfiprintf_r+0x9c>
 8007102:	9b03      	ldr	r3, [sp, #12]
 8007104:	1d19      	adds	r1, r3, #4
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	9103      	str	r1, [sp, #12]
 800710a:	2b00      	cmp	r3, #0
 800710c:	bfbb      	ittet	lt
 800710e:	425b      	neglt	r3, r3
 8007110:	f042 0202 	orrlt.w	r2, r2, #2
 8007114:	9307      	strge	r3, [sp, #28]
 8007116:	9307      	strlt	r3, [sp, #28]
 8007118:	bfb8      	it	lt
 800711a:	9204      	strlt	r2, [sp, #16]
 800711c:	7823      	ldrb	r3, [r4, #0]
 800711e:	2b2e      	cmp	r3, #46	; 0x2e
 8007120:	d10c      	bne.n	800713c <_svfiprintf_r+0x130>
 8007122:	7863      	ldrb	r3, [r4, #1]
 8007124:	2b2a      	cmp	r3, #42	; 0x2a
 8007126:	d134      	bne.n	8007192 <_svfiprintf_r+0x186>
 8007128:	9b03      	ldr	r3, [sp, #12]
 800712a:	1d1a      	adds	r2, r3, #4
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	9203      	str	r2, [sp, #12]
 8007130:	2b00      	cmp	r3, #0
 8007132:	bfb8      	it	lt
 8007134:	f04f 33ff 	movlt.w	r3, #4294967295
 8007138:	3402      	adds	r4, #2
 800713a:	9305      	str	r3, [sp, #20]
 800713c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007204 <_svfiprintf_r+0x1f8>
 8007140:	7821      	ldrb	r1, [r4, #0]
 8007142:	2203      	movs	r2, #3
 8007144:	4650      	mov	r0, sl
 8007146:	f7f9 f84b 	bl	80001e0 <memchr>
 800714a:	b138      	cbz	r0, 800715c <_svfiprintf_r+0x150>
 800714c:	9b04      	ldr	r3, [sp, #16]
 800714e:	eba0 000a 	sub.w	r0, r0, sl
 8007152:	2240      	movs	r2, #64	; 0x40
 8007154:	4082      	lsls	r2, r0
 8007156:	4313      	orrs	r3, r2
 8007158:	3401      	adds	r4, #1
 800715a:	9304      	str	r3, [sp, #16]
 800715c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007160:	4825      	ldr	r0, [pc, #148]	; (80071f8 <_svfiprintf_r+0x1ec>)
 8007162:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007166:	2206      	movs	r2, #6
 8007168:	f7f9 f83a 	bl	80001e0 <memchr>
 800716c:	2800      	cmp	r0, #0
 800716e:	d038      	beq.n	80071e2 <_svfiprintf_r+0x1d6>
 8007170:	4b22      	ldr	r3, [pc, #136]	; (80071fc <_svfiprintf_r+0x1f0>)
 8007172:	bb1b      	cbnz	r3, 80071bc <_svfiprintf_r+0x1b0>
 8007174:	9b03      	ldr	r3, [sp, #12]
 8007176:	3307      	adds	r3, #7
 8007178:	f023 0307 	bic.w	r3, r3, #7
 800717c:	3308      	adds	r3, #8
 800717e:	9303      	str	r3, [sp, #12]
 8007180:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007182:	4433      	add	r3, r6
 8007184:	9309      	str	r3, [sp, #36]	; 0x24
 8007186:	e768      	b.n	800705a <_svfiprintf_r+0x4e>
 8007188:	fb0c 3202 	mla	r2, ip, r2, r3
 800718c:	460c      	mov	r4, r1
 800718e:	2001      	movs	r0, #1
 8007190:	e7a6      	b.n	80070e0 <_svfiprintf_r+0xd4>
 8007192:	2300      	movs	r3, #0
 8007194:	3401      	adds	r4, #1
 8007196:	9305      	str	r3, [sp, #20]
 8007198:	4619      	mov	r1, r3
 800719a:	f04f 0c0a 	mov.w	ip, #10
 800719e:	4620      	mov	r0, r4
 80071a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071a4:	3a30      	subs	r2, #48	; 0x30
 80071a6:	2a09      	cmp	r2, #9
 80071a8:	d903      	bls.n	80071b2 <_svfiprintf_r+0x1a6>
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d0c6      	beq.n	800713c <_svfiprintf_r+0x130>
 80071ae:	9105      	str	r1, [sp, #20]
 80071b0:	e7c4      	b.n	800713c <_svfiprintf_r+0x130>
 80071b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80071b6:	4604      	mov	r4, r0
 80071b8:	2301      	movs	r3, #1
 80071ba:	e7f0      	b.n	800719e <_svfiprintf_r+0x192>
 80071bc:	ab03      	add	r3, sp, #12
 80071be:	9300      	str	r3, [sp, #0]
 80071c0:	462a      	mov	r2, r5
 80071c2:	4b0f      	ldr	r3, [pc, #60]	; (8007200 <_svfiprintf_r+0x1f4>)
 80071c4:	a904      	add	r1, sp, #16
 80071c6:	4638      	mov	r0, r7
 80071c8:	f3af 8000 	nop.w
 80071cc:	1c42      	adds	r2, r0, #1
 80071ce:	4606      	mov	r6, r0
 80071d0:	d1d6      	bne.n	8007180 <_svfiprintf_r+0x174>
 80071d2:	89ab      	ldrh	r3, [r5, #12]
 80071d4:	065b      	lsls	r3, r3, #25
 80071d6:	f53f af2d 	bmi.w	8007034 <_svfiprintf_r+0x28>
 80071da:	9809      	ldr	r0, [sp, #36]	; 0x24
 80071dc:	b01d      	add	sp, #116	; 0x74
 80071de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071e2:	ab03      	add	r3, sp, #12
 80071e4:	9300      	str	r3, [sp, #0]
 80071e6:	462a      	mov	r2, r5
 80071e8:	4b05      	ldr	r3, [pc, #20]	; (8007200 <_svfiprintf_r+0x1f4>)
 80071ea:	a904      	add	r1, sp, #16
 80071ec:	4638      	mov	r0, r7
 80071ee:	f000 f879 	bl	80072e4 <_printf_i>
 80071f2:	e7eb      	b.n	80071cc <_svfiprintf_r+0x1c0>
 80071f4:	08007e60 	.word	0x08007e60
 80071f8:	08007e6a 	.word	0x08007e6a
 80071fc:	00000000 	.word	0x00000000
 8007200:	08006f59 	.word	0x08006f59
 8007204:	08007e66 	.word	0x08007e66

08007208 <_printf_common>:
 8007208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800720c:	4616      	mov	r6, r2
 800720e:	4699      	mov	r9, r3
 8007210:	688a      	ldr	r2, [r1, #8]
 8007212:	690b      	ldr	r3, [r1, #16]
 8007214:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007218:	4293      	cmp	r3, r2
 800721a:	bfb8      	it	lt
 800721c:	4613      	movlt	r3, r2
 800721e:	6033      	str	r3, [r6, #0]
 8007220:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007224:	4607      	mov	r7, r0
 8007226:	460c      	mov	r4, r1
 8007228:	b10a      	cbz	r2, 800722e <_printf_common+0x26>
 800722a:	3301      	adds	r3, #1
 800722c:	6033      	str	r3, [r6, #0]
 800722e:	6823      	ldr	r3, [r4, #0]
 8007230:	0699      	lsls	r1, r3, #26
 8007232:	bf42      	ittt	mi
 8007234:	6833      	ldrmi	r3, [r6, #0]
 8007236:	3302      	addmi	r3, #2
 8007238:	6033      	strmi	r3, [r6, #0]
 800723a:	6825      	ldr	r5, [r4, #0]
 800723c:	f015 0506 	ands.w	r5, r5, #6
 8007240:	d106      	bne.n	8007250 <_printf_common+0x48>
 8007242:	f104 0a19 	add.w	sl, r4, #25
 8007246:	68e3      	ldr	r3, [r4, #12]
 8007248:	6832      	ldr	r2, [r6, #0]
 800724a:	1a9b      	subs	r3, r3, r2
 800724c:	42ab      	cmp	r3, r5
 800724e:	dc26      	bgt.n	800729e <_printf_common+0x96>
 8007250:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007254:	1e13      	subs	r3, r2, #0
 8007256:	6822      	ldr	r2, [r4, #0]
 8007258:	bf18      	it	ne
 800725a:	2301      	movne	r3, #1
 800725c:	0692      	lsls	r2, r2, #26
 800725e:	d42b      	bmi.n	80072b8 <_printf_common+0xb0>
 8007260:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007264:	4649      	mov	r1, r9
 8007266:	4638      	mov	r0, r7
 8007268:	47c0      	blx	r8
 800726a:	3001      	adds	r0, #1
 800726c:	d01e      	beq.n	80072ac <_printf_common+0xa4>
 800726e:	6823      	ldr	r3, [r4, #0]
 8007270:	6922      	ldr	r2, [r4, #16]
 8007272:	f003 0306 	and.w	r3, r3, #6
 8007276:	2b04      	cmp	r3, #4
 8007278:	bf02      	ittt	eq
 800727a:	68e5      	ldreq	r5, [r4, #12]
 800727c:	6833      	ldreq	r3, [r6, #0]
 800727e:	1aed      	subeq	r5, r5, r3
 8007280:	68a3      	ldr	r3, [r4, #8]
 8007282:	bf0c      	ite	eq
 8007284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007288:	2500      	movne	r5, #0
 800728a:	4293      	cmp	r3, r2
 800728c:	bfc4      	itt	gt
 800728e:	1a9b      	subgt	r3, r3, r2
 8007290:	18ed      	addgt	r5, r5, r3
 8007292:	2600      	movs	r6, #0
 8007294:	341a      	adds	r4, #26
 8007296:	42b5      	cmp	r5, r6
 8007298:	d11a      	bne.n	80072d0 <_printf_common+0xc8>
 800729a:	2000      	movs	r0, #0
 800729c:	e008      	b.n	80072b0 <_printf_common+0xa8>
 800729e:	2301      	movs	r3, #1
 80072a0:	4652      	mov	r2, sl
 80072a2:	4649      	mov	r1, r9
 80072a4:	4638      	mov	r0, r7
 80072a6:	47c0      	blx	r8
 80072a8:	3001      	adds	r0, #1
 80072aa:	d103      	bne.n	80072b4 <_printf_common+0xac>
 80072ac:	f04f 30ff 	mov.w	r0, #4294967295
 80072b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072b4:	3501      	adds	r5, #1
 80072b6:	e7c6      	b.n	8007246 <_printf_common+0x3e>
 80072b8:	18e1      	adds	r1, r4, r3
 80072ba:	1c5a      	adds	r2, r3, #1
 80072bc:	2030      	movs	r0, #48	; 0x30
 80072be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80072c2:	4422      	add	r2, r4
 80072c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80072c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80072cc:	3302      	adds	r3, #2
 80072ce:	e7c7      	b.n	8007260 <_printf_common+0x58>
 80072d0:	2301      	movs	r3, #1
 80072d2:	4622      	mov	r2, r4
 80072d4:	4649      	mov	r1, r9
 80072d6:	4638      	mov	r0, r7
 80072d8:	47c0      	blx	r8
 80072da:	3001      	adds	r0, #1
 80072dc:	d0e6      	beq.n	80072ac <_printf_common+0xa4>
 80072de:	3601      	adds	r6, #1
 80072e0:	e7d9      	b.n	8007296 <_printf_common+0x8e>
	...

080072e4 <_printf_i>:
 80072e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072e8:	7e0f      	ldrb	r7, [r1, #24]
 80072ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80072ec:	2f78      	cmp	r7, #120	; 0x78
 80072ee:	4691      	mov	r9, r2
 80072f0:	4680      	mov	r8, r0
 80072f2:	460c      	mov	r4, r1
 80072f4:	469a      	mov	sl, r3
 80072f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80072fa:	d807      	bhi.n	800730c <_printf_i+0x28>
 80072fc:	2f62      	cmp	r7, #98	; 0x62
 80072fe:	d80a      	bhi.n	8007316 <_printf_i+0x32>
 8007300:	2f00      	cmp	r7, #0
 8007302:	f000 80d4 	beq.w	80074ae <_printf_i+0x1ca>
 8007306:	2f58      	cmp	r7, #88	; 0x58
 8007308:	f000 80c0 	beq.w	800748c <_printf_i+0x1a8>
 800730c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007310:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007314:	e03a      	b.n	800738c <_printf_i+0xa8>
 8007316:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800731a:	2b15      	cmp	r3, #21
 800731c:	d8f6      	bhi.n	800730c <_printf_i+0x28>
 800731e:	a101      	add	r1, pc, #4	; (adr r1, 8007324 <_printf_i+0x40>)
 8007320:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007324:	0800737d 	.word	0x0800737d
 8007328:	08007391 	.word	0x08007391
 800732c:	0800730d 	.word	0x0800730d
 8007330:	0800730d 	.word	0x0800730d
 8007334:	0800730d 	.word	0x0800730d
 8007338:	0800730d 	.word	0x0800730d
 800733c:	08007391 	.word	0x08007391
 8007340:	0800730d 	.word	0x0800730d
 8007344:	0800730d 	.word	0x0800730d
 8007348:	0800730d 	.word	0x0800730d
 800734c:	0800730d 	.word	0x0800730d
 8007350:	08007495 	.word	0x08007495
 8007354:	080073bd 	.word	0x080073bd
 8007358:	0800744f 	.word	0x0800744f
 800735c:	0800730d 	.word	0x0800730d
 8007360:	0800730d 	.word	0x0800730d
 8007364:	080074b7 	.word	0x080074b7
 8007368:	0800730d 	.word	0x0800730d
 800736c:	080073bd 	.word	0x080073bd
 8007370:	0800730d 	.word	0x0800730d
 8007374:	0800730d 	.word	0x0800730d
 8007378:	08007457 	.word	0x08007457
 800737c:	682b      	ldr	r3, [r5, #0]
 800737e:	1d1a      	adds	r2, r3, #4
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	602a      	str	r2, [r5, #0]
 8007384:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007388:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800738c:	2301      	movs	r3, #1
 800738e:	e09f      	b.n	80074d0 <_printf_i+0x1ec>
 8007390:	6820      	ldr	r0, [r4, #0]
 8007392:	682b      	ldr	r3, [r5, #0]
 8007394:	0607      	lsls	r7, r0, #24
 8007396:	f103 0104 	add.w	r1, r3, #4
 800739a:	6029      	str	r1, [r5, #0]
 800739c:	d501      	bpl.n	80073a2 <_printf_i+0xbe>
 800739e:	681e      	ldr	r6, [r3, #0]
 80073a0:	e003      	b.n	80073aa <_printf_i+0xc6>
 80073a2:	0646      	lsls	r6, r0, #25
 80073a4:	d5fb      	bpl.n	800739e <_printf_i+0xba>
 80073a6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80073aa:	2e00      	cmp	r6, #0
 80073ac:	da03      	bge.n	80073b6 <_printf_i+0xd2>
 80073ae:	232d      	movs	r3, #45	; 0x2d
 80073b0:	4276      	negs	r6, r6
 80073b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073b6:	485a      	ldr	r0, [pc, #360]	; (8007520 <_printf_i+0x23c>)
 80073b8:	230a      	movs	r3, #10
 80073ba:	e012      	b.n	80073e2 <_printf_i+0xfe>
 80073bc:	682b      	ldr	r3, [r5, #0]
 80073be:	6820      	ldr	r0, [r4, #0]
 80073c0:	1d19      	adds	r1, r3, #4
 80073c2:	6029      	str	r1, [r5, #0]
 80073c4:	0605      	lsls	r5, r0, #24
 80073c6:	d501      	bpl.n	80073cc <_printf_i+0xe8>
 80073c8:	681e      	ldr	r6, [r3, #0]
 80073ca:	e002      	b.n	80073d2 <_printf_i+0xee>
 80073cc:	0641      	lsls	r1, r0, #25
 80073ce:	d5fb      	bpl.n	80073c8 <_printf_i+0xe4>
 80073d0:	881e      	ldrh	r6, [r3, #0]
 80073d2:	4853      	ldr	r0, [pc, #332]	; (8007520 <_printf_i+0x23c>)
 80073d4:	2f6f      	cmp	r7, #111	; 0x6f
 80073d6:	bf0c      	ite	eq
 80073d8:	2308      	moveq	r3, #8
 80073da:	230a      	movne	r3, #10
 80073dc:	2100      	movs	r1, #0
 80073de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80073e2:	6865      	ldr	r5, [r4, #4]
 80073e4:	60a5      	str	r5, [r4, #8]
 80073e6:	2d00      	cmp	r5, #0
 80073e8:	bfa2      	ittt	ge
 80073ea:	6821      	ldrge	r1, [r4, #0]
 80073ec:	f021 0104 	bicge.w	r1, r1, #4
 80073f0:	6021      	strge	r1, [r4, #0]
 80073f2:	b90e      	cbnz	r6, 80073f8 <_printf_i+0x114>
 80073f4:	2d00      	cmp	r5, #0
 80073f6:	d04b      	beq.n	8007490 <_printf_i+0x1ac>
 80073f8:	4615      	mov	r5, r2
 80073fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80073fe:	fb03 6711 	mls	r7, r3, r1, r6
 8007402:	5dc7      	ldrb	r7, [r0, r7]
 8007404:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007408:	4637      	mov	r7, r6
 800740a:	42bb      	cmp	r3, r7
 800740c:	460e      	mov	r6, r1
 800740e:	d9f4      	bls.n	80073fa <_printf_i+0x116>
 8007410:	2b08      	cmp	r3, #8
 8007412:	d10b      	bne.n	800742c <_printf_i+0x148>
 8007414:	6823      	ldr	r3, [r4, #0]
 8007416:	07de      	lsls	r6, r3, #31
 8007418:	d508      	bpl.n	800742c <_printf_i+0x148>
 800741a:	6923      	ldr	r3, [r4, #16]
 800741c:	6861      	ldr	r1, [r4, #4]
 800741e:	4299      	cmp	r1, r3
 8007420:	bfde      	ittt	le
 8007422:	2330      	movle	r3, #48	; 0x30
 8007424:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007428:	f105 35ff 	addle.w	r5, r5, #4294967295
 800742c:	1b52      	subs	r2, r2, r5
 800742e:	6122      	str	r2, [r4, #16]
 8007430:	f8cd a000 	str.w	sl, [sp]
 8007434:	464b      	mov	r3, r9
 8007436:	aa03      	add	r2, sp, #12
 8007438:	4621      	mov	r1, r4
 800743a:	4640      	mov	r0, r8
 800743c:	f7ff fee4 	bl	8007208 <_printf_common>
 8007440:	3001      	adds	r0, #1
 8007442:	d14a      	bne.n	80074da <_printf_i+0x1f6>
 8007444:	f04f 30ff 	mov.w	r0, #4294967295
 8007448:	b004      	add	sp, #16
 800744a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800744e:	6823      	ldr	r3, [r4, #0]
 8007450:	f043 0320 	orr.w	r3, r3, #32
 8007454:	6023      	str	r3, [r4, #0]
 8007456:	4833      	ldr	r0, [pc, #204]	; (8007524 <_printf_i+0x240>)
 8007458:	2778      	movs	r7, #120	; 0x78
 800745a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800745e:	6823      	ldr	r3, [r4, #0]
 8007460:	6829      	ldr	r1, [r5, #0]
 8007462:	061f      	lsls	r7, r3, #24
 8007464:	f851 6b04 	ldr.w	r6, [r1], #4
 8007468:	d402      	bmi.n	8007470 <_printf_i+0x18c>
 800746a:	065f      	lsls	r7, r3, #25
 800746c:	bf48      	it	mi
 800746e:	b2b6      	uxthmi	r6, r6
 8007470:	07df      	lsls	r7, r3, #31
 8007472:	bf48      	it	mi
 8007474:	f043 0320 	orrmi.w	r3, r3, #32
 8007478:	6029      	str	r1, [r5, #0]
 800747a:	bf48      	it	mi
 800747c:	6023      	strmi	r3, [r4, #0]
 800747e:	b91e      	cbnz	r6, 8007488 <_printf_i+0x1a4>
 8007480:	6823      	ldr	r3, [r4, #0]
 8007482:	f023 0320 	bic.w	r3, r3, #32
 8007486:	6023      	str	r3, [r4, #0]
 8007488:	2310      	movs	r3, #16
 800748a:	e7a7      	b.n	80073dc <_printf_i+0xf8>
 800748c:	4824      	ldr	r0, [pc, #144]	; (8007520 <_printf_i+0x23c>)
 800748e:	e7e4      	b.n	800745a <_printf_i+0x176>
 8007490:	4615      	mov	r5, r2
 8007492:	e7bd      	b.n	8007410 <_printf_i+0x12c>
 8007494:	682b      	ldr	r3, [r5, #0]
 8007496:	6826      	ldr	r6, [r4, #0]
 8007498:	6961      	ldr	r1, [r4, #20]
 800749a:	1d18      	adds	r0, r3, #4
 800749c:	6028      	str	r0, [r5, #0]
 800749e:	0635      	lsls	r5, r6, #24
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	d501      	bpl.n	80074a8 <_printf_i+0x1c4>
 80074a4:	6019      	str	r1, [r3, #0]
 80074a6:	e002      	b.n	80074ae <_printf_i+0x1ca>
 80074a8:	0670      	lsls	r0, r6, #25
 80074aa:	d5fb      	bpl.n	80074a4 <_printf_i+0x1c0>
 80074ac:	8019      	strh	r1, [r3, #0]
 80074ae:	2300      	movs	r3, #0
 80074b0:	6123      	str	r3, [r4, #16]
 80074b2:	4615      	mov	r5, r2
 80074b4:	e7bc      	b.n	8007430 <_printf_i+0x14c>
 80074b6:	682b      	ldr	r3, [r5, #0]
 80074b8:	1d1a      	adds	r2, r3, #4
 80074ba:	602a      	str	r2, [r5, #0]
 80074bc:	681d      	ldr	r5, [r3, #0]
 80074be:	6862      	ldr	r2, [r4, #4]
 80074c0:	2100      	movs	r1, #0
 80074c2:	4628      	mov	r0, r5
 80074c4:	f7f8 fe8c 	bl	80001e0 <memchr>
 80074c8:	b108      	cbz	r0, 80074ce <_printf_i+0x1ea>
 80074ca:	1b40      	subs	r0, r0, r5
 80074cc:	6060      	str	r0, [r4, #4]
 80074ce:	6863      	ldr	r3, [r4, #4]
 80074d0:	6123      	str	r3, [r4, #16]
 80074d2:	2300      	movs	r3, #0
 80074d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074d8:	e7aa      	b.n	8007430 <_printf_i+0x14c>
 80074da:	6923      	ldr	r3, [r4, #16]
 80074dc:	462a      	mov	r2, r5
 80074de:	4649      	mov	r1, r9
 80074e0:	4640      	mov	r0, r8
 80074e2:	47d0      	blx	sl
 80074e4:	3001      	adds	r0, #1
 80074e6:	d0ad      	beq.n	8007444 <_printf_i+0x160>
 80074e8:	6823      	ldr	r3, [r4, #0]
 80074ea:	079b      	lsls	r3, r3, #30
 80074ec:	d413      	bmi.n	8007516 <_printf_i+0x232>
 80074ee:	68e0      	ldr	r0, [r4, #12]
 80074f0:	9b03      	ldr	r3, [sp, #12]
 80074f2:	4298      	cmp	r0, r3
 80074f4:	bfb8      	it	lt
 80074f6:	4618      	movlt	r0, r3
 80074f8:	e7a6      	b.n	8007448 <_printf_i+0x164>
 80074fa:	2301      	movs	r3, #1
 80074fc:	4632      	mov	r2, r6
 80074fe:	4649      	mov	r1, r9
 8007500:	4640      	mov	r0, r8
 8007502:	47d0      	blx	sl
 8007504:	3001      	adds	r0, #1
 8007506:	d09d      	beq.n	8007444 <_printf_i+0x160>
 8007508:	3501      	adds	r5, #1
 800750a:	68e3      	ldr	r3, [r4, #12]
 800750c:	9903      	ldr	r1, [sp, #12]
 800750e:	1a5b      	subs	r3, r3, r1
 8007510:	42ab      	cmp	r3, r5
 8007512:	dcf2      	bgt.n	80074fa <_printf_i+0x216>
 8007514:	e7eb      	b.n	80074ee <_printf_i+0x20a>
 8007516:	2500      	movs	r5, #0
 8007518:	f104 0619 	add.w	r6, r4, #25
 800751c:	e7f5      	b.n	800750a <_printf_i+0x226>
 800751e:	bf00      	nop
 8007520:	08007e71 	.word	0x08007e71
 8007524:	08007e82 	.word	0x08007e82

08007528 <memmove>:
 8007528:	4288      	cmp	r0, r1
 800752a:	b510      	push	{r4, lr}
 800752c:	eb01 0402 	add.w	r4, r1, r2
 8007530:	d902      	bls.n	8007538 <memmove+0x10>
 8007532:	4284      	cmp	r4, r0
 8007534:	4623      	mov	r3, r4
 8007536:	d807      	bhi.n	8007548 <memmove+0x20>
 8007538:	1e43      	subs	r3, r0, #1
 800753a:	42a1      	cmp	r1, r4
 800753c:	d008      	beq.n	8007550 <memmove+0x28>
 800753e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007542:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007546:	e7f8      	b.n	800753a <memmove+0x12>
 8007548:	4402      	add	r2, r0
 800754a:	4601      	mov	r1, r0
 800754c:	428a      	cmp	r2, r1
 800754e:	d100      	bne.n	8007552 <memmove+0x2a>
 8007550:	bd10      	pop	{r4, pc}
 8007552:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007556:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800755a:	e7f7      	b.n	800754c <memmove+0x24>

0800755c <_sbrk_r>:
 800755c:	b538      	push	{r3, r4, r5, lr}
 800755e:	4d06      	ldr	r5, [pc, #24]	; (8007578 <_sbrk_r+0x1c>)
 8007560:	2300      	movs	r3, #0
 8007562:	4604      	mov	r4, r0
 8007564:	4608      	mov	r0, r1
 8007566:	602b      	str	r3, [r5, #0]
 8007568:	f7fb faba 	bl	8002ae0 <_sbrk>
 800756c:	1c43      	adds	r3, r0, #1
 800756e:	d102      	bne.n	8007576 <_sbrk_r+0x1a>
 8007570:	682b      	ldr	r3, [r5, #0]
 8007572:	b103      	cbz	r3, 8007576 <_sbrk_r+0x1a>
 8007574:	6023      	str	r3, [r4, #0]
 8007576:	bd38      	pop	{r3, r4, r5, pc}
 8007578:	2000030c 	.word	0x2000030c

0800757c <_realloc_r>:
 800757c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007580:	4680      	mov	r8, r0
 8007582:	4614      	mov	r4, r2
 8007584:	460e      	mov	r6, r1
 8007586:	b921      	cbnz	r1, 8007592 <_realloc_r+0x16>
 8007588:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800758c:	4611      	mov	r1, r2
 800758e:	f7ff bc57 	b.w	8006e40 <_malloc_r>
 8007592:	b92a      	cbnz	r2, 80075a0 <_realloc_r+0x24>
 8007594:	f7ff fbe8 	bl	8006d68 <_free_r>
 8007598:	4625      	mov	r5, r4
 800759a:	4628      	mov	r0, r5
 800759c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075a0:	f000 f81b 	bl	80075da <_malloc_usable_size_r>
 80075a4:	4284      	cmp	r4, r0
 80075a6:	4607      	mov	r7, r0
 80075a8:	d802      	bhi.n	80075b0 <_realloc_r+0x34>
 80075aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80075ae:	d812      	bhi.n	80075d6 <_realloc_r+0x5a>
 80075b0:	4621      	mov	r1, r4
 80075b2:	4640      	mov	r0, r8
 80075b4:	f7ff fc44 	bl	8006e40 <_malloc_r>
 80075b8:	4605      	mov	r5, r0
 80075ba:	2800      	cmp	r0, #0
 80075bc:	d0ed      	beq.n	800759a <_realloc_r+0x1e>
 80075be:	42bc      	cmp	r4, r7
 80075c0:	4622      	mov	r2, r4
 80075c2:	4631      	mov	r1, r6
 80075c4:	bf28      	it	cs
 80075c6:	463a      	movcs	r2, r7
 80075c8:	f7ff fbc0 	bl	8006d4c <memcpy>
 80075cc:	4631      	mov	r1, r6
 80075ce:	4640      	mov	r0, r8
 80075d0:	f7ff fbca 	bl	8006d68 <_free_r>
 80075d4:	e7e1      	b.n	800759a <_realloc_r+0x1e>
 80075d6:	4635      	mov	r5, r6
 80075d8:	e7df      	b.n	800759a <_realloc_r+0x1e>

080075da <_malloc_usable_size_r>:
 80075da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075de:	1f18      	subs	r0, r3, #4
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	bfbc      	itt	lt
 80075e4:	580b      	ldrlt	r3, [r1, r0]
 80075e6:	18c0      	addlt	r0, r0, r3
 80075e8:	4770      	bx	lr
 80075ea:	0000      	movs	r0, r0
 80075ec:	0000      	movs	r0, r0
	...

080075f0 <log>:
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	ed2d 8b02 	vpush	{d8}
 80075f6:	ec55 4b10 	vmov	r4, r5, d0
 80075fa:	f000 f841 	bl	8007680 <__ieee754_log>
 80075fe:	4622      	mov	r2, r4
 8007600:	462b      	mov	r3, r5
 8007602:	4620      	mov	r0, r4
 8007604:	4629      	mov	r1, r5
 8007606:	eeb0 8a40 	vmov.f32	s16, s0
 800760a:	eef0 8a60 	vmov.f32	s17, s1
 800760e:	f7f9 fa8d 	bl	8000b2c <__aeabi_dcmpun>
 8007612:	b998      	cbnz	r0, 800763c <log+0x4c>
 8007614:	2200      	movs	r2, #0
 8007616:	2300      	movs	r3, #0
 8007618:	4620      	mov	r0, r4
 800761a:	4629      	mov	r1, r5
 800761c:	f7f9 fa7c 	bl	8000b18 <__aeabi_dcmpgt>
 8007620:	b960      	cbnz	r0, 800763c <log+0x4c>
 8007622:	2200      	movs	r2, #0
 8007624:	2300      	movs	r3, #0
 8007626:	4620      	mov	r0, r4
 8007628:	4629      	mov	r1, r5
 800762a:	f7f9 fa4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800762e:	b160      	cbz	r0, 800764a <log+0x5a>
 8007630:	f7ff fb60 	bl	8006cf4 <__errno>
 8007634:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8007660 <log+0x70>
 8007638:	2322      	movs	r3, #34	; 0x22
 800763a:	6003      	str	r3, [r0, #0]
 800763c:	eeb0 0a48 	vmov.f32	s0, s16
 8007640:	eef0 0a68 	vmov.f32	s1, s17
 8007644:	ecbd 8b02 	vpop	{d8}
 8007648:	bd38      	pop	{r3, r4, r5, pc}
 800764a:	f7ff fb53 	bl	8006cf4 <__errno>
 800764e:	ecbd 8b02 	vpop	{d8}
 8007652:	2321      	movs	r3, #33	; 0x21
 8007654:	6003      	str	r3, [r0, #0]
 8007656:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800765a:	4803      	ldr	r0, [pc, #12]	; (8007668 <log+0x78>)
 800765c:	f000 b808 	b.w	8007670 <nan>
 8007660:	00000000 	.word	0x00000000
 8007664:	fff00000 	.word	0xfff00000
 8007668:	08007e65 	.word	0x08007e65
 800766c:	00000000 	.word	0x00000000

08007670 <nan>:
 8007670:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007678 <nan+0x8>
 8007674:	4770      	bx	lr
 8007676:	bf00      	nop
 8007678:	00000000 	.word	0x00000000
 800767c:	7ff80000 	.word	0x7ff80000

08007680 <__ieee754_log>:
 8007680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007684:	ec51 0b10 	vmov	r0, r1, d0
 8007688:	ed2d 8b04 	vpush	{d8-d9}
 800768c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007690:	b083      	sub	sp, #12
 8007692:	460d      	mov	r5, r1
 8007694:	da29      	bge.n	80076ea <__ieee754_log+0x6a>
 8007696:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800769a:	4303      	orrs	r3, r0
 800769c:	ee10 2a10 	vmov	r2, s0
 80076a0:	d10c      	bne.n	80076bc <__ieee754_log+0x3c>
 80076a2:	49cf      	ldr	r1, [pc, #828]	; (80079e0 <__ieee754_log+0x360>)
 80076a4:	2200      	movs	r2, #0
 80076a6:	2300      	movs	r3, #0
 80076a8:	2000      	movs	r0, #0
 80076aa:	f7f9 f8cf 	bl	800084c <__aeabi_ddiv>
 80076ae:	ec41 0b10 	vmov	d0, r0, r1
 80076b2:	b003      	add	sp, #12
 80076b4:	ecbd 8b04 	vpop	{d8-d9}
 80076b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076bc:	2900      	cmp	r1, #0
 80076be:	da05      	bge.n	80076cc <__ieee754_log+0x4c>
 80076c0:	460b      	mov	r3, r1
 80076c2:	f7f8 fde1 	bl	8000288 <__aeabi_dsub>
 80076c6:	2200      	movs	r2, #0
 80076c8:	2300      	movs	r3, #0
 80076ca:	e7ee      	b.n	80076aa <__ieee754_log+0x2a>
 80076cc:	4bc5      	ldr	r3, [pc, #788]	; (80079e4 <__ieee754_log+0x364>)
 80076ce:	2200      	movs	r2, #0
 80076d0:	f7f8 ff92 	bl	80005f8 <__aeabi_dmul>
 80076d4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80076d8:	460d      	mov	r5, r1
 80076da:	4ac3      	ldr	r2, [pc, #780]	; (80079e8 <__ieee754_log+0x368>)
 80076dc:	4295      	cmp	r5, r2
 80076de:	dd06      	ble.n	80076ee <__ieee754_log+0x6e>
 80076e0:	4602      	mov	r2, r0
 80076e2:	460b      	mov	r3, r1
 80076e4:	f7f8 fdd2 	bl	800028c <__adddf3>
 80076e8:	e7e1      	b.n	80076ae <__ieee754_log+0x2e>
 80076ea:	2300      	movs	r3, #0
 80076ec:	e7f5      	b.n	80076da <__ieee754_log+0x5a>
 80076ee:	152c      	asrs	r4, r5, #20
 80076f0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80076f4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80076f8:	441c      	add	r4, r3
 80076fa:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80076fe:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8007702:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007706:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800770a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800770e:	ea42 0105 	orr.w	r1, r2, r5
 8007712:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8007716:	2200      	movs	r2, #0
 8007718:	4bb4      	ldr	r3, [pc, #720]	; (80079ec <__ieee754_log+0x36c>)
 800771a:	f7f8 fdb5 	bl	8000288 <__aeabi_dsub>
 800771e:	1cab      	adds	r3, r5, #2
 8007720:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007724:	2b02      	cmp	r3, #2
 8007726:	4682      	mov	sl, r0
 8007728:	468b      	mov	fp, r1
 800772a:	f04f 0200 	mov.w	r2, #0
 800772e:	dc53      	bgt.n	80077d8 <__ieee754_log+0x158>
 8007730:	2300      	movs	r3, #0
 8007732:	f7f9 f9c9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007736:	b1d0      	cbz	r0, 800776e <__ieee754_log+0xee>
 8007738:	2c00      	cmp	r4, #0
 800773a:	f000 8122 	beq.w	8007982 <__ieee754_log+0x302>
 800773e:	4620      	mov	r0, r4
 8007740:	f7f8 fef0 	bl	8000524 <__aeabi_i2d>
 8007744:	a390      	add	r3, pc, #576	; (adr r3, 8007988 <__ieee754_log+0x308>)
 8007746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800774a:	4606      	mov	r6, r0
 800774c:	460f      	mov	r7, r1
 800774e:	f7f8 ff53 	bl	80005f8 <__aeabi_dmul>
 8007752:	a38f      	add	r3, pc, #572	; (adr r3, 8007990 <__ieee754_log+0x310>)
 8007754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007758:	4604      	mov	r4, r0
 800775a:	460d      	mov	r5, r1
 800775c:	4630      	mov	r0, r6
 800775e:	4639      	mov	r1, r7
 8007760:	f7f8 ff4a 	bl	80005f8 <__aeabi_dmul>
 8007764:	4602      	mov	r2, r0
 8007766:	460b      	mov	r3, r1
 8007768:	4620      	mov	r0, r4
 800776a:	4629      	mov	r1, r5
 800776c:	e7ba      	b.n	80076e4 <__ieee754_log+0x64>
 800776e:	a38a      	add	r3, pc, #552	; (adr r3, 8007998 <__ieee754_log+0x318>)
 8007770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007774:	4650      	mov	r0, sl
 8007776:	4659      	mov	r1, fp
 8007778:	f7f8 ff3e 	bl	80005f8 <__aeabi_dmul>
 800777c:	4602      	mov	r2, r0
 800777e:	460b      	mov	r3, r1
 8007780:	2000      	movs	r0, #0
 8007782:	499b      	ldr	r1, [pc, #620]	; (80079f0 <__ieee754_log+0x370>)
 8007784:	f7f8 fd80 	bl	8000288 <__aeabi_dsub>
 8007788:	4652      	mov	r2, sl
 800778a:	4606      	mov	r6, r0
 800778c:	460f      	mov	r7, r1
 800778e:	465b      	mov	r3, fp
 8007790:	4650      	mov	r0, sl
 8007792:	4659      	mov	r1, fp
 8007794:	f7f8 ff30 	bl	80005f8 <__aeabi_dmul>
 8007798:	4602      	mov	r2, r0
 800779a:	460b      	mov	r3, r1
 800779c:	4630      	mov	r0, r6
 800779e:	4639      	mov	r1, r7
 80077a0:	f7f8 ff2a 	bl	80005f8 <__aeabi_dmul>
 80077a4:	4606      	mov	r6, r0
 80077a6:	460f      	mov	r7, r1
 80077a8:	b914      	cbnz	r4, 80077b0 <__ieee754_log+0x130>
 80077aa:	4632      	mov	r2, r6
 80077ac:	463b      	mov	r3, r7
 80077ae:	e0a2      	b.n	80078f6 <__ieee754_log+0x276>
 80077b0:	4620      	mov	r0, r4
 80077b2:	f7f8 feb7 	bl	8000524 <__aeabi_i2d>
 80077b6:	a374      	add	r3, pc, #464	; (adr r3, 8007988 <__ieee754_log+0x308>)
 80077b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077bc:	4680      	mov	r8, r0
 80077be:	4689      	mov	r9, r1
 80077c0:	f7f8 ff1a 	bl	80005f8 <__aeabi_dmul>
 80077c4:	a372      	add	r3, pc, #456	; (adr r3, 8007990 <__ieee754_log+0x310>)
 80077c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ca:	4604      	mov	r4, r0
 80077cc:	460d      	mov	r5, r1
 80077ce:	4640      	mov	r0, r8
 80077d0:	4649      	mov	r1, r9
 80077d2:	f7f8 ff11 	bl	80005f8 <__aeabi_dmul>
 80077d6:	e0a7      	b.n	8007928 <__ieee754_log+0x2a8>
 80077d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80077dc:	f7f8 fd56 	bl	800028c <__adddf3>
 80077e0:	4602      	mov	r2, r0
 80077e2:	460b      	mov	r3, r1
 80077e4:	4650      	mov	r0, sl
 80077e6:	4659      	mov	r1, fp
 80077e8:	f7f9 f830 	bl	800084c <__aeabi_ddiv>
 80077ec:	ec41 0b18 	vmov	d8, r0, r1
 80077f0:	4620      	mov	r0, r4
 80077f2:	f7f8 fe97 	bl	8000524 <__aeabi_i2d>
 80077f6:	ec53 2b18 	vmov	r2, r3, d8
 80077fa:	ec41 0b19 	vmov	d9, r0, r1
 80077fe:	ec51 0b18 	vmov	r0, r1, d8
 8007802:	f7f8 fef9 	bl	80005f8 <__aeabi_dmul>
 8007806:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800780a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800780e:	9301      	str	r3, [sp, #4]
 8007810:	4602      	mov	r2, r0
 8007812:	460b      	mov	r3, r1
 8007814:	4680      	mov	r8, r0
 8007816:	4689      	mov	r9, r1
 8007818:	f7f8 feee 	bl	80005f8 <__aeabi_dmul>
 800781c:	a360      	add	r3, pc, #384	; (adr r3, 80079a0 <__ieee754_log+0x320>)
 800781e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007822:	4606      	mov	r6, r0
 8007824:	460f      	mov	r7, r1
 8007826:	f7f8 fee7 	bl	80005f8 <__aeabi_dmul>
 800782a:	a35f      	add	r3, pc, #380	; (adr r3, 80079a8 <__ieee754_log+0x328>)
 800782c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007830:	f7f8 fd2c 	bl	800028c <__adddf3>
 8007834:	4632      	mov	r2, r6
 8007836:	463b      	mov	r3, r7
 8007838:	f7f8 fede 	bl	80005f8 <__aeabi_dmul>
 800783c:	a35c      	add	r3, pc, #368	; (adr r3, 80079b0 <__ieee754_log+0x330>)
 800783e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007842:	f7f8 fd23 	bl	800028c <__adddf3>
 8007846:	4632      	mov	r2, r6
 8007848:	463b      	mov	r3, r7
 800784a:	f7f8 fed5 	bl	80005f8 <__aeabi_dmul>
 800784e:	a35a      	add	r3, pc, #360	; (adr r3, 80079b8 <__ieee754_log+0x338>)
 8007850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007854:	f7f8 fd1a 	bl	800028c <__adddf3>
 8007858:	4642      	mov	r2, r8
 800785a:	464b      	mov	r3, r9
 800785c:	f7f8 fecc 	bl	80005f8 <__aeabi_dmul>
 8007860:	a357      	add	r3, pc, #348	; (adr r3, 80079c0 <__ieee754_log+0x340>)
 8007862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007866:	4680      	mov	r8, r0
 8007868:	4689      	mov	r9, r1
 800786a:	4630      	mov	r0, r6
 800786c:	4639      	mov	r1, r7
 800786e:	f7f8 fec3 	bl	80005f8 <__aeabi_dmul>
 8007872:	a355      	add	r3, pc, #340	; (adr r3, 80079c8 <__ieee754_log+0x348>)
 8007874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007878:	f7f8 fd08 	bl	800028c <__adddf3>
 800787c:	4632      	mov	r2, r6
 800787e:	463b      	mov	r3, r7
 8007880:	f7f8 feba 	bl	80005f8 <__aeabi_dmul>
 8007884:	a352      	add	r3, pc, #328	; (adr r3, 80079d0 <__ieee754_log+0x350>)
 8007886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788a:	f7f8 fcff 	bl	800028c <__adddf3>
 800788e:	4632      	mov	r2, r6
 8007890:	463b      	mov	r3, r7
 8007892:	f7f8 feb1 	bl	80005f8 <__aeabi_dmul>
 8007896:	460b      	mov	r3, r1
 8007898:	4602      	mov	r2, r0
 800789a:	4649      	mov	r1, r9
 800789c:	4640      	mov	r0, r8
 800789e:	f7f8 fcf5 	bl	800028c <__adddf3>
 80078a2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80078a6:	9b01      	ldr	r3, [sp, #4]
 80078a8:	3551      	adds	r5, #81	; 0x51
 80078aa:	431d      	orrs	r5, r3
 80078ac:	2d00      	cmp	r5, #0
 80078ae:	4680      	mov	r8, r0
 80078b0:	4689      	mov	r9, r1
 80078b2:	dd48      	ble.n	8007946 <__ieee754_log+0x2c6>
 80078b4:	4b4e      	ldr	r3, [pc, #312]	; (80079f0 <__ieee754_log+0x370>)
 80078b6:	2200      	movs	r2, #0
 80078b8:	4650      	mov	r0, sl
 80078ba:	4659      	mov	r1, fp
 80078bc:	f7f8 fe9c 	bl	80005f8 <__aeabi_dmul>
 80078c0:	4652      	mov	r2, sl
 80078c2:	465b      	mov	r3, fp
 80078c4:	f7f8 fe98 	bl	80005f8 <__aeabi_dmul>
 80078c8:	4602      	mov	r2, r0
 80078ca:	460b      	mov	r3, r1
 80078cc:	4606      	mov	r6, r0
 80078ce:	460f      	mov	r7, r1
 80078d0:	4640      	mov	r0, r8
 80078d2:	4649      	mov	r1, r9
 80078d4:	f7f8 fcda 	bl	800028c <__adddf3>
 80078d8:	ec53 2b18 	vmov	r2, r3, d8
 80078dc:	f7f8 fe8c 	bl	80005f8 <__aeabi_dmul>
 80078e0:	4680      	mov	r8, r0
 80078e2:	4689      	mov	r9, r1
 80078e4:	b964      	cbnz	r4, 8007900 <__ieee754_log+0x280>
 80078e6:	4602      	mov	r2, r0
 80078e8:	460b      	mov	r3, r1
 80078ea:	4630      	mov	r0, r6
 80078ec:	4639      	mov	r1, r7
 80078ee:	f7f8 fccb 	bl	8000288 <__aeabi_dsub>
 80078f2:	4602      	mov	r2, r0
 80078f4:	460b      	mov	r3, r1
 80078f6:	4650      	mov	r0, sl
 80078f8:	4659      	mov	r1, fp
 80078fa:	f7f8 fcc5 	bl	8000288 <__aeabi_dsub>
 80078fe:	e6d6      	b.n	80076ae <__ieee754_log+0x2e>
 8007900:	a321      	add	r3, pc, #132	; (adr r3, 8007988 <__ieee754_log+0x308>)
 8007902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007906:	ec51 0b19 	vmov	r0, r1, d9
 800790a:	f7f8 fe75 	bl	80005f8 <__aeabi_dmul>
 800790e:	a320      	add	r3, pc, #128	; (adr r3, 8007990 <__ieee754_log+0x310>)
 8007910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007914:	4604      	mov	r4, r0
 8007916:	460d      	mov	r5, r1
 8007918:	ec51 0b19 	vmov	r0, r1, d9
 800791c:	f7f8 fe6c 	bl	80005f8 <__aeabi_dmul>
 8007920:	4642      	mov	r2, r8
 8007922:	464b      	mov	r3, r9
 8007924:	f7f8 fcb2 	bl	800028c <__adddf3>
 8007928:	4602      	mov	r2, r0
 800792a:	460b      	mov	r3, r1
 800792c:	4630      	mov	r0, r6
 800792e:	4639      	mov	r1, r7
 8007930:	f7f8 fcaa 	bl	8000288 <__aeabi_dsub>
 8007934:	4652      	mov	r2, sl
 8007936:	465b      	mov	r3, fp
 8007938:	f7f8 fca6 	bl	8000288 <__aeabi_dsub>
 800793c:	4602      	mov	r2, r0
 800793e:	460b      	mov	r3, r1
 8007940:	4620      	mov	r0, r4
 8007942:	4629      	mov	r1, r5
 8007944:	e7d9      	b.n	80078fa <__ieee754_log+0x27a>
 8007946:	4602      	mov	r2, r0
 8007948:	460b      	mov	r3, r1
 800794a:	4650      	mov	r0, sl
 800794c:	4659      	mov	r1, fp
 800794e:	f7f8 fc9b 	bl	8000288 <__aeabi_dsub>
 8007952:	ec53 2b18 	vmov	r2, r3, d8
 8007956:	f7f8 fe4f 	bl	80005f8 <__aeabi_dmul>
 800795a:	4606      	mov	r6, r0
 800795c:	460f      	mov	r7, r1
 800795e:	2c00      	cmp	r4, #0
 8007960:	f43f af23 	beq.w	80077aa <__ieee754_log+0x12a>
 8007964:	a308      	add	r3, pc, #32	; (adr r3, 8007988 <__ieee754_log+0x308>)
 8007966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796a:	ec51 0b19 	vmov	r0, r1, d9
 800796e:	f7f8 fe43 	bl	80005f8 <__aeabi_dmul>
 8007972:	a307      	add	r3, pc, #28	; (adr r3, 8007990 <__ieee754_log+0x310>)
 8007974:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007978:	4604      	mov	r4, r0
 800797a:	460d      	mov	r5, r1
 800797c:	ec51 0b19 	vmov	r0, r1, d9
 8007980:	e727      	b.n	80077d2 <__ieee754_log+0x152>
 8007982:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80079d8 <__ieee754_log+0x358>
 8007986:	e694      	b.n	80076b2 <__ieee754_log+0x32>
 8007988:	fee00000 	.word	0xfee00000
 800798c:	3fe62e42 	.word	0x3fe62e42
 8007990:	35793c76 	.word	0x35793c76
 8007994:	3dea39ef 	.word	0x3dea39ef
 8007998:	55555555 	.word	0x55555555
 800799c:	3fd55555 	.word	0x3fd55555
 80079a0:	df3e5244 	.word	0xdf3e5244
 80079a4:	3fc2f112 	.word	0x3fc2f112
 80079a8:	96cb03de 	.word	0x96cb03de
 80079ac:	3fc74664 	.word	0x3fc74664
 80079b0:	94229359 	.word	0x94229359
 80079b4:	3fd24924 	.word	0x3fd24924
 80079b8:	55555593 	.word	0x55555593
 80079bc:	3fe55555 	.word	0x3fe55555
 80079c0:	d078c69f 	.word	0xd078c69f
 80079c4:	3fc39a09 	.word	0x3fc39a09
 80079c8:	1d8e78af 	.word	0x1d8e78af
 80079cc:	3fcc71c5 	.word	0x3fcc71c5
 80079d0:	9997fa04 	.word	0x9997fa04
 80079d4:	3fd99999 	.word	0x3fd99999
	...
 80079e0:	c3500000 	.word	0xc3500000
 80079e4:	43500000 	.word	0x43500000
 80079e8:	7fefffff 	.word	0x7fefffff
 80079ec:	3ff00000 	.word	0x3ff00000
 80079f0:	3fe00000 	.word	0x3fe00000

080079f4 <_init>:
 80079f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079f6:	bf00      	nop
 80079f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80079fa:	bc08      	pop	{r3}
 80079fc:	469e      	mov	lr, r3
 80079fe:	4770      	bx	lr

08007a00 <_fini>:
 8007a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a02:	bf00      	nop
 8007a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a06:	bc08      	pop	{r3}
 8007a08:	469e      	mov	lr, r3
 8007a0a:	4770      	bx	lr
