
*** Running vivado
    with args -log Watch.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Watch.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Watch.tcl -notrace
Command: synth_design -top Watch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 345.363 ; gain = 100.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Watch' [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Watch.vhd:44]
INFO: [Synth 8-3491] module 'FSM' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/FSM.vhd:34' bound to instance 'WatchFSM' of component 'FSM' [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Watch.vhd:92]
INFO: [Synth 8-638] synthesizing module 'FSM' [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/FSM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FSM' (1#1) [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/FSM.vhd:42]
INFO: [Synth 8-3491] module 'Stopwatch' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:34' bound to instance 'SW' of component 'Stopwatch' [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Watch.vhd:100]
INFO: [Synth 8-638] synthesizing module 'Stopwatch' [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:46]
WARNING: [Synth 8-614] signal 'sysReset' is read in the process but is not in the sensitivity list [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:50]
INFO: [Synth 8-4471] merging register 'secunit_reg[3:0]' into 'secu_reg[3:0]' [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:108]
INFO: [Synth 8-4471] merging register 'sectens_reg[3:0]' into 'sect_reg[3:0]' [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:109]
INFO: [Synth 8-4471] merging register 'minunit_reg[3:0]' into 'minu_reg[3:0]' [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:110]
INFO: [Synth 8-4471] merging register 'mintens_reg[3:0]' into 'mint_reg[3:0]' [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:111]
WARNING: [Synth 8-6014] Unused sequential element secunit_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:108]
WARNING: [Synth 8-6014] Unused sequential element sectens_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element minunit_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element mintens_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'Stopwatch' (2#1) [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Stopwatch.vhd:46]
INFO: [Synth 8-3491] module 'Segmentdriver' declared at 'C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Segmentdriver.vhd:36' bound to instance 'SegDrv' of component 'Segmentdriver' [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Watch.vhd:110]
INFO: [Synth 8-638] synthesizing module 'Segmentdriver' [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Segmentdriver.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element tempBCD_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Segmentdriver.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element tempSegm_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Segmentdriver.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'Segmentdriver' (3#1) [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Segmentdriver.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Watch' (4#1) [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Watch.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 397.375 ; gain = 152.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.375 ; gain = 152.715
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Watch_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Watch_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 724.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 724.594 ; gain = 479.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 724.594 ; gain = 479.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 724.594 ; gain = 479.934
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element divCnt_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Segmentdriver.vhd:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 724.594 ; gain = 479.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module Stopwatch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 10    
Module Segmentdriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element SegDrv/divCnt_reg was removed.  [C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.srcs/sources_1/new/Segmentdriver.vhd:61]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 724.594 ; gain = 479.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 725.301 ; gain = 480.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 725.523 ; gain = 480.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 747.332 ; gain = 502.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 747.332 ; gain = 502.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 747.332 ; gain = 502.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 747.332 ; gain = 502.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 747.332 ; gain = 502.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 747.332 ; gain = 502.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 747.332 ; gain = 502.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    27|
|3     |LUT1   |     1|
|4     |LUT2   |    85|
|5     |LUT3   |    23|
|6     |LUT4   |     2|
|7     |LUT5   |    19|
|8     |LUT6   |    37|
|9     |FDRE   |    95|
|10    |IBUF   |     4|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |   305|
|2     |  SW       |Stopwatch     |   147|
|3     |  SegDrv   |Segmentdriver |   113|
|4     |  WatchFSM |FSM           |    29|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 747.332 ; gain = 502.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 747.332 ; gain = 175.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 747.332 ; gain = 502.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 747.332 ; gain = 515.672
INFO: [Common 17-1381] The checkpoint 'C:/Users/Daniel/Documents/ProgH-Practica/Stopwatch/Stopwatch.runs/synth_1/Watch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Watch_utilization_synth.rpt -pb Watch_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 747.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jan 22 15:30:54 2019...
