; Copyright Mentor Graphics Corporation 2004
;
; All Rights Reserved.
;
; THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF 
; MENTOR GRAPHICS CORPORATION OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.
;   

[Library]
others = $MODEL_TECH/../modelsim.ini

;xilinxcorelib = /softslin/simlib/EDK12.2_mti_se_linux/xilinxcorelib/
;xilinxcorelib_ver = /softslin/simlib/EDK12.2_mti_se_linux/xilinxcorelib_ver/
;simprim = /softslin/simlib/EDK12.2_mti_se_linux/simprim/
;simprims_ver = /softslin/simlib/EDK12.2_mti_se_linux/simprims_ver/
;unisim = /softslin/simlib/EDK12.2_mti_se_linux/unisim/
;unisims_ver = /softslin/simlib/EDK12.2_mti_se_linux/unisims_ver/

;smartmodel = /softslin/simlib/EDK8.2.02_mti_se_linux/smartmodel/
;smartmodel = /tp-fmr/xph3sle600/simlib/EDK8.2.02_mti_se_linux/smartmodel/

;secureip = /softslin/simlib/EDK12.2_mti_se_linux/secureip/



;vhdl_psl_checkers = $MODEL_TECH/../vhdl_psl_checkers       // Source files only for this release
;verilog_psl_checkers = $MODEL_TECH/../verilog_psl_checkers // Source files only for this release

;ppc405_v2_00_c = ppc405_v2_00_c
;jtagppc_cntlr_v2_00_a = jtagppc_cntlr_v2_00_a
;proc_sys_reset_v1_00_a = proc_sys_reset_v1_00_a
;proc_common_v1_00_b = proc_common_v1_00_b
;plb_v34_v1_02_a = plb_v34_v1_02_a
;proc_common_v2_00_a = proc_common_v2_00_a
;interrupt_control_v1_00_a = interrupt_control_v1_00_a
;work = work

;common_v1_00_a = common_v1_00_a
;opb_ipif_v3_01_a = opb_ipif_v3_01_a
;opb_arbiter_v1_02_e = opb_arbiter_v1_02_e
;opb_v20_v1_10_c = opb_v20_v1_10_c
;opb_uartlite_v1_00_b = opb_uartlite_v1_00_b
;ipif_common_v1_00_b = ipif_common_v1_00_b
;plb2opb_bridge_v1_01_a = plb2opb_bridge_v1_01_a
;plb_ipif_v1_00_e = plb_ipif_v1_00_e
;plb_ipif_v1_00_f = plb_ipif_v1_00_f
;bram_if_cntlr_v1_00_b = bram_if_cntlr_v1_00_b
;plb_bram_if_cntlr_v1_00_b = plb_bram_if_cntlr_v1_00_b
;plb_bram_if_cntlr_1_bram_elaborate_v1_00_a = plb_bram_if_cntlr_1_bram_elaborate_v1_00_a
;plb_aes_sqhi_swreg_int_v1_00_a = plb_aes_sqhi_swreg_int_v1_00_a
;dcm_module_v1_00_a = dcm_module_v1_00_a
;rdpfifo_v1_01_b = rdpfifo_v1_01_b
;rdpfifo_v2_00_a = rdpfifo_v2_00_a
;proc_utils_v1_00_a = proc_utils_v1_00_a
;wrpfifo_v1_01_b = wrpfifo_v1_01_b
;wrpfifo_v2_00_a = wrpfifo_v2_00_a
;util_reduced_logic_v1_00_a = util_reduced_logic_v1_00_a


secureip = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/secureip
unisim = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/unisim
unimacro = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/unimacro
unisims_ver = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/unisims_ver
unimacro_ver = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/unimacro_ver
simprim = /tp-fmr/simlib_x147_ms105c//simprim
simprims_ver = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/simprims_ver
xilinxcorelib = /tp-fmr/simlib_x147_ms105c//xilinxcorelib
xilinxcorelib_ver = /tp-fmr/simlib_x147_ms105c//xilinxcorelib_ver
uni9000_ver = /tp-fmr/simlib_x147_ms105c//uni9000_ver
cpld = /tp-fmr/simlib_x147_ms105c//cpld
cpld_ver = /tp-fmr/simlib_x147_ms105c//cpld_ver
edk = /tp-fmr/simlib_x147_ms105c//edk
cdn_axi3_master_bfm_wrap_v2_01_b = /tp-fmr/simlib_x147_ms105c//edk/cdn_axi3_master_bfm_wrap_v2_01_b
cdn_axi3_slave_bfm_wrap_v2_01_b = /tp-fmr/simlib_x147_ms105c//edk/cdn_axi3_slave_bfm_wrap_v2_01_b
cdn_axi4_lite_master_bfm_wrap_v2_01_b = /tp-fmr/simlib_x147_ms105c//edk/cdn_axi4_lite_master_bfm_wrap_v2_01_b
cdn_axi4_lite_slave_bfm_wrap_v2_01_b = /tp-fmr/simlib_x147_ms105c//edk/cdn_axi4_lite_slave_bfm_wrap_v2_01_b
cdn_axi4_master_bfm_wrap_v2_01_b = /tp-fmr/simlib_x147_ms105c//edk/cdn_axi4_master_bfm_wrap_v2_01_b
cdn_axi4_slave_bfm_wrap_v2_01_b = /tp-fmr/simlib_x147_ms105c//edk/cdn_axi4_slave_bfm_wrap_v2_01_b
cdn_axi4_streaming_master_bfm_wrap_v2_01_b = /tp-fmr/simlib_x147_ms105c//edk/cdn_axi4_streaming_master_bfm_wrap_v2_01_b
cdn_axi4_streaming_slave_bfm_wrap_v2_01_b = /tp-fmr/simlib_x147_ms105c//edk/cdn_axi4_streaming_slave_bfm_wrap_v2_01_b
proc_common_v3_00_a = /tp-fmr/simlib_x147_ms105c//edk/proc_common_v3_00_a
common_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/common_v1_00_a
apu_fpu_v3_10_a = /tp-fmr/simlib_x147_ms105c//edk/apu_fpu_v3_10_a
apu_fpu_virtex5_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/apu_fpu_virtex5_v1_01_a
lib_common_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/lib_common_v1_00_a
axi_lite_ipif_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_lite_ipif_v1_01_a
axi_sg_v3_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_sg_v3_00_a
axi_datamover_v4_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_datamover_v4_00_a
axi_sg_v4_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_sg_v4_00_a
axi_sg_v4_03_a = /tp-fmr/simlib_x147_ms105c//edk/axi_sg_v4_03_a
axi_datamover_v4_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_datamover_v4_01_a
axi_sg_v4_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_sg_v4_01_a
axi_sg_v4_02_a = /tp-fmr/simlib_x147_ms105c//edk/axi_sg_v4_02_a
axi_lite_ipif_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_lite_ipif_v1_00_a
axi_slave_burst_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_slave_burst_v1_00_a
emc_common_v5_00_a = /tp-fmr/simlib_x147_ms105c//edk/emc_common_v5_00_a
emc_common_v5_01_a = /tp-fmr/simlib_x147_ms105c//edk/emc_common_v5_01_a
emc_common_v5_02_a = /tp-fmr/simlib_x147_ms105c//edk/emc_common_v5_02_a
emc_common_v5_03_a = /tp-fmr/simlib_x147_ms105c//edk/emc_common_v5_03_a
emc_common_v5_03_b = /tp-fmr/simlib_x147_ms105c//edk/emc_common_v5_03_b
axi_enhanced_pcie_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_enhanced_pcie_v1_00_a
axi_enhanced_pcie_v1_02_a = /tp-fmr/simlib_x147_ms105c//edk/axi_enhanced_pcie_v1_02_a
axi_enhanced_pcie_v1_03_a = /tp-fmr/simlib_x147_ms105c//edk/axi_enhanced_pcie_v1_03_a
axi_enhanced_pcie_v1_04_a = /tp-fmr/simlib_x147_ms105c//edk/axi_enhanced_pcie_v1_04_a
lib_common_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/lib_common_v1_01_a
axi_ethernet_avb_wrap_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_avb_wrap_v1_01_a
axi_ethernet_avb_wrap_v2_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_avb_wrap_v2_01_a
axi_ethernet_avb_wrap_v3_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_avb_wrap_v3_00_a
axi_ethernet_pcs_pma_wrap_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_pcs_pma_wrap_v1_01_a
axi_ethernet_pcs_pma_wrap_v2_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_pcs_pma_wrap_v2_01_a
axi_ethernet_pcs_pma_wrap_v3_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_pcs_pma_wrap_v3_00_a
axi_ethernet_pcs_pma_wrap_v3_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_pcs_pma_wrap_v3_01_a
axi_ethernet_soft_temac_wrap_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_soft_temac_wrap_v1_01_a
axi_ethernet_soft_temac_wrap_v2_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_soft_temac_wrap_v2_00_a
axi_ethernet_soft_temac_wrap_v2_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_soft_temac_wrap_v2_01_a
axi_ethernet_soft_temac_wrap_v3_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_soft_temac_wrap_v3_00_a
axi_ethernet_soft_temac_wrap_v3_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_soft_temac_wrap_v3_01_a
axi_ethernet_stat_wrap_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_stat_wrap_v1_01_a
axi_ethernet_stat_wrap_v2_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_stat_wrap_v2_01_a
axi_ethernet_v3_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernet_v3_01_a
axi_ethernetlite_v1_01_b = /tp-fmr/simlib_x147_ms105c//edk/axi_ethernetlite_v1_01_b
interrupt_control_v2_01_a = /tp-fmr/simlib_x147_ms105c//edk/interrupt_control_v2_01_a
hwicap_v7_00_a = /tp-fmr/simlib_x147_ms105c//edk/hwicap_v7_00_a
axi_master_burst_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_master_burst_v1_00_a
axi_master_lite_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_master_lite_v1_00_a
axi_master_lite_v2_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_master_lite_v2_00_a
axi_pcie_mm_s_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_pcie_mm_s_v1_00_a
axi_pcie_mm_s_v1_02_a = /tp-fmr/simlib_x147_ms105c//edk/axi_pcie_mm_s_v1_02_a
axi_pcie_mm_s_v1_03_a = /tp-fmr/simlib_x147_ms105c//edk/axi_pcie_mm_s_v1_03_a
axi_pcie_mm_s_v1_04_a = /tp-fmr/simlib_x147_ms105c//edk/axi_pcie_mm_s_v1_04_a
axi_pcie_v1_05_a = /tp-fmr/simlib_x147_ms105c//edk/axi_pcie_v1_05_a
axi_pcie_v1_06_a = /tp-fmr/simlib_x147_ms105c//edk/axi_pcie_v1_06_a
axi_pcie_v1_07_a = /tp-fmr/simlib_x147_ms105c//edk/axi_pcie_v1_07_a
axi_pcie_v1_08_a = /tp-fmr/simlib_x147_ms105c//edk/axi_pcie_v1_08_a
axi_pcie_v1_09_a = /tp-fmr/simlib_x147_ms105c//edk/axi_pcie_v1_09_a
axi_protocol_checker_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_protocol_checker_v1_01_a
axi_s6_ddrx_v1_06_a = /tp-fmr/simlib_x147_ms105c//edk/axi_s6_ddrx_v1_06_a
axi_sg_v3_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_sg_v3_01_a
axi_slave_burst_v1_00_b = /tp-fmr/simlib_x147_ms105c//edk/axi_slave_burst_v1_00_b
sysace_common_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/sysace_common_v1_01_a
axi_sysace_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/axi_sysace_v1_01_a
axi_sysmon_adc_v2_00_a = /tp-fmr/simlib_x147_ms105c//edk/axi_sysmon_adc_v2_00_a
axi_v6_ddrx_v1_06_a = /tp-fmr/simlib_x147_ms105c//edk/axi_v6_ddrx_v1_06_a
block_plus_v1_10_a = /tp-fmr/simlib_x147_ms105c//edk/block_plus_v1_10_a
block_plus_v1_10_b = /tp-fmr/simlib_x147_ms105c//edk/block_plus_v1_10_b
block_plus_v1_12_a = /tp-fmr/simlib_x147_ms105c//edk/block_plus_v1_12_a
block_plus_v1_13_a = /tp-fmr/simlib_x147_ms105c//edk/block_plus_v1_13_a
chipscope_icon_v1_06_a = /tp-fmr/simlib_x147_ms105c//edk/chipscope_icon_v1_06_a
chipscope_ila_v1_05_a = /tp-fmr/simlib_x147_ms105c//edk/chipscope_ila_v1_05_a
chipscope_plbv46_iba_v1_03_a = /tp-fmr/simlib_x147_ms105c//edk/chipscope_plbv46_iba_v1_03_a
chipscope_vio_v1_05_a = /tp-fmr/simlib_x147_ms105c//edk/chipscope_vio_v1_05_a
clock_generator_v4_03_a = /tp-fmr/simlib_x147_ms105c//edk/clock_generator_v4_03_a
csum_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/csum_v1_00_a
dcm_module_v1_00_e = /tp-fmr/simlib_x147_ms105c//edk/dcm_module_v1_00_e
intc_core_v2_00_a = /tp-fmr/simlib_x147_ms105c//edk/intc_core_v2_00_a
dcr_intc_v2_00_a = /tp-fmr/simlib_x147_ms105c//edk/dcr_intc_v2_00_a
dcr_v29_v1_00_b = /tp-fmr/simlib_x147_ms105c//edk/dcr_v29_v1_00_b
dsbram_if_cntlr_v3_00_c = /tp-fmr/simlib_x147_ms105c//edk/dsbram_if_cntlr_v3_00_c
dsocm_v10_v2_00_b = /tp-fmr/simlib_x147_ms105c//edk/dsocm_v10_v2_00_b
emc_common_v2_00_a = /tp-fmr/simlib_x147_ms105c//edk/emc_common_v2_00_a
emc_common_v4_01_a = /tp-fmr/simlib_x147_ms105c//edk/emc_common_v4_01_a
eth_stat_wrap_v2_02_a = /tp-fmr/simlib_x147_ms105c//edk/eth_stat_wrap_v2_02_a
eth_stat_wrap_v2_03_a = /tp-fmr/simlib_x147_ms105c//edk/eth_stat_wrap_v2_03_a
fcb2fsl_bridge_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/fcb2fsl_bridge_v1_00_a
fcb_v10_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/fcb_v10_v1_00_a
fcb_v20_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/fcb_v20_v1_00_a
gig_ethernet_pcs_pma_v11_04_a = /tp-fmr/simlib_x147_ms105c//edk/gig_ethernet_pcs_pma_v11_04_a
gig_ethernet_pcs_pma_v11_05_a = /tp-fmr/simlib_x147_ms105c//edk/gig_ethernet_pcs_pma_v11_05_a
gmii_to_rgmii_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/gmii_to_rgmii_v1_00_a
gmii_to_rgmii_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/gmii_to_rgmii_v1_01_a
hwicap_v6_00_a = /tp-fmr/simlib_x147_ms105c//edk/hwicap_v6_00_a
hwicap_v6_01_a = /tp-fmr/simlib_x147_ms105c//edk/hwicap_v6_01_a
proc_common_v2_00_a = /tp-fmr/simlib_x147_ms105c//edk/proc_common_v2_00_a
interrupt_control_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/interrupt_control_v1_00_a
isbram_if_cntlr_v3_00_c = /tp-fmr/simlib_x147_ms105c//edk/isbram_if_cntlr_v3_00_c
isocm_v10_v2_00_b = /tp-fmr/simlib_x147_ms105c//edk/isocm_v10_v2_00_b
jtagppc_cntlr_v2_01_c = /tp-fmr/simlib_x147_ms105c//edk/jtagppc_cntlr_v2_01_c
plbv46_slave_single_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_slave_single_v1_01_a
plbv46_slave_burst_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_slave_burst_v1_01_a
mch_plbv46_slave_burst_v2_01_a = /tp-fmr/simlib_x147_ms105c//edk/mch_plbv46_slave_burst_v2_01_a
mgt_protector_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/mgt_protector_v1_00_a
mii_to_rmii_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/mii_to_rmii_v1_01_a
mmcm_module_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/mmcm_module_v1_00_a
mpmc_v6_06_a = /tp-fmr/simlib_x147_ms105c//edk/mpmc_v6_06_a
rdpfifo_v1_01_b = /tp-fmr/simlib_x147_ms105c//edk/rdpfifo_v1_01_b
wrpfifo_v1_01_b = /tp-fmr/simlib_x147_ms105c//edk/wrpfifo_v1_01_b
opb_ipif_v3_01_a = /tp-fmr/simlib_x147_ms105c//edk/opb_ipif_v3_01_a
plbv46_master_burst_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_master_burst_v1_01_a
pci_arbiter_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/pci_arbiter_v1_00_a
proc_common_v1_00_b = /tp-fmr/simlib_x147_ms105c//edk/proc_common_v1_00_b
plb_v46_v1_05_a = /tp-fmr/simlib_x147_ms105c//edk/plb_v46_v1_05_a
plbv46_axi_bridge_v2_01_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_axi_bridge_v2_01_a
plbv46_dcr_bridge_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_dcr_bridge_v1_01_a
plbv46_master_single_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_master_single_v1_01_a
plbv46_master_v1_03_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_master_v1_03_a
plbv46_master_v1_04_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_master_v1_04_a
wrpfifo_v5_00_a = /tp-fmr/simlib_x147_ms105c//edk/wrpfifo_v5_00_a
rdpfifo_v4_01_a = /tp-fmr/simlib_x147_ms105c//edk/rdpfifo_v4_01_a
plbv46_slave_v1_03_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_slave_v1_03_a
plbv46_slave_v1_05_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_slave_v1_05_a
plbv46_pci_v1_04_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_pci_v1_04_a
plbv46_slave_v1_04_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_slave_v1_04_a
virtex6_pcie_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/virtex6_pcie_v1_01_a
spartan6_pcie_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/spartan6_pcie_v1_01_a
virtex6_pcie_v1_02_a = /tp-fmr/simlib_x147_ms105c//edk/virtex6_pcie_v1_02_a
spartan6_pcie_v1_02_a = /tp-fmr/simlib_x147_ms105c//edk/spartan6_pcie_v1_02_a
virtex6_pcie_v1_04_a = /tp-fmr/simlib_x147_ms105c//edk/virtex6_pcie_v1_04_a
spartan6_pcie_v1_04_a = /tp-fmr/simlib_x147_ms105c//edk/spartan6_pcie_v1_04_a
virtex6_pcie_v1_05_a = /tp-fmr/simlib_x147_ms105c//edk/virtex6_pcie_v1_05_a
virtex6_pcie_v1_06_a = /tp-fmr/simlib_x147_ms105c//edk/virtex6_pcie_v1_06_a
plbv46_pcie_v4_07_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_pcie_v4_07_a
plbv46_slave_v1_02_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_slave_v1_02_a
wrpfifo_v5_01_a = /tp-fmr/simlib_x147_ms105c//edk/wrpfifo_v5_01_a
rdpfifo_v4_02_a = /tp-fmr/simlib_x147_ms105c//edk/rdpfifo_v4_02_a
plbv46_plbv46_bridge_v1_04_a = /tp-fmr/simlib_x147_ms105c//edk/plbv46_plbv46_bridge_v1_04_a
pll_module_v2_00_a = /tp-fmr/simlib_x147_ms105c//edk/pll_module_v2_00_a
ppc405_virtex4_v2_01_b = /tp-fmr/simlib_x147_ms105c//edk/ppc405_virtex4_v2_01_b
ppc440_virtex5_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/ppc440_virtex5_v1_01_a
ppc440mc_ddr2_v3_00_c = /tp-fmr/simlib_x147_ms105c//edk/ppc440mc_ddr2_v3_00_c
proc_utils_v1_00_a = /tp-fmr/simlib_x147_ms105c//edk/proc_utils_v1_00_a
processing_system7_v4_02_a = /tp-fmr/simlib_x147_ms105c//edk/processing_system7_v4_02_a
processing_system7_v4_03_a = /tp-fmr/simlib_x147_ms105c//edk/processing_system7_v4_03_a
soft_temac_wrap_v2_02_a = /tp-fmr/simlib_x147_ms105c//edk/soft_temac_wrap_v2_02_a
soft_temac_wrap_v2_03_a = /tp-fmr/simlib_x147_ms105c//edk/soft_temac_wrap_v2_03_a
spartan6_pcie_v1_03_a = /tp-fmr/simlib_x147_ms105c//edk/spartan6_pcie_v1_03_a
util_ds_buf_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/util_ds_buf_v1_01_a
v_axi4s_vid_out_v2_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_axi4s_vid_out_v2_01_a
v_tc_v5_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_tc_v5_01_a
v_ccm_v5_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_ccm_v5_01_a
v_cfa_v6_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_cfa_v6_01_a
v_cresample_v3_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_cresample_v3_01_a
v_deinterlacer_v3_00_a = /tp-fmr/simlib_x147_ms105c//edk/v_deinterlacer_v3_00_a
v_enhance_v6_00_a = /tp-fmr/simlib_x147_ms105c//edk/v_enhance_v6_00_a
v_gamma_v6_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_gamma_v6_01_a
v_ic_v3_00_a = /tp-fmr/simlib_x147_ms105c//edk/v_ic_v3_00_a
v_manr_v5_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_manr_v5_01_a
v_noise_v5_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_noise_v5_01_a
v_objseg_v3_00_a = /tp-fmr/simlib_x147_ms105c//edk/v_objseg_v3_00_a
v_osd_v5_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_osd_v5_01_a
v_rgb2ycrcb_v6_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_rgb2ycrcb_v6_01_a
v_scaler_v7_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_scaler_v7_01_a
v_spc_v6_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_spc_v6_01_a
v_stats_v5_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_stats_v5_01_a
v_tpg_v4_00_a = /tp-fmr/simlib_x147_ms105c//edk/v_tpg_v4_00_a
v_vid_in_axi4s_v2_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_vid_in_axi4s_v2_01_a
v_ycrcb2rgb_v6_01_a = /tp-fmr/simlib_x147_ms105c//edk/v_ycrcb2rgb_v6_01_a
virtex6_pcie_v1_03_a = /tp-fmr/simlib_x147_ms105c//edk/virtex6_pcie_v1_03_a
xps_bram_if_cntlr_v1_00_b = /tp-fmr/simlib_x147_ms105c//edk/xps_bram_if_cntlr_v1_00_b
xps_can_v3_01_a = /tp-fmr/simlib_x147_ms105c//edk/xps_can_v3_01_a
xps_central_dma_v2_03_a = /tp-fmr/simlib_x147_ms105c//edk/xps_central_dma_v2_03_a
xps_deltasigma_adc_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/xps_deltasigma_adc_v1_01_a
xps_deltasigma_dac_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/xps_deltasigma_dac_v1_01_a
xps_epc_v1_02_a = /tp-fmr/simlib_x147_ms105c//edk/xps_epc_v1_02_a
xps_ethernetlite_v4_00_a = /tp-fmr/simlib_x147_ms105c//edk/xps_ethernetlite_v4_00_a
xps_gpio_v2_00_a = /tp-fmr/simlib_x147_ms105c//edk/xps_gpio_v2_00_a
xps_hwicap_v5_01_a = /tp-fmr/simlib_x147_ms105c//edk/xps_hwicap_v5_01_a
xps_iic_v2_03_a = /tp-fmr/simlib_x147_ms105c//edk/xps_iic_v2_03_a
xps_spi_v2_02_a = /tp-fmr/simlib_x147_ms105c//edk/xps_spi_v2_02_a
xps_insystem_flash_v1_02_a = /tp-fmr/simlib_x147_ms105c//edk/xps_insystem_flash_v1_02_a
xps_intc_v2_01_a = /tp-fmr/simlib_x147_ms105c//edk/xps_intc_v2_01_a
xps_ll_fifo_v1_02_a = /tp-fmr/simlib_x147_ms105c//edk/xps_ll_fifo_v1_02_a
xps_ll_temac_v2_03_a = /tp-fmr/simlib_x147_ms105c//edk/xps_ll_temac_v2_03_a
xps_mch_emc_v3_01_a = /tp-fmr/simlib_x147_ms105c//edk/xps_mch_emc_v3_01_a
xps_ps2_v1_01_b = /tp-fmr/simlib_x147_ms105c//edk/xps_ps2_v1_01_b
xps_sysace_v1_01_a = /tp-fmr/simlib_x147_ms105c//edk/xps_sysace_v1_01_a
xps_sysmon_adc_v3_00_b = /tp-fmr/simlib_x147_ms105c//edk/xps_sysmon_adc_v3_00_b
xps_tft_v2_01_a = /tp-fmr/simlib_x147_ms105c//edk/xps_tft_v2_01_a
xps_timebase_wdt_v1_02_a = /tp-fmr/simlib_x147_ms105c//edk/xps_timebase_wdt_v1_02_a
xps_timer_v1_02_a = /tp-fmr/simlib_x147_ms105c//edk/xps_timer_v1_02_a
xps_uart16550_v3_00_a = /tp-fmr/simlib_x147_ms105c//edk/xps_uart16550_v3_00_a
xps_uartlite_v1_02_a = /tp-fmr/simlib_x147_ms105c//edk/xps_uartlite_v1_02_a
xps_usb2_device_v7_01_a = /tp-fmr/simlib_x147_ms105c//edk/xps_usb2_device_v7_01_a
lib_aes = ./lib_aes
lib_bench = ./lib_bench
unifast = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/unifast
unifast_ver = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/unifast_ver
xpm = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xpm
pc_cfr_v6_0_5 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/pc_cfr_v6_0_5
mii_to_rmii_v2_0_14 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/mii_to_rmii_v2_0_14
microblaze_v10_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/microblaze_v10_0_2
jtag_axi = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/jtag_axi
mipi_csi2_rx_ctrl_v1_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/mipi_csi2_rx_ctrl_v1_0_6
microblaze_v9_5_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/microblaze_v9_5_4
v_letterbox_v1_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_letterbox_v1_0_6
pci32_v5_0_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/pci32_v5_0_8
in_system_ibert_v1_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/in_system_ibert_v1_0_2
pc_cfr_v6_1_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/pc_cfr_v6_1_1
l_ethernet_v2_1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/l_ethernet_v2_1_0
v_tpg_v7_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_tpg_v7_0_6
v_pt4175_v1_0_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_pt4175_v1_0_1
ibert_lib_v1_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/ibert_lib_v1_0_3
vfb_v1_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/vfb_v1_0_6
xsdbm_v2_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xsdbm_v2_0_0
gtwizard_ultrascale_v1_5_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/gtwizard_ultrascale_v1_5_4
axi_pcie3_v3_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_pcie3_v3_0_2
hdcp22_cipher_v1_0_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/hdcp22_cipher_v1_0_1
timer_sync_1588_v1_2_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/timer_sync_1588_v1_2_4
v_smpte_sdi_v3_0_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_smpte_sdi_v3_0_8
ten_gig_eth_mac_v15_1_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/ten_gig_eth_mac_v15_1_2
lib_pkg_v1_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lib_pkg_v1_0_2
v_vscaler_v1_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_vscaler_v1_0_6
lut_buffer_v2_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lut_buffer_v2_0_0
v_dpt3190_v1_0_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_dpt3190_v1_0_1
xil_common_vip_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xil_common_vip_v1_0_0
v_st2059 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_st2059
util_idelay_ctrl_v1_0_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/util_idelay_ctrl_v1_0_1
blk_mem_gen_v8_2_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/blk_mem_gen_v8_2_6
fifo_generator_v13_1_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/fifo_generator_v13_1_4
lut_buffer_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lut_buffer_v1_0_0
cmac_usplus_v2_2_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/cmac_usplus_v2_2_0
v_pt3190_v1_0_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_pt3190_v1_0_1
xdma_v3_1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xdma_v3_1_0
v_frmbuf_rd_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_frmbuf_rd_v1_0_0
v_dpt4175_v1_0_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_dpt4175_v1_0_1
smartconnect_v1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/smartconnect_v1_0
pci64_v5_0_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/pci64_v5_0_8
blk_mem_gen_v8_3_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/blk_mem_gen_v8_3_6
xbip_utils_v3_0_7 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_utils_v3_0_7
jesd204c_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/jesd204c_v1_0_0
jesd204_v7_1_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/jesd204_v7_1_2
xsdbm_v3_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xsdbm_v3_0_0
sem_ultra_v3_1_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/sem_ultra_v3_1_3
xaui_v12_2_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xaui_v12_2_8
mipi_dsi_tx_ctrl_v1_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/mipi_dsi_tx_ctrl_v1_0_4
tcc_decoder_3gpplte_v3_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/tcc_decoder_3gpplte_v3_0_6
oddr_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/oddr_v1_0_0
v_hdmi_rx_v2_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_hdmi_rx_v2_0_0
v_hscaler_v1_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_hscaler_v1_0_6
generic_baseblocks_v2_1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/generic_baseblocks_v2_1_0
ltlib_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/ltlib_v1_0_0
util_vector_logic_v2_0_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/util_vector_logic_v2_0_1
axi_infrastructure_v1_1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_infrastructure_v1_1_0
iomodule_v3_1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/iomodule_v3_1_0
ahblite_axi_bridge_v3_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/ahblite_axi_bridge_v3_0_10
axis_protocol_checker_v1_1_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_protocol_checker_v1_1_12
xlslice_v1_0_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xlslice_v1_0_1
v_mix_v1_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_mix_v1_0_4
axi_amm_bridge_v1_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_amm_bridge_v1_0_2
bsip_v1_1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/bsip_v1_1_0
system_cache_v4_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/system_cache_v4_0_2
mipi_csi2_tx_ctrl_v1_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/mipi_csi2_tx_ctrl_v1_0_2
v_voip_packetizer56_v1_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_voip_packetizer56_v1_0_4
v_deinterlacer_v4_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_deinterlacer_v4_0_11
fit_timer_v2_0_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/fit_timer_v2_0_8
v_voip_framer_v1_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_voip_framer_v1_0_4
v_deinterlacer_v5_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_deinterlacer_v5_0_6
ten_gig_eth_pcs_pma_v6_0_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/ten_gig_eth_pcs_pma_v6_0_8
hdcp_v1_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/hdcp_v1_0_2
high_speed_selectio_wiz_v3_2_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/high_speed_selectio_wiz_v3_2_0
ecc_v2_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/ecc_v2_0_12
axis_infrastructure_v1_1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_infrastructure_v1_1_0
v_csc_v1_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_csc_v1_0_6
xhmc_v1_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xhmc_v1_0_2
axi_jtag_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_jtag_v1_0_0
emc_common_v3_0_5 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/emc_common_v3_0_5
v_smpte_uhdsdi_v1_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_smpte_uhdsdi_v1_0_4
fifo_generator_v12_0_5 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/fifo_generator_v12_0_5
gtwizard_ultrascale_v1_6_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/gtwizard_ultrascale_v1_6_6
cmac_v2_1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/cmac_v2_1_0
hdcp22_rng_v1_0_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/hdcp22_rng_v1_0_1
fifo_generator_v13_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/fifo_generator_v13_0_6
util_reduced_logic_v2_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/util_reduced_logic_v2_0_3
xxv_ethernet_v2_1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xxv_ethernet_v2_1_0
gigantic_mux = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/gigantic_mux
v_vcresampler_v1_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_vcresampler_v1_0_6
axi_ahblite_bridge_v3_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_ahblite_bridge_v3_0_10
v_hcresampler_v1_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_hcresampler_v1_0_6
xlconstant_v1_1_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xlconstant_v1_1_3
interlaken_v2_1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/interlaken_v2_1_0
gmii_to_rgmii_v4_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/gmii_to_rgmii_v4_0_4
vid_phy_controller_v2_0_5 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/vid_phy_controller_v2_0_5
v_hdmi_tx_v2_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_hdmi_tx_v2_0_0
tmr_manager_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/tmr_manager_v1_0_0
dist_mem_gen_v8_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/dist_mem_gen_v8_0_11
v_frmbuf_wr_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_frmbuf_wr_v1_0_0
sem_v4_1_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/sem_v4_1_8
gig_ethernet_pcs_pma_v16_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/gig_ethernet_pcs_pma_v16_0_2
mutex_v2_1_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/mutex_v2_1_8
lib_cdc_v1_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lib_cdc_v1_0_2
pl4_v13_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/pl4_v13_0_10
v_voip_depacketizer56_v1_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_voip_depacketizer56_v1_0_4
xbip_dsp48_wrapper_v3_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_dsp48_wrapper_v3_0_4
axi_lite_ipif_v3_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_lite_ipif_v3_0_4
tmr_inject_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/tmr_inject_v1_0_0
pcie_jtag_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/pcie_jtag_v1_0_0
xlconcat_v2_1_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xlconcat_v2_1_1
lmb_v10_v3_0_9 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lmb_v10_v3_0_9
tmr_voter_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/tmr_voter_v1_0_0
mipi_dphy_v3_1_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/mipi_dphy_v3_1_0
lmb_bram_if_cntlr_v4_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lmb_bram_if_cntlr_v4_0_11
lte_3gpp_mimo_encoder_v4_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lte_3gpp_mimo_encoder_v4_0_11
lib_srl_fifo_v1_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lib_srl_fifo_v1_0_2
axi_uartlite_v2_0_16 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_uartlite_v2_0_16
lib_fifo_v1_0_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lib_fifo_v1_0_8
axi_sg_v4_1_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_sg_v4_1_6
axi_datamover_v5_1_14 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_datamover_v5_1_14
axi_dma_v7_1_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_dma_v7_1_13
interrupt_control_v3_1_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/interrupt_control_v3_1_4
axi_gpio_v2_0_14 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_gpio_v2_0_14
lib_bmg_v1_0_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lib_bmg_v1_0_8
axi_traffic_gen_v2_0_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_traffic_gen_v2_0_13
axis_register_slice_v1_1_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_register_slice_v1_1_12
axis_subset_converter_v1_1_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_subset_converter_v1_1_12
v_tc_v6_1_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_tc_v6_1_10
v_gamma_v7_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_gamma_v7_0_12
axis_switch_v1_1_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_switch_v1_1_12
displayport_v7_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/displayport_v7_0_4
xbip_pipe_v3_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_pipe_v3_0_3
c_reg_fd_v12_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/c_reg_fd_v12_0_3
c_gate_bit_v12_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/c_gate_bit_v12_0_3
xbip_counter_v3_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_counter_v3_0_3
axis_dwidth_converter_v1_1_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_dwidth_converter_v1_1_11
axi_mm2s_mapper_v1_1_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_mm2s_mapper_v1_1_11
xbip_dsp48_multadd_v3_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_dsp48_multadd_v3_0_3
xbip_dsp48_addsub_v3_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_dsp48_addsub_v3_0_3
xbip_bram18k_v3_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_bram18k_v3_0_3
mult_gen_v12_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/mult_gen_v12_0_12
xbip_multadd_v3_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_multadd_v3_0_10
iomodule_v3_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/iomodule_v3_0
lmb_bram_if_cntlr_v4_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lmb_bram_if_cntlr_v4_0
lmb_v10_v3_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lmb_v10_v3_0
axi_lite_ipif_v3_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_lite_ipif_v3_0
mdm_v3_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/mdm_v3_2
microblaze_mcs_v2_3_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/microblaze_mcs_v2_3_6
axi_uart16550_v2_0_14 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_uart16550_v2_0_14
v_cresample_v4_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_cresample_v4_0_11
xbip_addsub_v3_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_addsub_v3_0_3
axi_usb2_device_v5_0_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_usb2_device_v5_0_13
axi_utils_v2_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_utils_v2_0_3
floating_point_v7_0_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/floating_point_v7_0_13
cmpy_v6_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/cmpy_v6_0_12
c_mux_bit_v12_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/c_mux_bit_v12_0_3
c_shift_ram_v12_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/c_shift_ram_v12_0_10
c_addsub_v12_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/c_addsub_v12_0_10
xfft_v7_2_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xfft_v7_2_4
axi_clock_converter_v2_1_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_clock_converter_v2_1_11
spdif_v2_0_15 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/spdif_v2_0_15
axi_timebase_wdt_v3_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_timebase_wdt_v3_0_4
cic_compiler_v4_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/cic_compiler_v4_0_11
c_counter_binary_v12_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/c_counter_binary_v12_0_10
c_compare_v12_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/c_compare_v12_0_3
g709_rs_encoder_v2_2_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/g709_rs_encoder_v2_2_3
c_mux_bus_v12_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/c_mux_bus_v12_0_3
rs_toolbox_v9_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/rs_toolbox_v9_0_3
g709_rs_decoder_v2_2_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/g709_rs_decoder_v2_2_4
srio_gen2_v4_0_7 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/srio_gen2_v4_0_7
axis_data_fifo_v1_1_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_data_fifo_v1_1_13
v_voip_decap_v1_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_voip_decap_v1_0_4
v_dual_splitter_v1_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_dual_splitter_v1_0_6
mdm_v3_2_9 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/mdm_v3_2_9
g975_efec_i7_v2_0_14 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/g975_efec_i7_v2_0_14
v_enhance_v8_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_enhance_v8_0_12
tmr_sem_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/tmr_sem_v1_0_0
tcc_encoder_3gpplte_v4_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/tcc_encoder_3gpplte_v4_0_12
convolution_v9_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/convolution_v9_0_11
axi_timer_v2_0_14 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_timer_v2_0_14
can_v5_0_15 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/can_v5_0_15
xbip_dsp48_acc_v3_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_dsp48_acc_v3_0_3
xbip_accum_v3_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_accum_v3_0_3
dds_compiler_v6_0_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/dds_compiler_v6_0_13
v_smpte2022_56_tx_v4_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_smpte2022_56_tx_v4_0_10
axi_vfifo_ctrl_v2_0_14 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_vfifo_ctrl_v2_0_14
axi_ethernet_buffer_v2_0_15 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_ethernet_buffer_v2_0_15
v_vid_in_axi4s_v4_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_vid_in_axi4s_v4_0_6
v_axi4s_vid_out_v4_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_axi4s_vid_out_v4_0_6
axi_quad_spi_v3_2_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_quad_spi_v3_2_11
flexo_100g_rs_fec_v1_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/flexo_100g_rs_fec_v1_0_2
tcc_decoder_3gppmm_v2_0_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/tcc_decoder_3gppmm_v2_0_13
lte_3gpp_mimo_decoder_v3_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lte_3gpp_mimo_decoder_v3_0_12
prc_v1_1_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/prc_v1_1_2
axi_ethernetlite_v3_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_ethernetlite_v3_0_10
axi_register_slice_v2_1_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_register_slice_v2_1_12
lte_dl_channel_encoder_v3_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lte_dl_channel_encoder_v3_0_12
xfft_v9_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xfft_v9_0_12
ieee802d3_25g_rs_fec_v1_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/ieee802d3_25g_rs_fec_v1_0_4
ieee802d3_50g_rs_fec_v1_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/ieee802d3_50g_rs_fec_v1_0_4
v_osd_v6_0_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_osd_v6_0_13
v_voip_fec_tx_v2_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_voip_fec_tx_v2_0_4
xbip_dsp48_multacc_v3_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_dsp48_multacc_v3_0_3
v_voip_fec_rx_v2_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_voip_fec_rx_v2_0_4
axi_protocol_checker_v1_1_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_protocol_checker_v1_1_13
xbip_dsp48_macro_v3_0_14 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_dsp48_macro_v3_0_14
axi_fifo_mm_s_v4_1_9 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_fifo_mm_s_v4_1_9
axis_combiner_v1_1_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_combiner_v1_1_11
axi_iic_v2_0_15 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_iic_v2_0_15
dft_v4_0_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/dft_v4_0_13
lte_fft_v2_0_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lte_fft_v2_0_13
fir_compiler_v7_2_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/fir_compiler_v7_2_8
xbip_dsp48_mult_v3_0_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xbip_dsp48_mult_v3_0_3
lte_rach_detector_v3_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lte_rach_detector_v3_0_0
v_tpg_v6_0_9 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_tpg_v6_0_9
axi_vip_v1_0_1 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_vip_v1_0_1
axi4svideo_bridge_v1_0_6 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi4svideo_bridge_v1_0_6
v_cfa_v7_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_cfa_v7_0_11
fir_compiler_v5_2_3 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/fir_compiler_v5_2_3
lte_rach_detector_v2_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lte_rach_detector_v2_0_12
pr_decoupler_v1_0_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/pr_decoupler_v1_0_4
axi_chip2chip_v4_3_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_chip2chip_v4_3_0
axi_cdma_v4_1_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_cdma_v4_1_12
c_accum_v12_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/c_accum_v12_0_10
axi_intc_v4_1_9 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_intc_v4_1_9
lte_ul_channel_decoder_v4_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lte_ul_channel_decoder_v4_0_12
tcc_encoder_3gpp_v5_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/tcc_encoder_3gpp_v5_0_11
axi_bram_ctrl_v4_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_bram_ctrl_v4_0_11
axis_broadcaster_v1_1_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_broadcaster_v1_1_12
fc32_rs_fec_v1_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/fc32_rs_fec_v1_0_2
cpri_v8_7_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/cpri_v8_7_2
v_smpte2022_12_rx_v2_0_9 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_smpte2022_12_rx_v2_0_9
rs_decoder_v9_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/rs_decoder_v9_0_12
floating_point_v7_1_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/floating_point_v7_1_4
cordic_v6_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/cordic_v6_0_11
g975_efec_i4_v1_0_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/g975_efec_i4_v1_0_13
axi_master_burst_v2_0_7 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_master_burst_v2_0_7
axi_tft_v2_0_16 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_tft_v2_0_16
axi_interconnect_v1_7_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_interconnect_v1_7_13
v_ycrcb2rgb_v7_1_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_ycrcb2rgb_v7_1_10
proc_sys_reset_v5_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/proc_sys_reset_v5_0_11
axis_interconnect_v1_1_14 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_interconnect_v1_1_14
axis_clock_converter_v1_1_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_clock_converter_v1_1_13
axi_apb_bridge_v3_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_apb_bridge_v3_0_10
axi_data_fifo_v2_1_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_data_fifo_v2_1_11
axi_protocol_converter_v2_1_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_protocol_converter_v2_1_12
axi_dwidth_converter_v2_1_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_dwidth_converter_v2_1_12
quadsgmii_v3_3_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/quadsgmii_v3_3_8
axi_epc_v2_0_15 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_epc_v2_0_15
axis_accelerator_adapter_v2_1_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axis_accelerator_adapter_v2_1_11
lte_pucch_receiver_v2_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lte_pucch_receiver_v2_0_11
xsdbs_v1_0_2 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/xsdbs_v1_0_2
rxaui_v4_3_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/rxaui_v4_3_8
ieee802d3_rs_fec_v1_0_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/ieee802d3_rs_fec_v1_0_8
axi_crossbar_v2_1_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_crossbar_v2_1_13
viterbi_v9_1_7 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/viterbi_v9_1_7
axi_hwicap_v3_0_16 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_hwicap_v3_0_16
duc_ddc_compiler_v3_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/duc_ddc_compiler_v3_0_11
tmr_comparator_v1_0_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/tmr_comparator_v1_0_0
mailbox_v2_1_7 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/mailbox_v2_1_7
canfd_v1_0_5 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/canfd_v1_0_5
g709_fec_v2_3_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/g709_fec_v2_3_0
v_rgb2ycrcb_v7_1_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_rgb2ycrcb_v7_1_10
v_ccm_v6_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_ccm_v6_0_12
rs_encoder_v9_0_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/rs_encoder_v9_0_11
tri_mode_ethernet_mac_v9_0_7 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/tri_mode_ethernet_mac_v9_0_7
v_smpte2022_12_tx_v2_0_9 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_smpte2022_12_tx_v2_0_9
videoaxi4s_bridge_v1_0_5 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/videoaxi4s_bridge_v1_0_5
sid_v8_0_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/sid_v8_0_10
v_smpte2022_56_rx_v5_0_8 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/v_smpte2022_56_rx_v5_0_8
axi_perf_mon_v5_0_14 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_perf_mon_v5_0_14
div_gen_v5_1_11 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/div_gen_v5_1_11
axi_pcie_v2_8_4 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_pcie_v2_8_4
axi_vdma_v6_3_0 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_vdma_v6_3_0
axi_mmu_v2_1_10 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_mmu_v2_1_10
lte_3gpp_channel_estimator_v2_0_13 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/lte_3gpp_channel_estimator_v2_0_13
axi_emc_v3_0_12 = /tp-fmr/sle-sse/simlib_vvd171-vsim105c/axi_emc_v3_0_12
xil_defaultlib = msim/xil_defaultlib
[vcom]
; VHDL93 variable selects language version as the default. 
; Default is VHDL-2002.
; Value of 0 or 1987 for VHDL-1987.
; Value of 1 or 1993 for VHDL-1993.
; Default or value of 2 or 2002 for VHDL-2002.
VHDL93 = 2002

; Show source line containing error. Default is off.
; Show_source = 1

; Turn off unbound-component warnings. Default is on.
; Show_Warning1 = 0

; Turn off process-without-a-wait-statement warnings. Default is on.
; Show_Warning2 = 0

; Turn off null-range warnings. Default is on.
; Show_Warning3 = 0

; Turn off no-space-in-time-literal warnings. Default is on.
; Show_Warning4 = 0

; Turn off multiple-drivers-on-unresolved-signal warnings. Default is on.
; Show_Warning5 = 0

; Turn off optimization for IEEE std_logic_1164 package. Default is on.
; Optimize_1164 = 0

; Turn on resolving of ambiguous function overloading in favor of the
; "explicit" function declaration (not the one automatically created by
; the compiler for each type declaration). Default is off.
; The .ini file has Explict enabled so that std_logic_signed/unsigned
; will match the behavior of synthesis tools.
Explicit = 1

; Turn off acceleration of the VITAL packages. Default is to accelerate.
; NoVital = 1

; Turn off VITAL compliance checking. Default is checking on.
; NoVitalCheck = 1

; Ignore VITAL compliance checking errors. Default is to not ignore.
; IgnoreVitalErrors = 1

; Turn off VITAL compliance checking warnings. Default is to show warnings.
; Show_VitalChecksWarnings = 0

; Turn off PSL assertion warning messges. Default is to show warnings.
; Show_PslChecksWarnings = 0

; Enable parsing of embedded PSL assertions. Default is enabled.
; EmbeddedPsl = 0

; Keep silent about case statement static warnings.
; Default is to give a warning.
; NoCaseStaticError = 1

; Keep silent about warnings caused by aggregates that are not locally static.
; Default is to give a warning.
; NoOthersStaticError = 1

; Treat as errors:
;   case statement static warnings
;   warnings caused by aggregates that are not locally static
; Overrides NoCaseStaticError, NoOthersStaticError settings.
; PedanticErrors = 1

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on some limited synthesis rule compliance checking. Checks only:
;    -- signals used (read) by a process must be in the sensitivity list
; CheckSynthesis = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Turns on lint-style checking.
; Show_Lint = 1

; Require the user to specify a configuration for all bindings,
; and do not generate a compile time default binding for the
; component. This will result in an elaboration error of
; 'component not bound' if the user fails to do so. Avoids the rare
; issue of a false dependency upon the unused default binding.
; RequireConfigForAllDefaultBinding = 1

; Peform default binding at compile time.
; Default is to do default binding at load time.
; BindAtCompile=1;

; Inhibit range checking on subscripts of arrays. Range checking on
; scalars defined with subtypes is inhibited by default.
; NoIndexCheck = 1

; Inhibit range checks on all (implicit and explicit) assignments to
; scalar objects defined with subtypes.
; NoRangeCheck = 1

[vlog]

; Turn off inclusion of debugging info within design units.
; Default is to include debugging info.
; NoDebug = 1

; Turn on `protect compiler directive processing.
; Default is to ignore `protect directives.
; Protect = 1

; Turn off "Loading..." messages. Default is messages on.
; Quiet = 1

; Turn on Verilog hazard checking (order-dependent accessing of global vars).
; Default is off.
; Hazard = 1

; Turn on converting regular Verilog identifiers to uppercase. Allows case
; insensitivity for module names. Default is no conversion.
; UpCase = 1

; Activate optimizations on expressions that do not involve signals,
; waits, or function/procedure/task invocations. Default is off.
; ScalarOpts = 1

; Turns on lint-style checking.
; Show_Lint = 1

; Show source line containing error. Default is off.
; Show_source = 1

; Turn on bad option warning. Default is off.
; Show_BadOptionWarning = 1

; Revert back to IEEE 1364-1995 syntax, default is 0 (off).
vlog95compat = 0

; Turn off PSL warning messges. Default is to show warnings.
; Show_PslChecksWarnings = 0

; Enable parsing of embedded PSL assertions. Default is enabled.
; EmbeddedPsl = 0

; Set the threshold for automatically identifying sparse Verilog memories.
; A memory with depth equal to or more than the sparse memory threshold gets
; marked as sparse automatically, unless specified otherwise in source code.
; The default is 0 (i.e. no memory is automatically given sparse status)
; SparseMemThreshold = 1048576 

; Set the maximum number of iterations permitted for a generate loop.
; Restricting this permits the implementation to recognize infinite
; generate loops.
; GenerateLoopIterationMax = 100000

; Set the maximum depth permitted for a recursive generate instantiation.
; Restricting this permits the implementation to recognize infinite
; recursions.
; GenerateRecursionDepthMax = 200


[sccom]
; Enable use of SCV include files and library.  Default is off.
; UseScv = 1

; Add C++ compiler options to the sccom command line by using this variable.
; CppOptions = -g

; Use custom C++ compiler located at this path rather than ModelSim default.
; The path should point directly at a compiler executable.
; CppPath = /usr/bin/g++

; Enable verbose messages from sccom.  Default is off.
; SccomVerbose = 1

; sccom logfile.  Default is no logfile.
; SccomLogfile = sccom.log

; Enable use of SC_MS include files and library.  Default is off.
; UseScMs = 1

[vsim]

; vopt flow
; Set to turn on automatic optimization of a design.
; Default is off (pre-6.0 flow without vopt).
; VoptFlow = 1

; Simulator resolution
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
Resolution = fs
; Resolution = ps

; User time unit for run commands
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
; unit specified for Resolution. For example, if Resolution is 100ps,
; then UserTimeUnit defaults to ps.
; Should generally be set to default.
UserTimeUnit = default

; Default run length
RunLength = 100

; Maximum iterations that can be run without advancing simulation time
IterationLimit = 5000

; Contol PSL Assume during simulation
; Set SimulateAssumeDirectives = 0 to disable assume being simulated as asserts
; Set SimulateAssumeDirectives = 1 to enable assume simulation as asserts
; SimulateAssumeDirectives = 1 

; Directives to license manager can be set either as single value or as
; space separated multi-values:
; vhdl          Immediately reserve a VHDL license
; vlog          Immediately reserve a Verilog license
; plus          Immediately reserve a VHDL and Verilog license
; nomgc         Do not look for Mentor Graphics Licenses
; nomti         Do not look for Model Technology Licenses
; noqueue       Do not wait in the license queue when a license is not available
; viewsim       Try for viewer license but accept simulator license(s) instead
;               of queuing for viewer license (PE ONLY)
; Single value:
; License = plus
; Multi-value:
; License = noqueue plus

; Stop the simulator after a VHDL assertion message
; 0 = Note  1 = Warning  2 = Error  3 = Failure  4 = Fatal
BreakOnAssertion = 3

; VHDL assertion Message Format
; %S - Severity Level 
; %R - Report Message
; %T - Time of assertion
; %D - Delta
; %I - Instance or Region pathname (if available)
; %i - Instance pathname with process
; %O - Process name
; %K - Kind of object path is to return: Instance, Signal, Process or Unknown
; %P - Instance or Region path without leaf process
; %F - File
; %L - Line number of assertion or, if assertion is in a subprogram, line
;      from which the call is made
; %% - Print '%' character
; If specific format for assertion level is defined, use its format.
; If specific format is not define for assertion level, use AssertionFormatBreak
; if assertion triggers a breakpoint (controlled by BreakOnAssertion level),
; otherwise use AssertionFormat.
;
; AssertionFormat = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; AssertionFormatBreak   = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; AssertionFormatNote    = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; AssertionFormatWarning = "** %S: %R\n   Time: %T  Iteration: %D%I\n"
; AssertionFormatError   = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; AssertionFormatFail    = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"
; AssertionFormatFatal  = "** %S: %R\n   Time: %T  Iteration: %D  %K: %i File: %F\n"

; Assertion File - alternate file for storing VHDL/PSL assertion messages
; AssertFile = assert.log

; Default radix for all windows and commands.
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
DefaultRadix = symbolic

; VSIM Startup command
; Startup = do startup.do

; File for saving command transcript
TranscriptFile = transcript

; File for saving command history
; CommandHistory = cmdhist.log

; Specify whether paths in simulator commands should be described
; in VHDL or Verilog format.
; For VHDL, PathSeparator = /
; For Verilog, PathSeparator = .
; Must not be the same character as DatasetSeparator.
; PathSeparator = /

; Specify the dataset separator for fully rooted contexts.
; The default is ':'. For example: sim:/top
; Must not be the same character as PathSeparator.
DatasetSeparator = :

; Disable VHDL assertion messages
; IgnoreNote = 1
; IgnoreWarning = 1
; IgnoreError = 1
; IgnoreFailure = 1

; Default force kind. May be freeze, drive, or deposit
; or in other terms, fixed, wired, or charged.
; DefaultForceKind = freeze

; If zero, open files when elaborated; otherwise, open files on
; first read or write.  Default is 0.
; DelayFileOpen = 1

; Control VHDL files opened for write.
;   0 = Buffered, 1 = Unbuffered
UnbufferedOutput = 0

; Control the number of VHDL files open concurrently.
; This number should always be less than the current ulimit
; setting for max file descriptors.
;   0 = unlimited
ConcurrentFileLimit = 40

; Control the number of hierarchical regions displayed as
; part of a signal name shown in the Wave window.
; A value of zero tells VSIM to display the full name.
; The default is 0.
; WaveSignalNameWidth = 0

; Turn off warnings from the std_logic_arith, std_logic_unsigned
; and std_logic_signed packages.
; StdArithNoWarnings = 1

; Turn off warnings from the IEEE numeric_std and numeric_bit packages.
; NumericStdNoWarnings = 1

; Control the format of a generate statement label. Do not quote it.
; GenerateFormat = %s__%d

; Specify whether checkpoint files should be compressed.
; The default is 1 (compressed).
; CheckpointCompressMode = 0

; List of dynamically loaded objects for Verilog PLI applications
; Veriuser = $LMC_HOME/lib/linux.lib/swiftpli_mti.so;;$DENALI/mtipli.so
;;;Veriuser = $LMC_HOME/lib/x86_linux.lib/swiftpli_mti.so

; Specify default options for the restart command. Options can be one
; or more of: -force -nobreakpoint -nolist -nolog -nowave -noassertions
; DefaultRestartOptions = -force

; HP-UX 10.20 ONLY - Enable memory locking to speed up large designs
; (> 500 megabyte memory footprint). Default is disabled.
; Specify number of megabytes to lock.
; LockedMemory = 1000

; HP-UX 11.00 ONLY - Use /usr/lib/libCsup_v2.sl for shared object loading.
; This is necessary when C++ files have been compiled with aCC's -AA option.
; The default behavior is to use /usr/lib/libCsup.sl.
; UseCsupV2 = 1

; Turn on (1) or off (0) WLF file compression.
; The default is 1 (compress WLF file).
; WLFCompress = 0

; Specify whether to save all design hierarchy (1) in the WLF file
; or only regions containing logged signals (0).
; The default is 0 (log only regions with logged signals).
; WLFSaveAllRegions = 1

; WLF file time limit.  Limit WLF file by time, as closely as possible,
; to the specified amount of simulation time.  When the limit is exceeded
; the earliest times get truncated from the file.
; If both time and size limits are specified the most restrictive is used.
; UserTimeUnits are used if time units are not specified.
; The default is 0 (no limit).  Example: WLFTimeLimit = {100 ms}
; WLFTimeLimit = 0

; WLF file size limit.  Limit WLF file size, as closely as possible,
; to the specified number of megabytes.  If both time and size limits
; are specified then the most restrictive is used.
; The default is 0 (no limit).
; WLFSizeLimit = 1000

; Specify whether or not a WLF file should be deleted when the
; simulation ends.  A value of 1 will cause the WLF file to be deleted.
; The default is 0 (do not delete WLF file when simulation ends).
; WLFDeleteOnQuit = 1

; Specify whether or not a WLF file should be optimized during 
; simulation.  If set to 0, the WLF file will not be optimized.
; The default is 1, optimize the WLF file.
; WLFOptimize = 0

; Specify the name of the WLF file.
; The default is vsim.wlf
; WLFFilename = vsim.wlf

; Specify the WLF file event collapse mode.
; 0 = Preserve all events and event order. (same as -wlfnocollapse)
; 1 = Only record values of logged objects at the end of a simulator iteration. 
;     (same as -wlfcollapsedelta)
; 2 = Only record values of logged objects at the end of a simulator time step. 
;     (same as -wlfcollapsetime)
; The default is 1.
; WLFCollapseMode = 0

; Specify whether or not integer arrays will appear as memories.
; The default is 1 (display integer arrays as memories).
; ShowIntMem = 0

; Specify whether or not enumerated type arrays (other than std_logic-based)
; will appear as memories.
; The default is 1 (display enumerated type arrays as memories).
; ShowEnumMem = 0

; Specify whether or not arrays of 3 or more dimensions will appear as memories.
; The default is 1 (display 3D+ type arrays as memories).
; Show3DMem = 0

; Turn on/off undebuggable SystemC type warnings. Default is on.
; ShowUndebuggableScTypeWarning = 0

; Turn on/off unassociated SystemC name warnings. Default is off.
; ShowUnassociatedScNameWarning = 1

; Turn on/off PSL assertion pass enable. Default is off.
; AssertionPassEnable = 1

; Turn on/off PSL assertion fail enable. Default is on.
; AssertionFailEnable = 0

; Set PSL assertion pass limit. Default is 1.
; Any positive integer, -1 for infinity.
; AssertionPassLimit = -1

; Set PSL assertion fail limit. Default is 1.
; Any positive integer, -1 for infinity.
; AssertionFailLimit = -1

; Turn on/off PSL assertion pass log. Default is on.
; AssertionPassLog = 0

; Turn on/off PSL assertion fail log. Default is on.
; AssertionFailLog = 0

; Set action type for PSL assertion fail action. Default is continue.
; 0 = Continue  1 = Break  2 = Exit
; AssertionFailAction = 1

; Turn on/off all PSL cover directive enables.  Default is on.
; CoverEnable = 0

; Turn on/off PSL cover log.  Default is off.
; CoverLog = 1

; Set "at_least" value for all PSL cover directives.  Default is 1.
; CoverAtLeast = 2

; Set weight for all PSL cover directives.  Default is 1.
; CoverWeight = 2

; Check vsim plusargs.  Default is 0 (off).
; 0 = Don't check plusargs
; 1 = Warning on unrecognized plusarg
; 2 = Error and exit on unrecognized plusarg
; CheckPlusargs = 1

; Load the specified shared objects with the RTLD_GLOBAL flag.
; This gives global visibility to all symbols in the shared objects,
; meaning that subsequently loaded shared objects can bind to symbols
; in the global shared objects.  The list of shared objects should
; be whitespace delimited.  This option is not supported on the
; Windows or AIX platforms.
; GlobalSharedObjectList = example1.so example2.so example3.so

[lmc]
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software
libsm = $MODEL_TECH/libsm.sl
;libsm = /mentor/modelsim5.8/modeltech/sunos5/libsm.sl
; ModelSim's interface to Logic Modeling's SmartModel SWIFT software (Windows NT)
; libsm = $MODEL_TECH/libsm.dll
;  Logic Modeling's SmartModel SWIFT software (HP 9000 Series 700)
; libswift = $LMC_HOME/lib/linux.lib/libswift.so
;  Logic Modeling's SmartModel SWIFT software (IBM RISC System/6000)
; libswift = $LMC_HOME/lib/ibmrs.lib/swift.o
;  Logic Modeling's SmartModel SWIFT software (Sun4 Solaris)
; libswift = $LMC_HOME/lib/sun4Solaris.lib/libswift.so
;  Logic Modeling's SmartModel SWIFT software (Windows NT)
; libswift = $LMC_HOME/lib/pcnt.lib/libswift.dll
;  Logic Modeling's SmartModel SWIFT software (Linux)
;;;libswift = $LMC_HOME/lib/x86_linux.lib/libswift.so

; ModelSim's interface to Logic Modeling's hardware modeler SFI software
libhm = $MODEL_TECH/libhm.sl
; ModelSim's interface to Logic Modeling's hardware modeler SFI software (Windows NT)
; libhm = $MODEL_TECH/libhm.dll
;  Logic Modeling's hardware modeler SFI software (HP 9000 Series 700)
; libsfi = <sfi_dir>/lib/hp700/libsfi.sl
;  Logic Modeling's hardware modeler SFI software (IBM RISC System/6000)
; libsfi = <sfi_dir>/lib/rs6000/libsfi.a
;  Logic Modeling's hardware modeler SFI software (Sun4 Solaris)
; libsfi = <sfi_dir>/lib/sun4.solaris/libsfi.so
;  Logic Modeling's hardware modeler SFI software (Windows NT)
; libsfi = <sfi_dir>/lib/pcnt/lm_sfi.dll
;  Logic Modeling's hardware modeler SFI software (Linux)
; libsfi = <sfi_dir>/lib/linux/libsfi.so

[msg_system]
; Change a message severity or suppress a message.
; The format is: <msg directive> = <msg number>[,<msg number>...]
; Examples:
;   note = 3009
;   warning = 3033
;   error = 3010,3016
;   suppress = 3009,3016,3043
; The command verror <msg number> can be used to get the complete
; description of a message.





