{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695924363046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695924363053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 15:06:02 2023 " "Processing started: Thu Sep 28 15:06:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695924363053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924363053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_03 -c lab_03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_03 -c lab_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924363053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695924363144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695924363144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Timing_Reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Timing_Reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368531 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924368531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_HEX_7SEG_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_HEX_7SEG_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch " "Found design unit 1: conv_HEX_7SEG_v-conv_HEX_7SEG_v_arch" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/conv_HEX_7SEG_v.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368532 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_HEX_7SEG_v " "Found entity 1: conv_HEX_7SEG_v" {  } { { "conv_HEX_7SEG_v.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/conv_HEX_7SEG_v.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924368532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1bit-mux1bit_arch " "Found design unit 1: mux1bit-mux1bit_arch" {  } { { "mux1bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/mux1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368532 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1bit " "Found entity 1: mux1bit" {  } { { "mux1bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/mux1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924368532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PISOreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PISOreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISOreg-PISOreg_arch " "Found design unit 1: PISOreg-PISOreg_arch" {  } { { "PISOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOreg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368532 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISOreg " "Found entity 1: PISOreg" {  } { { "PISOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924368532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countMOD8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countMOD8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countMOD8-countMOD8_arch " "Found design unit 1: countMOD8-countMOD8_arch" {  } { { "countMOD8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/countMOD8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368533 ""} { "Info" "ISGN_ENTITY_NAME" "1 countMOD8 " "Found entity 1: countMOD8" {  } { { "countMOD8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/countMOD8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924368533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIPOreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SIPOreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIPOreg-SIPOreg_arch " "Found design unit 1: SIPOreg-SIPOreg_arch" {  } { { "SIPOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/SIPOreg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368533 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIPOreg " "Found entity 1: SIPOreg" {  } { { "SIPOreg.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/SIPOreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924368533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PISOtoSIPOmod8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PISOtoSIPOmod8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISOtoSIPOmod8-PISOtoSIPOmod8_arch " "Found design unit 1: PISOtoSIPOmod8-PISOtoSIPOmod8_arch" {  } { { "PISOtoSIPOmod8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368534 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISOtoSIPOmod8 " "Found entity 1: PISOtoSIPOmod8" {  } { { "PISOtoSIPOmod8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924368534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8bit-reg8bit_arch " "Found design unit 1: reg8bit-reg8bit_arch" {  } { { "reg8bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/reg8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368534 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg8bit " "Found entity 1: reg8bit" {  } { { "reg8bit.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/reg8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924368534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PISOtoSIPOmod8dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PISOtoSIPOmod8dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PISOtoSIPOmod8dec-PISOtoSIPOmod8dec_arch " "Found design unit 1: PISOtoSIPOmod8dec-PISOtoSIPOmod8dec_arch" {  } { { "PISOtoSIPOmod8dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8dec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368534 ""} { "Info" "ISGN_ENTITY_NAME" "1 PISOtoSIPOmod8dec " "Found entity 1: PISOtoSIPOmod8dec" {  } { { "PISOtoSIPOmod8dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8dec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695924368534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924368534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PISOtoSIPOmod8dec " "Elaborating entity \"PISOtoSIPOmod8dec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695924368569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISOtoSIPOmod8 PISOtoSIPOmod8:aa0 " "Elaborating entity \"PISOtoSIPOmod8\" for hierarchy \"PISOtoSIPOmod8:aa0\"" {  } { { "PISOtoSIPOmod8dec.vhd" "aa0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8dec.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695924368575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISOreg PISOtoSIPOmod8:aa0\|PISOreg:piso00 " "Elaborating entity \"PISOreg\" for hierarchy \"PISOtoSIPOmod8:aa0\|PISOreg:piso00\"" {  } { { "PISOtoSIPOmod8.vhd" "piso00" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695924368578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPOreg PISOtoSIPOmod8:aa0\|SIPOreg:sipo00 " "Elaborating entity \"SIPOreg\" for hierarchy \"PISOtoSIPOmod8:aa0\|SIPOreg:sipo00\"" {  } { { "PISOtoSIPOmod8.vhd" "sipo00" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695924368579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countMOD8 PISOtoSIPOmod8:aa0\|countMOD8:count00 " "Elaborating entity \"countMOD8\" for hierarchy \"PISOtoSIPOmod8:aa0\|countMOD8:count00\"" {  } { { "PISOtoSIPOmod8.vhd" "count00" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695924368579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8bit PISOtoSIPOmod8:aa0\|reg8bit:regin " "Elaborating entity \"reg8bit\" for hierarchy \"PISOtoSIPOmod8:aa0\|reg8bit:regin\"" {  } { { "PISOtoSIPOmod8.vhd" "regin" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695924368580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:tr0 " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:tr0\"" {  } { { "PISOtoSIPOmod8dec.vhd" "tr0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8dec.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695924368580 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1695924368581 "|PISOtoSIPOmod8dec|Timing_Reference:tr0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_HEX_7SEG_v conv_HEX_7SEG_v:decA0 " "Elaborating entity \"conv_HEX_7SEG_v\" for hierarchy \"conv_HEX_7SEG_v:decA0\"" {  } { { "PISOtoSIPOmod8dec.vhd" "decA0" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8dec.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695924368581 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PISOtoSIPOmod8:aa0\|dff01 PISOtoSIPOmod8:aa0\|dff01~_emulated PISOtoSIPOmod8:aa0\|dff01~1 " "Register \"PISOtoSIPOmod8:aa0\|dff01\" is converted into an equivalent circuit using register \"PISOtoSIPOmod8:aa0\|dff01~_emulated\" and latch \"PISOtoSIPOmod8:aa0\|dff01~1\"" {  } { { "PISOtoSIPOmod8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8.vhd" 107 0 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1695924368902 "|PISOtoSIPOmod8dec|PISOtoSIPOmod8:aa0|dff01"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1695924368902 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A0_out\[7\] VCC " "Pin \"A0_out\[7\]\" is stuck at VCC" {  } { { "PISOtoSIPOmod8dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8dec.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695924368933 "|PISOtoSIPOmod8dec|A0_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1_out\[7\] VCC " "Pin \"A1_out\[7\]\" is stuck at VCC" {  } { { "PISOtoSIPOmod8dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8dec.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695924368933 "|PISOtoSIPOmod8dec|A1_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B0_out\[7\] VCC " "Pin \"B0_out\[7\]\" is stuck at VCC" {  } { { "PISOtoSIPOmod8dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8dec.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695924368933 "|PISOtoSIPOmod8dec|B0_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1_out\[7\] VCC " "Pin \"B1_out\[7\]\" is stuck at VCC" {  } { { "PISOtoSIPOmod8dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8dec.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695924368933 "|PISOtoSIPOmod8dec|B1_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695924368933 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695924368985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695924369212 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695924369212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "176 " "Implemented 176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695924369229 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695924369229 ""} { "Info" "ICUT_CUT_TM_LCELLS" "124 " "Implemented 124 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695924369229 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695924369229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1039 " "Peak virtual memory: 1039 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695924369232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 15:06:09 2023 " "Processing ended: Thu Sep 28 15:06:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695924369232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695924369232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695924369232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695924369232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1695924370147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695924370147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 15:06:09 2023 " "Processing started: Thu Sep 28 15:06:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695924370147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695924370147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab_03 -c lab_03 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab_03 -c lab_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695924370147 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695924370163 ""}
{ "Info" "0" "" "Project  = lab_03" {  } {  } 0 0 "Project  = lab_03" 0 0 "Fitter" 0 0 1695924370163 ""}
{ "Info" "0" "" "Revision = lab_03" {  } {  } 0 0 "Revision = lab_03" 0 0 "Fitter" 0 0 1695924370163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695924370205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695924370205 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab_03 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"lab_03\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695924370228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695924370261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695924370261 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695924370431 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695924370435 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695924370474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695924370474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695924370474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695924370474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695924370474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695924370474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695924370474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695924370474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695924370474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695924370474 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695924370474 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695924370474 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695924370477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695924370477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695924370477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695924370477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695924370477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695924370477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695924370477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/ehg2004/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1695924370477 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695924370477 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1695924370477 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1695924370477 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1695924370477 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1695924370477 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695924370478 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 52 " "No exact pin location assignment(s) for 8 pins of 52 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1695924370598 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1695924370974 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_03.sdc " "Synopsys Design Constraints File file not found: 'lab_03.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695924370975 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695924370975 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1695924370976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1695924370977 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1695924370977 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695924370993 ""}  } { { "PISOtoSIPOmod8dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8dec.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695924370993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Timing_Reference:tr0\|tmp  " "Automatically promoted node Timing_Reference:tr0\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695924370993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Timing_Reference:tr0\|tmp~0 " "Destination node Timing_Reference:tr0\|tmp~0" {  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/Timing_Reference.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695924370993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISOtoSIPOmod8:aa0\|ct_in " "Destination node PISOtoSIPOmod8:aa0\|ct_in" {  } { { "PISOtoSIPOmod8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8.vhd" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695924370993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_led~output " "Destination node clk_led~output" {  } { { "PISOtoSIPOmod8dec.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8dec.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695924370993 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695924370993 ""}  } { { "Timing_Reference.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/Timing_Reference.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695924370993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "Automatically promoted node PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1695924370993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISOtoSIPOmod8:aa0\|dff01~_emulated " "Destination node PISOtoSIPOmod8:aa0\|dff01~_emulated" {  } { { "PISOtoSIPOmod8.vhd" "" { Text "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/PISOtoSIPOmod8.vhd" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695924370993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00~0 " "Destination node PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00~0" {  } { { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1695924370993 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1695924370993 ""}  } { { "temporary_test_loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695924370993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695924371321 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695924371321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695924371322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695924371323 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695924371323 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1695924371324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1695924371324 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695924371324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695924371337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1695924371338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695924371338 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1695924371345 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1695924371345 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1695924371345 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695924371346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695924371346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695924371346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695924371346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695924371346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695924371346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 19 41 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695924371346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 25 27 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695924371346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695924371346 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1695924371346 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1695924371346 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695924371387 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695924371389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695924372231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695924372292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695924372306 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695924373608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695924373608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695924373906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695924374616 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695924374616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695924374840 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695924374840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695924374841 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695924374932 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695924374936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695924375111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695924375111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695924375338 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695924375800 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ehg2004/intelFPGA_lite/projects/lab_03_01/output_files/lab_03.fit.smsg " "Generated suppressed messages file /home/ehg2004/intelFPGA_lite/projects/lab_03_01/output_files/lab_03.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695924375891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2397 " "Peak virtual memory: 2397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695924376073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 15:06:16 2023 " "Processing ended: Thu Sep 28 15:06:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695924376073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695924376073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695924376073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695924376073 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695924376476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695924376476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 15:06:16 2023 " "Processing started: Thu Sep 28 15:06:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695924376476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695924376476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab_03 -c lab_03 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab_03 -c lab_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695924376476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1695924376571 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695924377782 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695924377821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695924378486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 15:06:18 2023 " "Processing ended: Thu Sep 28 15:06:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695924378486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695924378486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695924378486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695924378486 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695924379110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695924379408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695924379408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 15:06:19 2023 " "Processing started: Thu Sep 28 15:06:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695924379408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1695924379408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab_03 -c lab_03 " "Command: quartus_sta lab_03 -c lab_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1695924379408 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1695924379426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1695924379473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1695924379473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924379508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924379508 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1695924379720 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab_03.sdc " "Synopsys Design Constraints File file not found: 'lab_03.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1695924379726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924379726 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695924379727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PB0 PB0 " "create_clock -period 1.000 -name PB0 PB0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695924379727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " "create_clock -period 1.000 -name PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695924379727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Timing_Reference:tr0\|tmp Timing_Reference:tr0\|tmp " "create_clock -period 1.000 -name Timing_Reference:tr0\|tmp Timing_Reference:tr0\|tmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695924379727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 " "create_clock -period 1.000 -name PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695924379727 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 " "create_clock -period 1.000 -name PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1695924379727 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695924379727 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1695924379728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695924379729 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1695924379730 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1695924379733 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1695924379735 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695924379736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.543 " "Worst-case setup slack is -4.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.543             -68.236 clk  " "   -4.543             -68.236 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.243              -9.582 Timing_Reference:tr0\|tmp  " "   -2.243              -9.582 Timing_Reference:tr0\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555              -0.555 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00  " "   -0.555              -0.555 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -0.508 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00  " "   -0.508              -0.508 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426              -0.426 PB0  " "   -0.426              -0.426 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185              -1.390 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "   -0.185              -1.390 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924379737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 PB0  " "    0.340               0.000 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Timing_Reference:tr0\|tmp  " "    0.430               0.000 Timing_Reference:tr0\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00  " "    0.595               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "    0.613               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 clk  " "    0.646               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.727               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00  " "    0.727               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924379738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.073 " "Worst-case recovery slack is -2.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.073              -2.073 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "   -2.073              -2.073 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924379739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.260 " "Worst-case removal slack is 2.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.260               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "    2.260               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924379739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.299 clk  " "   -3.000             -49.299 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.627 PB0  " "   -3.000             -15.627 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -23.851 Timing_Reference:tr0\|tmp  " "   -1.403             -23.851 Timing_Reference:tr0\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "   -1.403             -12.627 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00  " "   -1.403              -1.403 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00  " "   -1.403              -1.403 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924379740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924379740 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695924379747 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695924379747 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695924379749 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1695924379766 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1695924380116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695924380145 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695924380147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.145 " "Worst-case setup slack is -4.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.145             -58.836 clk  " "   -4.145             -58.836 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.993              -8.268 Timing_Reference:tr0\|tmp  " "   -1.993              -8.268 Timing_Reference:tr0\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.481              -0.481 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00  " "   -0.481              -0.481 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444              -0.444 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00  " "   -0.444              -0.444 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229              -0.229 PB0  " "   -0.229              -0.229 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.519 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "   -0.075              -0.519 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924380147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.183 " "Worst-case hold slack is 0.183" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 PB0  " "    0.183               0.000 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 Timing_Reference:tr0\|tmp  " "    0.398               0.000 Timing_Reference:tr0\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00  " "    0.555               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "    0.555               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.596               0.000 clk  " "    0.596               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00  " "    0.695               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924380148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.947 " "Worst-case recovery slack is -1.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.947              -1.947 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "   -1.947              -1.947 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924380148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.128 " "Worst-case removal slack is 2.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.128               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "    2.128               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924380149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.299 clk  " "   -3.000             -49.299 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.627 PB0  " "   -3.000             -15.627 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -23.851 Timing_Reference:tr0\|tmp  " "   -1.403             -23.851 Timing_Reference:tr0\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -12.627 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "   -1.403             -12.627 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00  " "   -1.403              -1.403 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00  " "   -1.403              -1.403 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924380149 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695924380155 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695924380155 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1695924380156 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695924380234 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1695924380235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.437 " "Worst-case setup slack is -1.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437              -9.119 clk  " "   -1.437              -9.119 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.788              -0.788 Timing_Reference:tr0\|tmp  " "   -0.788              -0.788 Timing_Reference:tr0\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -0.126 PB0  " "   -0.126              -0.126 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00  " "    0.114               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00  " "    0.145               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "    0.448               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924380235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 Timing_Reference:tr0\|tmp  " "    0.104               0.000 Timing_Reference:tr0\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00  " "    0.181               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00  " "    0.226               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "    0.246               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clk  " "    0.250               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 PB0  " "    0.350               0.000 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924380236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.541 " "Worst-case recovery slack is -0.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541              -0.541 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "   -0.541              -0.541 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924380237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.171 " "Worst-case removal slack is 1.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "    1.171               0.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924380237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.073 clk  " "   -3.000             -37.073 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.805 PB0  " "   -3.000             -12.805 PB0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 Timing_Reference:tr0\|tmp  " "   -1.000             -17.000 Timing_Reference:tr0\|tmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -9.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00  " "   -1.000              -9.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:2:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00  " "   -1.000              -1.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:0:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00  " "   -1.000              -1.000 PISOtoSIPOmod8:aa0\|countMOD8:count00\|\\gen00:1:a00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1695924380238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1695924380238 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695924380243 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695924380243 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695924380243 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695924380243 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.602 ns " "Worst Case Available Settling Time: 0.602 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695924380243 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1695924380243 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1695924380243 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695924380731 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1695924380731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "994 " "Peak virtual memory: 994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695924380744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 15:06:20 2023 " "Processing ended: Thu Sep 28 15:06:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695924380744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695924380744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695924380744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1695924380744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1695924381650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695924381650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 15:06:21 2023 " "Processing started: Thu Sep 28 15:06:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695924381650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695924381650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab_03 -c lab_03 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab_03 -c lab_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1695924381650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1695924381782 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1695924381795 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab_03.vho /home/ehg2004/intelFPGA_lite/projects/lab_03_01/simulation/modelsim/ simulation " "Generated file lab_03.vho in folder \"/home/ehg2004/intelFPGA_lite/projects/lab_03_01/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1695924381863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1023 " "Peak virtual memory: 1023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695924381880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 15:06:21 2023 " "Processing ended: Thu Sep 28 15:06:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695924381880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695924381880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695924381880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695924381880 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Quartus Prime Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1695924381937 ""}
