MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol locked has not been declared in module high_speed_selectio_wiz_v3_3_1_rst_scheme." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 497  19
WARNING VCP2515 "Undefined module: PLLE3_ADV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 1102  3
WARNING VCP2515 "Undefined module: BUFGCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 1111  6
WARNING VCP2515 "Undefined module: PLLE4_ADV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 1182  3
WARNING VCP2515 "Undefined module: BITSLICE_CONTROL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2601  10
WARNING VCP2515 "Undefined module: RIU_OR was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2623  3
WARNING VCP2515 "Undefined module: IBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2809  39
WARNING VCP2515 "Undefined module: IBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2814  37
WARNING VCP2515 "Undefined module: OBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2834  39
WARNING VCP2515 "Undefined module: OBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2841  37
WARNING VCP2515 "Undefined module: IBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2854  41
WARNING VCP2515 "Undefined module: IOBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2878  41
WARNING VCP2515 "Undefined module: IOBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2889  39
WARNING VCP2515 "Undefined module: FDCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2987  86
WARNING VCP2515 "Undefined module: FD was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 3805  44
WARNING VCP2515 "Undefined module: FDRE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 4754  92
WARNING VCP2515 "Undefined module: RXTX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 9718  11
WARNING VCP2515 "Undefined module: TX_BITSLICE_TRI was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 10203  11
WARNING VCP2515 "Undefined module: RX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 14126  12
WARNING VCP2515 "Undefined module: TX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 16811  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol multi_intf_lock_sync has not been declared in module high_speed_selectio_wiz_v3_3_1_rst_scheme." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 457  124
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: PRBS_ANY high_speed_selectio_wiz_v3_3_1_clk_rst_top high_speed_selectio_wiz_v3_3_1_bs_ctrl_top high_speed_selectio_wiz_v3_3_1_iobuf_top high_speed_selectio_wiz_v3_3_1_bs_top."
MESSAGE "$root top modules: PRBS_ANY high_speed_selectio_wiz_v3_3_1_clk_rst_top high_speed_selectio_wiz_v3_3_1_bs_ctrl_top high_speed_selectio_wiz_v3_3_1_iobuf_top high_speed_selectio_wiz_v3_3_1_bs_top."
SUCCESS "Compile success 0 Errors 19 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done
