{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699878842838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699878842839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 20:34:02 2023 " "Processing started: Mon Nov 13 20:34:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699878842839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878842839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week6HW -c week6HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week6HW -c week6HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878842839 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699878843168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699878843168 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2_4.v(20) " "Verilog HDL information at task2_4.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699878849633 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2_4.v(46) " "Verilog HDL information at task2_4.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699878849633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file task2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 task2_4 " "Found entity 1: task2_4" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878849634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878849634 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CNT_MAX task2_4.v 2 task2_3.v(3) " "Verilog HDL macro warning at task2_3.v(3): overriding existing definition for macro \"CNT_MAX\", which was defined in \"task2_4.v\", line 2" {  } { { "task2_3.v" "" { Text "G:/software/FPGA/workplace/week6/task2_3.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1699878849635 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "task2_3.v(67) " "Verilog HDL information at task2_3.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "task2_3.v" "" { Text "G:/software/FPGA/workplace/week6/task2_3.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1699878849635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_3.v 1 1 " "Found 1 design units, including 1 entities, in source file task2_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 task2_3 " "Found entity 1: task2_3" {  } { { "task2_3.v" "" { Text "G:/software/FPGA/workplace/week6/task2_3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878849636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878849636 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CNT_MAX task2_4.v 2 task2_2.v(3) " "Verilog HDL macro warning at task2_2.v(3): overriding existing definition for macro \"CNT_MAX\", which was defined in \"task2_4.v\", line 2" {  } { { "task2_2.v" "" { Text "G:/software/FPGA/workplace/week6/task2_2.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1699878849637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file task2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 task2_2 " "Found entity 1: task2_2" {  } { { "task2_2.v" "" { Text "G:/software/FPGA/workplace/week6/task2_2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878849637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878849637 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CNT_MAX task2_4.v 2 task1_3.v(2) " "Verilog HDL macro warning at task1_3.v(2): overriding existing definition for macro \"CNT_MAX\", which was defined in \"task2_4.v\", line 2" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1699878849638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_3.v 1 1 " "Found 1 design units, including 1 entities, in source file task1_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 task1_3 " "Found entity 1: task1_3" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878849639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878849639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file task1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 task1_2 " "Found entity 1: task1_2" {  } { { "task1_2.v" "" { Text "G:/software/FPGA/workplace/week6/task1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878849640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878849640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task2_4 " "Elaborating entity \"task2_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699878849695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 task2_4.v(23) " "Verilog HDL assignment warning at task2_4.v(23): truncated value with size 32 to match size of target (4)" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699878849696 "|task2_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 task2_4.v(24) " "Verilog HDL assignment warning at task2_4.v(24): truncated value with size 32 to match size of target (4)" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699878849696 "|task2_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 task2_4.v(25) " "Verilog HDL assignment warning at task2_4.v(25): truncated value with size 32 to match size of target (4)" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699878849696 "|task2_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 task2_4.v(26) " "Verilog HDL assignment warning at task2_4.v(26): truncated value with size 32 to match size of target (4)" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699878849696 "|task2_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 task2_4.v(38) " "Verilog HDL assignment warning at task2_4.v(38): truncated value with size 32 to match size of target (4)" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699878849696 "|task2_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 task2_4.v(39) " "Verilog HDL assignment warning at task2_4.v(39): truncated value with size 32 to match size of target (4)" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699878849697 "|task2_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 task2_4.v(40) " "Verilog HDL assignment warning at task2_4.v(40): truncated value with size 32 to match size of target (4)" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699878849697 "|task2_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 task2_4.v(41) " "Verilog HDL assignment warning at task2_4.v(41): truncated value with size 32 to match size of target (4)" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699878849697 "|task2_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 task2_4.v(48) " "Verilog HDL assignment warning at task2_4.v(48): truncated value with size 3 to match size of target (1)" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699878849697 "|task2_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 task2_4.v(59) " "Verilog HDL assignment warning at task2_4.v(59): truncated value with size 3 to match size of target (1)" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699878849697 "|task2_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop_flag task2_4.v(46) " "Verilog HDL Always Construct warning at task2_4.v(46): inferring latch(es) for variable \"stop_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699878849697 "|task2_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_flag task2_4.v(46) " "Inferred latch for \"stop_flag\" at task2_4.v(46)" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878849700 "|task2_4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "task2_4.v" "Mod4" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699878849918 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "task2_4.v" "Mod3" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699878849918 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "task2_4.v" "Mod1" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699878849918 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "task2_4.v" "Mod0" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699878849918 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "task2_4.v" "Div4" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699878849918 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "task2_4.v" "Mod5" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699878849918 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "task2_4.v" "Div1" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699878849918 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "task2_4.v" "Mod2" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699878849918 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "task2_4.v" "Div3" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699878849918 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "task2_4.v" "Div0" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699878849918 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699878849918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699878849960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878849960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878849960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878849960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878849960 ""}  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699878849960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h9m " "Found entity 1: lpm_divide_h9m" {  } { { "db/lpm_divide_h9m.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/lpm_divide_h9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878849999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878849999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_74f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_74f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_74f " "Found entity 1: alt_u_div_74f" {  } { { "db/alt_u_div_74f.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/alt_u_div_74f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0pc " "Found entity 1: add_sub_0pc" {  } { { "db/add_sub_0pc.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/add_sub_0pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1pc " "Found entity 1: add_sub_1pc" {  } { { "db/add_sub_1pc.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/add_sub_1pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699878850103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850104 ""}  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699878850104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d9m " "Found entity 1: lpm_divide_d9m" {  } { { "db/lpm_divide_d9m.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/lpm_divide_d9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v3f " "Found entity 1: alt_u_div_v3f" {  } { { "db/alt_u_div_v3f.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/alt_u_div_v3f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699878850179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850179 ""}  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699878850179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ehm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ehm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ehm " "Found entity 1: lpm_divide_ehm" {  } { { "db/lpm_divide_ehm.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/lpm_divide_ehm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699878850221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850221 ""}  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699878850221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f9m " "Found entity 1: lpm_divide_f9m" {  } { { "db/lpm_divide_f9m.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/lpm_divide_f9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_34f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_34f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_34f " "Found entity 1: alt_u_div_34f" {  } { { "db/alt_u_div_34f.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/alt_u_div_34f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699878850301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699878850301 ""}  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699878850301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ahm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ahm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ahm " "Found entity 1: lpm_divide_ahm" {  } { { "db/lpm_divide_ahm.tdf" "" { Text "G:/software/FPGA/workplace/week6/db/lpm_divide_ahm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699878850342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878850342 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 7 -1 0 } } { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 109 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699878850542 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699878850542 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time\[7\] real_time\[7\]~_emulated real_time\[7\]~1 " "Register \"real_time\[7\]\" is converted into an equivalent circuit using register \"real_time\[7\]~_emulated\" and latch \"real_time\[7\]~1\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|real_time[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time\[6\] real_time\[6\]~_emulated real_time\[6\]~5 " "Register \"real_time\[6\]\" is converted into an equivalent circuit using register \"real_time\[6\]~_emulated\" and latch \"real_time\[6\]~5\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|real_time[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time\[5\] real_time\[5\]~_emulated real_time\[5\]~9 " "Register \"real_time\[5\]\" is converted into an equivalent circuit using register \"real_time\[5\]~_emulated\" and latch \"real_time\[5\]~9\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|real_time[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time\[4\] real_time\[4\]~_emulated real_time\[4\]~13 " "Register \"real_time\[4\]\" is converted into an equivalent circuit using register \"real_time\[4\]~_emulated\" and latch \"real_time\[4\]~13\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|real_time[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time\[3\] real_time\[3\]~_emulated real_time\[3\]~17 " "Register \"real_time\[3\]\" is converted into an equivalent circuit using register \"real_time\[3\]~_emulated\" and latch \"real_time\[3\]~17\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|real_time[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time\[2\] real_time\[2\]~_emulated real_time\[2\]~21 " "Register \"real_time\[2\]\" is converted into an equivalent circuit using register \"real_time\[2\]~_emulated\" and latch \"real_time\[2\]~21\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|real_time[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time\[1\] real_time\[1\]~_emulated real_time\[1\]~25 " "Register \"real_time\[1\]\" is converted into an equivalent circuit using register \"real_time\[1\]~_emulated\" and latch \"real_time\[1\]~25\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|real_time[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "real_time\[0\] real_time\[0\]~_emulated real_time\[0\]~29 " "Register \"real_time\[0\]\" is converted into an equivalent circuit using register \"real_time\[0\]~_emulated\" and latch \"real_time\[0\]~29\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|real_time[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[0\] data\[0\]~_emulated data\[0\]~1 " "Register \"data\[0\]\" is converted into an equivalent circuit using register \"data\[0\]~_emulated\" and latch \"data\[0\]~1\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[8\] data\[8\]~_emulated data\[8\]~5 " "Register \"data\[8\]\" is converted into an equivalent circuit using register \"data\[8\]~_emulated\" and latch \"data\[8\]~5\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|data[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[4\] data\[4\]~_emulated data\[4\]~9 " "Register \"data\[4\]\" is converted into an equivalent circuit using register \"data\[4\]~_emulated\" and latch \"data\[4\]~9\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|data[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[1\] data\[1\]~_emulated data\[1\]~13 " "Register \"data\[1\]\" is converted into an equivalent circuit using register \"data\[1\]~_emulated\" and latch \"data\[1\]~13\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[9\] data\[9\]~_emulated data\[9\]~17 " "Register \"data\[9\]\" is converted into an equivalent circuit using register \"data\[9\]~_emulated\" and latch \"data\[9\]~17\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|data[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[5\] data\[5\]~_emulated data\[5\]~21 " "Register \"data\[5\]\" is converted into an equivalent circuit using register \"data\[5\]~_emulated\" and latch \"data\[5\]~21\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|data[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[2\] data\[2\]~_emulated data\[2\]~25 " "Register \"data\[2\]\" is converted into an equivalent circuit using register \"data\[2\]~_emulated\" and latch \"data\[2\]~25\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|data[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[10\] data\[10\]~_emulated data\[10\]~29 " "Register \"data\[10\]\" is converted into an equivalent circuit using register \"data\[10\]~_emulated\" and latch \"data\[10\]~29\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|data[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[6\] data\[6\]~_emulated data\[6\]~33 " "Register \"data\[6\]\" is converted into an equivalent circuit using register \"data\[6\]~_emulated\" and latch \"data\[6\]~33\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|data[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "data\[3\] data\[3\]~_emulated data\[3\]~37 " "Register \"data\[3\]\" is converted into an equivalent circuit using register \"data\[3\]~_emulated\" and latch \"data\[3\]~37\"" {  } { { "task2_4.v" "" { Text "G:/software/FPGA/workplace/week6/task2_4.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699878850543 "|task2_4|data[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699878850543 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699878850683 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699878851044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/software/FPGA/workplace/week6/output_files/week6HW.map.smsg " "Generated suppressed messages file G:/software/FPGA/workplace/week6/output_files/week6HW.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878851079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699878851203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699878851203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "534 " "Implemented 534 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699878851260 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699878851260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "510 " "Implemented 510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699878851260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699878851260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699878851283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 20:34:11 2023 " "Processing ended: Mon Nov 13 20:34:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699878851283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699878851283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699878851283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699878851283 ""}
