
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037651    0.000863    0.195696 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008239    0.055984    0.280448    0.476144 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.055985    0.000337    0.476481 v fanout55/A (sg13g2_buf_8)
     6    0.032881    0.043444    0.130584    0.607065 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.043455    0.000658    0.607723 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003194    0.069179    0.131525    0.739248 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.069180    0.000126    0.739374 ^ _219_/A (sg13g2_inv_1)
     1    0.001520    0.027858    0.047502    0.786876 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.027858    0.000113    0.786989 v _301_/D (sg13g2_dfrbpq_1)
                                              0.786989   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037651    0.000863    0.195696 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.345696   clock uncertainty
                                  0.000000    0.345696   clock reconvergence pessimism
                                 -0.047140    0.298555   library hold time
                                              0.298555   data required time
---------------------------------------------------------------------------------------------
                                              0.298555   data required time
                                             -0.786989   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488433   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037651    0.000863    0.195696 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008239    0.055984    0.280448    0.476144 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.055985    0.000337    0.476481 v fanout55/A (sg13g2_buf_8)
     6    0.032881    0.043444    0.130584    0.607065 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.043455    0.000645    0.607709 v _213_/A (sg13g2_nand3_1)
     2    0.010161    0.083524    0.087881    0.695590 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.083532    0.000631    0.696221 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002515    0.050387    0.101631    0.797853 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.050387    0.000176    0.798029 v _300_/D (sg13g2_dfrbpq_1)
                                              0.798029   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037651    0.000830    0.195662 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.345662   clock uncertainty
                                  0.000000    0.345662   clock reconvergence pessimism
                                 -0.056214    0.289448   library hold time
                                              0.289448   data required time
---------------------------------------------------------------------------------------------
                                              0.289448   data required time
                                             -0.798029   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508581   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037651    0.000830    0.195662 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009554    0.062331    0.285622    0.481285 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.062334    0.000546    0.481830 v output2/A (sg13g2_buf_2)
     1    0.050813    0.141649    0.219317    0.701147 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.141687    0.002244    0.703391 v sign (out)
                                              0.703391   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.703391   data arrival time
---------------------------------------------------------------------------------------------
                                              0.553391   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017839    0.064768    0.305844    0.500793 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064773    0.000621    0.501414 v fanout58/A (sg13g2_buf_8)
     7    0.042176    0.048773    0.139553    0.640967 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.048894    0.001499    0.642467 v _210_/B (sg13g2_xnor2_1)
     1    0.005167    0.071204    0.105572    0.748039 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.071204    0.000207    0.748246 v _211_/B (sg13g2_xnor2_1)
     1    0.002510    0.049501    0.096332    0.844577 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.049501    0.000091    0.844669 v _299_/D (sg13g2_dfrbpq_2)
                                              0.844669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.344948   clock uncertainty
                                  0.000000    0.344948   clock reconvergence pessimism
                                 -0.056240    0.288708   library hold time
                                              0.288708   data required time
---------------------------------------------------------------------------------------------
                                              0.288708   data required time
                                             -0.844669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555961   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037650    0.000437    0.195270 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008759    0.058475    0.282516    0.477786 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.058476    0.000367    0.478153 v fanout73/A (sg13g2_buf_8)
     8    0.046887    0.051519    0.138695    0.616848 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.051795    0.002478    0.619325 v _195_/A (sg13g2_xor2_1)
     2    0.009766    0.073826    0.143906    0.763231 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.073826    0.000312    0.763543 v _196_/B (sg13g2_xor2_1)
     1    0.002565    0.042263    0.094978    0.858521 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.042263    0.000173    0.858694 v _295_/D (sg13g2_dfrbpq_1)
                                              0.858694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037650    0.000437    0.195270 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.345270   clock uncertainty
                                  0.000000    0.345270   clock reconvergence pessimism
                                 -0.052942    0.292327   library hold time
                                              0.292327   data required time
---------------------------------------------------------------------------------------------
                                              0.292327   data required time
                                             -0.858694   data arrival time
---------------------------------------------------------------------------------------------
                                              0.566367   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036546    0.001066    0.194876 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.278998    0.473873 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.054999    0.000327    0.474200 v fanout71/A (sg13g2_buf_8)
     5    0.030559    0.042234    0.128337    0.602537 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.042276    0.002267    0.604804 v _199_/A (sg13g2_xnor2_1)
     2    0.011485    0.127456    0.157636    0.762440 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.127501    0.000682    0.763122 v _200_/B (sg13g2_xor2_1)
     1    0.002292    0.040549    0.113844    0.876966 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.040550    0.000144    0.877110 v _296_/D (sg13g2_dfrbpq_1)
                                              0.877110   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036546    0.001066    0.194876 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344876   clock uncertainty
                                  0.000000    0.344876   clock reconvergence pessimism
                                 -0.052570    0.292305   library hold time
                                              0.292305   data required time
---------------------------------------------------------------------------------------------
                                              0.292305   data required time
                                             -0.877110   data arrival time
---------------------------------------------------------------------------------------------
                                              0.584804   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037651    0.000863    0.195696 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008239    0.055984    0.280448    0.476144 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.055985    0.000337    0.476481 v fanout55/A (sg13g2_buf_8)
     6    0.032881    0.043444    0.130584    0.607065 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.043461    0.001139    0.608204 v _191_/B (sg13g2_xnor2_1)
     2    0.011275    0.125305    0.146260    0.754464 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.125346    0.000412    0.754875 v _192_/B (sg13g2_xnor2_1)
     1    0.003413    0.057527    0.123089    0.877965 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.057527    0.000211    0.878175 v _294_/D (sg13g2_dfrbpq_1)
                                              0.878175   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037650    0.000395    0.195228 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.345228   clock uncertainty
                                  0.000000    0.345228   clock reconvergence pessimism
                                 -0.059090    0.286138   library hold time
                                              0.286138   data required time
---------------------------------------------------------------------------------------------
                                              0.286138   data required time
                                             -0.878175   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592038   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036546    0.001066    0.194876 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.278998    0.473873 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.054999    0.000327    0.474200 v fanout71/A (sg13g2_buf_8)
     5    0.030559    0.042234    0.128337    0.602537 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.042253    0.001476    0.604013 v _198_/A (sg13g2_nand2_1)
     1    0.006196    0.055092    0.064285    0.668297 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.055093    0.000264    0.668561 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.011013    0.125112    0.130959    0.799520 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.125117    0.000672    0.800192 v _204_/B (sg13g2_xor2_1)
     1    0.002288    0.040566    0.113007    0.913199 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.040567    0.000086    0.913286 v _297_/D (sg13g2_dfrbpq_1)
                                              0.913286   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036546    0.001102    0.194912 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344912   clock uncertainty
                                  0.000000    0.344912   clock reconvergence pessimism
                                 -0.052577    0.292335   library hold time
                                              0.292335   data required time
---------------------------------------------------------------------------------------------
                                              0.292335   data required time
                                             -0.913286   data arrival time
---------------------------------------------------------------------------------------------
                                              0.620950   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037651    0.000830    0.195662 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009731    0.075895    0.291973    0.487636 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.075898    0.000542    0.488178 ^ _127_/A (sg13g2_inv_1)
     1    0.009799    0.066813    0.086748    0.574926 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.066849    0.001267    0.576193 v output3/A (sg13g2_buf_2)
     1    0.050630    0.141210    0.221421    0.797614 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.141247    0.002197    0.799810 v signB (out)
                                              0.799810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.799810   data arrival time
---------------------------------------------------------------------------------------------
                                              0.649810   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037651    0.000863    0.195696 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008239    0.055984    0.280448    0.476144 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.055985    0.000337    0.476481 v fanout55/A (sg13g2_buf_8)
     6    0.032881    0.043444    0.130584    0.607065 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.043464    0.001303    0.608368 v fanout54/A (sg13g2_buf_8)
     8    0.041624    0.048061    0.128648    0.737015 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.048113    0.001328    0.738344 v _206_/B (sg13g2_xnor2_1)
     2    0.012891    0.140178    0.159784    0.898128 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.140184    0.000758    0.898886 v _208_/A (sg13g2_xor2_1)
     1    0.003682    0.047016    0.137618    1.036504 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.047016    0.000243    1.036747 v _298_/D (sg13g2_dfrbpq_1)
                                              1.036747   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001128    0.194938 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.344938   clock uncertainty
                                  0.000000    0.344938   clock reconvergence pessimism
                                 -0.055175    0.289763   library hold time
                                              0.289763   data required time
---------------------------------------------------------------------------------------------
                                              0.289763   data required time
                                             -1.036747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.746984   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077356    0.000643    0.507044 ^ fanout58/A (sg13g2_buf_8)
     7    0.042929    0.053364    0.141016    0.648060 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.053996    0.004499    0.652558 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.002795    0.032256    0.050901    0.703460 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.032256    0.000109    0.703569 v output11/A (sg13g2_buf_2)
     1    0.052167    0.145314    0.206158    0.909727 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.145330    0.001564    0.911291 v sine_out[16] (out)
                                              0.911291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.911291   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761291   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077356    0.000643    0.507044 ^ fanout58/A (sg13g2_buf_8)
     7    0.042929    0.053364    0.141016    0.648060 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.053911    0.004118    0.652178 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004530    0.045167    0.064188    0.716366 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.045167    0.000296    0.716662 v output12/A (sg13g2_buf_2)
     1    0.052141    0.145299    0.213016    0.929678 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.145315    0.001569    0.931247 v sine_out[17] (out)
                                              0.931247   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.931247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.781247   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077356    0.000643    0.507044 ^ fanout58/A (sg13g2_buf_8)
     7    0.042929    0.053364    0.141016    0.648060 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.054058    0.004761    0.652821 ^ _160_/A (sg13g2_nor2_1)
     1    0.006795    0.054281    0.074244    0.727064 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.054316    0.000658    0.727722 v output14/A (sg13g2_buf_2)
     1    0.051832    0.144563    0.217349    0.945071 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.144578    0.001546    0.946618 v sine_out[19] (out)
                                              0.946618   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.946618   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796618   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077356    0.000643    0.507044 ^ fanout58/A (sg13g2_buf_8)
     7    0.042929    0.053364    0.141016    0.648060 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.053448    0.001322    0.649382 ^ _281_/A (sg13g2_nor2_1)
     1    0.012010    0.078156    0.095071    0.744454 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.078200    0.001063    0.745516 v output35/A (sg13g2_buf_2)
     1    0.052743    0.146943    0.231741    0.977258 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.146962    0.001690    0.978947 v sine_out[8] (out)
                                              0.978947   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.978947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.828947   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077355    0.000565    0.506965 ^ fanout59/A (sg13g2_buf_8)
     8    0.042140    0.052729    0.140098    0.647063 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053660    0.005369    0.652432 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.006118    0.084274    0.101161    0.753593 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.084274    0.000406    0.753999 v output15/A (sg13g2_buf_2)
     1    0.053863    0.149770    0.236992    0.990990 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.149792    0.001819    0.992809 v sine_out[1] (out)
                                              0.992809   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.992809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.842809   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077356    0.000643    0.507044 ^ fanout58/A (sg13g2_buf_8)
     7    0.042929    0.053364    0.141016    0.648060 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.053763    0.003386    0.651446 ^ fanout56/A (sg13g2_buf_8)
     8    0.034305    0.046657    0.122564    0.774010 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.046969    0.003167    0.777178 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.003055    0.031958    0.049218    0.826396 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.031959    0.000119    0.826514 v output18/A (sg13g2_buf_2)
     1    0.053176    0.147441    0.206384    1.032899 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.147629    0.003746    1.036644 v sine_out[22] (out)
                                              1.036644   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.036644   data arrival time
---------------------------------------------------------------------------------------------
                                              0.886644   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077356    0.000643    0.507044 ^ fanout58/A (sg13g2_buf_8)
     7    0.042929    0.053364    0.141016    0.648060 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.053763    0.003386    0.651446 ^ fanout56/A (sg13g2_buf_8)
     8    0.034305    0.046657    0.122564    0.774010 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.046889    0.002674    0.776684 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004686    0.039092    0.055865    0.832548 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.039094    0.000296    0.832844 v output17/A (sg13g2_buf_2)
     1    0.052125    0.145251    0.209688    1.042532 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.145268    0.001637    1.044170 v sine_out[21] (out)
                                              1.044170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.044170   data arrival time
---------------------------------------------------------------------------------------------
                                              0.894170   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077356    0.000643    0.507044 ^ fanout58/A (sg13g2_buf_8)
     7    0.042929    0.053364    0.141016    0.648060 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.053763    0.003386    0.651446 ^ fanout56/A (sg13g2_buf_8)
     8    0.034305    0.046657    0.122564    0.774010 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.046987    0.003270    0.777280 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004862    0.039902    0.056577    0.833857 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.039906    0.000378    0.834236 v output16/A (sg13g2_buf_2)
     1    0.052147    0.144918    0.208763    1.042999 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.145102    0.003663    1.046662 v sine_out[20] (out)
                                              1.046662   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.046662   data arrival time
---------------------------------------------------------------------------------------------
                                              0.896662   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017839    0.064768    0.305844    0.500793 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064773    0.000621    0.501414 v fanout58/A (sg13g2_buf_8)
     7    0.042176    0.048773    0.139553    0.640967 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.049197    0.003311    0.644278 v fanout56/A (sg13g2_buf_8)
     8    0.033445    0.043675    0.126557    0.770835 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.043996    0.003493    0.774329 v _172_/A (sg13g2_nand2_1)
     1    0.004669    0.046683    0.057767    0.832096 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.046693    0.000644    0.832740 ^ output21/A (sg13g2_buf_2)
     1    0.052496    0.175609    0.219419    1.052158 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.175726    0.003745    1.055903 ^ sine_out[25] (out)
                                              1.055903   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.055903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.905903   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077356    0.000643    0.507044 ^ fanout58/A (sg13g2_buf_8)
     7    0.042929    0.053364    0.141016    0.648060 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.053763    0.003386    0.651446 ^ fanout56/A (sg13g2_buf_8)
     8    0.034305    0.046657    0.122564    0.774010 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.046749    0.001596    0.775606 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006722    0.048565    0.064138    0.839744 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.048589    0.000415    0.840159 v output13/A (sg13g2_buf_2)
     1    0.051803    0.144466    0.214240    1.054399 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.144482    0.001532    1.055931 v sine_out[18] (out)
                                              1.055931   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.055931   data arrival time
---------------------------------------------------------------------------------------------
                                              0.905931   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077356    0.000643    0.507044 ^ fanout58/A (sg13g2_buf_8)
     7    0.042929    0.053364    0.141016    0.648060 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.053763    0.003386    0.651446 ^ fanout56/A (sg13g2_buf_8)
     8    0.034305    0.046657    0.122564    0.774010 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.047108    0.003912    0.777922 ^ _167_/A (sg13g2_nor2_1)
     1    0.005404    0.046935    0.065202    0.843124 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.046946    0.000717    0.843841 v output19/A (sg13g2_buf_2)
     1    0.053171    0.147479    0.214543    1.058384 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.147653    0.003550    1.061935 v sine_out[23] (out)
                                              1.061935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.061935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.911935   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017839    0.064768    0.305844    0.500793 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064773    0.000621    0.501414 v fanout58/A (sg13g2_buf_8)
     7    0.042176    0.048773    0.139553    0.640967 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.049197    0.003311    0.644278 v fanout56/A (sg13g2_buf_8)
     8    0.033445    0.043675    0.126557    0.770835 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.043732    0.001626    0.772462 v _175_/A (sg13g2_nand2_1)
     1    0.006666    0.058096    0.066981    0.839443 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.058106    0.000601    0.840044 ^ output22/A (sg13g2_buf_2)
     1    0.053690    0.179106    0.229868    1.069911 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.179189    0.001820    1.071732 ^ sine_out[26] (out)
                                              1.071732   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.071732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.921731   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017839    0.064768    0.305844    0.500793 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064773    0.000621    0.501414 v fanout58/A (sg13g2_buf_8)
     7    0.042176    0.048773    0.139553    0.640967 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.049197    0.003311    0.644278 v fanout56/A (sg13g2_buf_8)
     8    0.033445    0.043675    0.126557    0.770835 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.044018    0.003608    0.774443 v _170_/A (sg13g2_nand2_1)
     1    0.007547    0.063287    0.071170    0.845613 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.063295    0.000563    0.846176 ^ output20/A (sg13g2_buf_2)
     1    0.053055    0.177389    0.230091    1.076267 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.177509    0.003803    1.080071 ^ sine_out[24] (out)
                                              1.080071   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.080071   data arrival time
---------------------------------------------------------------------------------------------
                                              0.930071   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077355    0.000565    0.506965 ^ fanout59/A (sg13g2_buf_8)
     8    0.042140    0.052729    0.140098    0.647063 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053319    0.004043    0.651106 ^ _130_/B (sg13g2_nor2_1)
     2    0.009915    0.064835    0.080558    0.731664 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064835    0.000132    0.731796 v _284_/A (sg13g2_and2_1)
     1    0.006617    0.049514    0.129967    0.861763 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.049531    0.000862    0.862625 v output7/A (sg13g2_buf_2)
     1    0.052345    0.145437    0.214445    1.077070 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.145605    0.003459    1.080529 v sine_out[12] (out)
                                              1.080529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.080529   data arrival time
---------------------------------------------------------------------------------------------
                                              0.930529   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077355    0.000565    0.506965 ^ fanout59/A (sg13g2_buf_8)
     8    0.042140    0.052729    0.140098    0.647063 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053319    0.004043    0.651106 ^ _130_/B (sg13g2_nor2_1)
     2    0.009915    0.064835    0.080558    0.731664 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064840    0.000494    0.732158 v _136_/B (sg13g2_nand2b_2)
     4    0.013670    0.061712    0.074261    0.806419 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061723    0.000617    0.807036 ^ _278_/A (sg13g2_nor2_1)
     1    0.003386    0.040846    0.063937    0.870973 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.040846    0.000237    0.871210 v output33/A (sg13g2_buf_2)
     1    0.053004    0.147424    0.212324    1.083534 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.147439    0.001555    1.085089 v sine_out[6] (out)
                                              1.085089   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.085089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.935089   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077355    0.000565    0.506965 ^ fanout59/A (sg13g2_buf_8)
     8    0.042140    0.052729    0.140098    0.647063 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053319    0.004043    0.651106 ^ _130_/B (sg13g2_nor2_1)
     2    0.009915    0.064835    0.080558    0.731664 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064840    0.000494    0.732158 v _136_/B (sg13g2_nand2b_2)
     4    0.013670    0.061712    0.074261    0.806419 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061715    0.000342    0.806761 ^ _276_/A (sg13g2_nor2_1)
     1    0.003261    0.040309    0.063413    0.870174 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.040310    0.000238    0.870411 v output31/A (sg13g2_buf_2)
     1    0.053522    0.148329    0.211538    1.081949 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.148513    0.003707    1.085657 v sine_out[4] (out)
                                              1.085657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.085657   data arrival time
---------------------------------------------------------------------------------------------
                                              0.935657   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077355    0.000565    0.506965 ^ fanout59/A (sg13g2_buf_8)
     8    0.042140    0.052729    0.140098    0.647063 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053319    0.004043    0.651106 ^ _130_/B (sg13g2_nor2_1)
     2    0.009915    0.064835    0.080558    0.731664 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064840    0.000494    0.732158 v _136_/B (sg13g2_nand2b_2)
     4    0.013670    0.061712    0.074261    0.806419 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061725    0.000700    0.807119 ^ _277_/A (sg13g2_nor2_1)
     1    0.004829    0.047047    0.069951    0.877070 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.047048    0.000291    0.877361 v output32/A (sg13g2_buf_2)
     1    0.052408    0.145583    0.213267    1.090629 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.145748    0.003419    1.094048 v sine_out[5] (out)
                                              1.094048   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.094048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944048   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077355    0.000565    0.506965 ^ fanout59/A (sg13g2_buf_8)
     8    0.042140    0.052729    0.140098    0.647063 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053319    0.004043    0.651106 ^ _130_/B (sg13g2_nor2_1)
     2    0.009915    0.064835    0.080558    0.731664 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064840    0.000494    0.732158 v _136_/B (sg13g2_nand2b_2)
     4    0.013670    0.061712    0.074261    0.806419 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.061726    0.000716    0.807135 ^ _279_/A (sg13g2_nor2_1)
     1    0.005066    0.048061    0.070916    0.878052 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.048062    0.000344    0.878395 v output34/A (sg13g2_buf_2)
     1    0.052110    0.144858    0.213055    1.091451 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.145043    0.003671    1.095121 v sine_out[7] (out)
                                              1.095121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.095121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945121   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017839    0.064768    0.305844    0.500793 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064773    0.000621    0.501414 v fanout58/A (sg13g2_buf_8)
     7    0.042176    0.048773    0.139553    0.640967 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.048868    0.001290    0.642257 v fanout57/A (sg13g2_buf_1)
     4    0.015647    0.093248    0.151442    0.793699 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.093276    0.001545    0.795244 v _176_/B1 (sg13g2_o21ai_1)
     1    0.002611    0.049784    0.074866    0.870110 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.049784    0.000104    0.870214 ^ output23/A (sg13g2_buf_2)
     1    0.054812    0.183390    0.223026    1.093240 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.183969    0.008420    1.101660 ^ sine_out[27] (out)
                                              1.101660   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.101660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.951660   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037650    0.000437    0.195270 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009071    0.072001    0.289042    0.484311 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.072002    0.000381    0.484692 ^ fanout73/A (sg13g2_buf_8)
     8    0.048306    0.057173    0.141049    0.625741 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.057611    0.003846    0.629587 ^ fanout72/A (sg13g2_buf_8)
     8    0.040116    0.050682    0.128191    0.757778 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.051270    0.003468    0.761247 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003647    0.068964    0.103663    0.864909 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.068964    0.000242    0.865152 v output28/A (sg13g2_buf_2)
     1    0.056853    0.157578    0.232428    1.097580 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.157831    0.004622    1.102202 v sine_out[31] (out)
                                              1.102202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.102202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.952202   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077355    0.000565    0.506965 ^ fanout59/A (sg13g2_buf_8)
     8    0.042140    0.052729    0.140098    0.647063 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053007    0.002512    0.649575 ^ _255_/A (sg13g2_nor4_1)
     1    0.003341    0.053108    0.070583    0.720158 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.053109    0.000250    0.720408 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005982    0.114127    0.119418    0.839826 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.114131    0.000759    0.840585 ^ output4/A (sg13g2_buf_2)
     1    0.054473    0.181081    0.260051    1.100636 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.181276    0.003971    1.104608 ^ sine_out[0] (out)
                                              1.104608   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.104608   data arrival time
---------------------------------------------------------------------------------------------
                                              0.954608   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036546    0.001102    0.194912 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003292    0.039170    0.262193    0.457105 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.039170    0.000241    0.457346 ^ fanout69/A (sg13g2_buf_2)
     4    0.034374    0.122082    0.173143    0.630489 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.122300    0.004235    0.634724 ^ fanout65/A (sg13g2_buf_8)
     8    0.037183    0.051281    0.159906    0.794630 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.051570    0.003519    0.798150 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003223    0.058828    0.089973    0.888123 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.058828    0.000125    0.888248 v output5/A (sg13g2_buf_2)
     1    0.052453    0.145745    0.219552    1.107800 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.145918    0.003534    1.111333 v sine_out[10] (out)
                                              1.111333   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.111333   data arrival time
---------------------------------------------------------------------------------------------
                                              0.961333   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017839    0.064768    0.305844    0.500793 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064773    0.000621    0.501414 v fanout58/A (sg13g2_buf_8)
     7    0.042176    0.048773    0.139553    0.640967 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.048868    0.001290    0.642257 v fanout57/A (sg13g2_buf_1)
     4    0.015647    0.093248    0.151442    0.793699 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.093258    0.001007    0.794706 v _180_/A (sg13g2_nand2_1)
     1    0.005470    0.059915    0.081849    0.876556 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.059915    0.000328    0.876884 ^ output24/A (sg13g2_buf_2)
     1    0.054684    0.182450    0.231603    1.108486 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.182588    0.004125    1.112611 ^ sine_out[28] (out)
                                              1.112611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.112611   data arrival time
---------------------------------------------------------------------------------------------
                                              0.962611   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077355    0.000565    0.506965 ^ fanout59/A (sg13g2_buf_8)
     8    0.042140    0.052729    0.140098    0.647063 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053530    0.004892    0.651955 ^ _143_/A (sg13g2_nor2_1)
     2    0.009858    0.068700    0.086616    0.738571 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.068730    0.000485    0.739056 v _147_/A (sg13g2_nand2_1)
     2    0.006875    0.063300    0.078504    0.817560 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.063332    0.000599    0.818160 ^ _275_/B (sg13g2_nor2_1)
     1    0.007136    0.053154    0.073349    0.891509 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.053182    0.000494    0.892003 v output30/A (sg13g2_buf_2)
     1    0.053307    0.148225    0.219487    1.111490 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.148240    0.001562    1.113052 v sine_out[3] (out)
                                              1.113052   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.113052   data arrival time
---------------------------------------------------------------------------------------------
                                              0.963052   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036546    0.001102    0.194912 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003292    0.039170    0.262193    0.457105 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.039170    0.000241    0.457346 ^ fanout69/A (sg13g2_buf_2)
     4    0.034374    0.122082    0.173143    0.630489 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.122300    0.004235    0.634724 ^ fanout65/A (sg13g2_buf_8)
     8    0.037183    0.051281    0.159906    0.794630 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.051507    0.003095    0.797725 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003676    0.060685    0.093145    0.890870 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.060685    0.000245    0.891115 v output8/A (sg13g2_buf_2)
     1    0.052055    0.145153    0.221132    1.112247 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.145170    0.001611    1.113858 v sine_out[13] (out)
                                              1.113858   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.113858   data arrival time
---------------------------------------------------------------------------------------------
                                              0.963858   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077355    0.000565    0.506965 ^ fanout59/A (sg13g2_buf_8)
     8    0.042140    0.052729    0.140098    0.647063 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053530    0.004892    0.651955 ^ _143_/A (sg13g2_nor2_1)
     2    0.009858    0.068700    0.086616    0.738571 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.068728    0.000340    0.738911 v _144_/B (sg13g2_nand2_1)
     2    0.007437    0.067991    0.088694    0.827604 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067991    0.000235    0.827839 ^ _212_/B (sg13g2_nor2_1)
     2    0.009579    0.065715    0.085824    0.913664 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.065752    0.000794    0.914457 v output26/A (sg13g2_buf_2)
     1    0.052521    0.146322    0.224743    1.139200 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.146338    0.001569    1.140769 v sine_out[2] (out)
                                              1.140769   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.140769   data arrival time
---------------------------------------------------------------------------------------------
                                              0.990769   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036546    0.001102    0.194912 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003292    0.039170    0.262193    0.457105 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.039170    0.000241    0.457346 ^ fanout69/A (sg13g2_buf_2)
     4    0.034374    0.122082    0.173143    0.630489 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.122300    0.004235    0.634724 ^ fanout65/A (sg13g2_buf_8)
     8    0.037183    0.051281    0.159906    0.794630 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.051390    0.002151    0.796782 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.006529    0.072794    0.113301    0.910083 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.072796    0.000471    0.910554 v output6/A (sg13g2_buf_2)
     1    0.052735    0.146505    0.227451    1.138005 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.146692    0.003706    1.141712 v sine_out[11] (out)
                                              1.141712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.141712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.991712   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037650    0.000782    0.195614 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001817    0.031050    0.256140    0.451754 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.031050    0.000068    0.451822 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009348    0.091764    0.591858    1.043680 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.091764    0.000397    1.044077 ^ fanout78/A (sg13g2_buf_8)
     7    0.046199    0.055976    0.151282    1.195359 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.056565    0.003720    1.199079 ^ _128_/A (sg13g2_inv_2)
     5    0.021506    0.067307    0.079569    1.278648 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.067308    0.000184    1.278831 v _293_/D (sg13g2_dfrbpq_1)
                                              1.278831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037074    0.000813    0.088487 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021630    0.037650    0.106346    0.194833 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037650    0.000782    0.195614 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.345614   clock uncertainty
                                  0.000000    0.345614   clock reconvergence pessimism
                                 -0.063029    0.282585   library hold time
                                              0.282585   data required time
---------------------------------------------------------------------------------------------
                                              0.282585   data required time
                                             -1.278831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.996246   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036546    0.001102    0.194912 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003292    0.039170    0.262193    0.457105 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.039170    0.000241    0.457346 ^ fanout69/A (sg13g2_buf_2)
     4    0.034374    0.122082    0.173143    0.630489 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.122300    0.004235    0.634724 ^ fanout65/A (sg13g2_buf_8)
     8    0.037183    0.051281    0.159906    0.794630 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.051310    0.001194    0.795825 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.008300    0.081460    0.125840    0.921665 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.081463    0.000576    0.922241 v output36/A (sg13g2_buf_2)
     1    0.053201    0.147696    0.232896    1.155137 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.147887    0.003782    1.158918 v sine_out[9] (out)
                                              1.158918   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.158918   data arrival time
---------------------------------------------------------------------------------------------
                                              1.008918   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077355    0.000565    0.506965 ^ fanout59/A (sg13g2_buf_8)
     8    0.042140    0.052729    0.140098    0.647063 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053530    0.004892    0.651955 ^ _143_/A (sg13g2_nor2_1)
     2    0.009858    0.068700    0.086616    0.738571 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.068728    0.000340    0.738911 v _144_/B (sg13g2_nand2_1)
     2    0.007437    0.067991    0.088694    0.827604 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067991    0.000236    0.827840 ^ _145_/B (sg13g2_nand2_1)
     1    0.007279    0.087492    0.116471    0.944311 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.087539    0.000893    0.945203 v output9/A (sg13g2_buf_2)
     1    0.051964    0.145027    0.235345    1.180548 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.145044    0.001597    1.182145 v sine_out[14] (out)
                                              1.182145   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.182145   data arrival time
---------------------------------------------------------------------------------------------
                                              1.032145   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018462    0.077352    0.311452    0.506400 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077355    0.000565    0.506965 ^ fanout59/A (sg13g2_buf_8)
     8    0.042140    0.052729    0.140098    0.647063 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.053530    0.004892    0.651955 ^ _143_/A (sg13g2_nor2_1)
     2    0.009858    0.068700    0.086616    0.738571 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.068730    0.000485    0.739056 v _147_/A (sg13g2_nand2_1)
     2    0.006875    0.063300    0.078504    0.817560 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.063302    0.000469    0.818030 ^ _149_/B (sg13g2_nand2_1)
     1    0.011244    0.122400    0.142064    0.960093 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.122424    0.001403    0.961496 v output10/A (sg13g2_buf_2)
     1    0.051930    0.145227    0.251981    1.213476 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.145243    0.001584    1.215060 v sine_out[15] (out)
                                              1.215060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.215060   data arrival time
---------------------------------------------------------------------------------------------
                                              1.065060   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017839    0.064768    0.305844    0.500793 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064773    0.000621    0.501414 v fanout58/A (sg13g2_buf_8)
     7    0.042176    0.048773    0.139553    0.640967 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.048868    0.001290    0.642257 v fanout57/A (sg13g2_buf_1)
     4    0.015647    0.093248    0.151442    0.793699 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.093277    0.001551    0.795250 v _181_/B (sg13g2_and2_1)
     4    0.014545    0.089012    0.186135    0.981385 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089017    0.000719    0.982104 v _189_/B1 (sg13g2_o21ai_1)
     1    0.005074    0.063988    0.087373    1.069476 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.063989    0.000321    1.069797 ^ output29/A (sg13g2_buf_2)
     1    0.057527    0.191328    0.239728    1.309526 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.191493    0.004623    1.314149 ^ sine_out[32] (out)
                                              1.314149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.314149   data arrival time
---------------------------------------------------------------------------------------------
                                              1.164148   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017839    0.064768    0.305844    0.500793 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064773    0.000621    0.501414 v fanout58/A (sg13g2_buf_8)
     7    0.042176    0.048773    0.139553    0.640967 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.048868    0.001290    0.642257 v fanout57/A (sg13g2_buf_1)
     4    0.015647    0.093248    0.151442    0.793699 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.093277    0.001551    0.795250 v _181_/B (sg13g2_and2_1)
     4    0.014545    0.089012    0.186135    0.981385 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089025    0.001076    0.982461 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004367    0.072541    0.091968    1.074428 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.072541    0.000282    1.074710 ^ output25/A (sg13g2_buf_2)
     1    0.054028    0.180491    0.236044    1.310754 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.180793    0.006064    1.316818 ^ sine_out[29] (out)
                                              1.316818   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.316818   data arrival time
---------------------------------------------------------------------------------------------
                                              1.166818   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016167    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022500    0.037067    0.086774    0.087674 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037075    0.000887    0.088561 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.019996    0.036541    0.105249    0.193810 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036547    0.001138    0.194948 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017839    0.064768    0.305844    0.500793 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064773    0.000621    0.501414 v fanout58/A (sg13g2_buf_8)
     7    0.042176    0.048773    0.139553    0.640967 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.048868    0.001290    0.642257 v fanout57/A (sg13g2_buf_1)
     4    0.015647    0.093248    0.151442    0.793699 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.093278    0.001585    0.795284 v _183_/B (sg13g2_and2_1)
     2    0.007240    0.052175    0.156285    0.951569 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.052179    0.000489    0.952058 v _186_/A1 (sg13g2_a21oi_1)
     1    0.006381    0.089007    0.133079    1.085137 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.089011    0.000636    1.085773 ^ output27/A (sg13g2_buf_2)
     1    0.056258    0.187446    0.249931    1.335704 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.187793    0.006617    1.342321 ^ sine_out[30] (out)
                                              1.342321   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.342321   data arrival time
---------------------------------------------------------------------------------------------
                                              1.192321   slack (MET)



