config sint_ver_4;
design import_lib.sint_ver_4:sch_1;
liblist import_lib, discrete_niitp, power_niitp, most3_lib, standard;
viewlist edif, vlog_rtl, vhdl_rtl, sch_1, entity;
stoplist none;
endconfig
