// Seed: 2639849037
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output tri   id_2,
    output wor   id_3
);
  assign id_3 = -1 - -1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri id_2,
    input tri id_3,
    input tri1 id_4,
    input uwire id_5,
    input uwire id_6,
    input tri0 id_7,
    output logic id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply1 id_11
);
  bit id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_9,
      id_9
  );
  assign modCall_1.id_2 = 0;
  assign id_8 = id_1;
  always @(negedge 1) begin : LABEL_0
    id_8 <= id_6;
    id_13 = 1;
    deassign id_13;
  end
endmodule
