
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/FPGA/hand_G/BPNN_return/BPNN_return'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/hand_G/xy/vga640x480_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/hand_G/BPNN_return'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA/hand_G/xy/VGA_IP/ip_repo/vga640x480_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 368.078 ; gain = 55.930
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 585 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.688 ; gain = 571.660
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/FPGA/hand_G/xy/signal/project_1/project_1.srcs/constrs_1/new/pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 19 instances

13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1330.785 ; gain = 962.707
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1330.785 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1794acdce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1340.730 ; gain = 9.945

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15fdaeb98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1340.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19f9cf46e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18e38d592

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1340.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 179 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18e38d592

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1340.730 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16c0ddebe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1340.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16c0ddebe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1340.730 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1340.730 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16c0ddebe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1340.730 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.295 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 107 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 116 newly gated: 0 Total Ports: 214
Number of Flops added for Enable Generation: 4

Ending PowerOpt Patch Enables Task | Checksum: 80706b57

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.920 . Memory (MB): peak = 1734.816 ; gain = 0.000
Ending Power Optimization Task | Checksum: 80706b57

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1734.816 ; gain = 394.086

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 170c2724b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1734.816 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 170c2724b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.816 ; gain = 404.031
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1734.816 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a5d78be6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14771572a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2053185b7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2053185b7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1734.816 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2053185b7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e0494281

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1734.816 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 152e18eff

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1734.816 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a683cb85

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a683cb85

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1105e28f4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 8c01a22b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1427eeae4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1427eeae4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10d8ecb3b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 16344ed3c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:34 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: ed6f25f0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: ed6f25f0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1734.816 ; gain = 0.000
Phase 3 Detail Placement | Checksum: ed6f25f0

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 9e2c79cd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 9e2c79cd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:38 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.426. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 130c57f86

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 1734.816 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 130c57f86

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 130c57f86

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 130c57f86

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18bd8761f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 1734.816 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18bd8761f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 1734.816 ; gain = 0.000
Ending Placer Task | Checksum: e2e9b5d9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:48 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1734.816 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5680e346 ConstDB: 0 ShapeSum: 8c68d293 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 22027899

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1734.816 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1183404 NumContArr: 20ea4495 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 22027899

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 22027899

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 22027899

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1734.816 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1aede375b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.422  | TNS=0.000  | WHS=-0.239 | THS=-81.619|

Phase 2 Router Initialization | Checksum: 1b81a878c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fd28afc6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1267
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.240  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 148850719

Time (s): cpu = 00:01:12 ; elapsed = 00:00:54 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.240  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c1aa932b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1734.816 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1c1aa932b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c1aa932b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c1aa932b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:58 . Memory (MB): peak = 1734.816 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1c1aa932b

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15b22f153

Time (s): cpu = 00:01:18 ; elapsed = 00:00:59 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.240  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ee409c92

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 1734.816 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1ee409c92

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.90499 %
  Global Horizontal Routing Utilization  = 3.30815 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d2723f4f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d2723f4f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:59 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1879b1f3c

Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1734.816 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.240  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1879b1f3c

Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 1734.816 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:04 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1734.816 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 18:44:01 2019...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 236.281 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 585 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1230.129 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1230.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 19 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1230.129 ; gain = 1003.102
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U30/bpnn_mac_muladd_1ocq_DSP48_5_U/p input design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U30/bpnn_mac_muladd_1ocq_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U33/bpnn_mac_muladd_1ocq_DSP48_5_U/p input design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U33/bpnn_mac_muladd_1ocq_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U37/bpnn_mac_muladd_1ocq_DSP48_5_U/p input design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U37/bpnn_mac_muladd_1ocq_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U43/bpnn_mac_muladd_1ocq_DSP48_5_U/p input design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U43/bpnn_mac_muladd_1ocq_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U47/bpnn_mac_muladd_1ocq_DSP48_5_U/p input design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U47/bpnn_mac_muladd_1ocq_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U31/bpnn_mac_muladd_1pcA_DSP48_6_U/p input design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U31/bpnn_mac_muladd_1pcA_DSP48_6_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U35/bpnn_mac_muladd_1pcA_DSP48_6_U/p input design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U35/bpnn_mac_muladd_1pcA_DSP48_6_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U39/bpnn_mac_muladd_1pcA_DSP48_6_U/p input design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U39/bpnn_mac_muladd_1pcA_DSP48_6_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U41/bpnn_mac_muladd_1pcA_DSP48_6_U/p input design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U41/bpnn_mac_muladd_1pcA_DSP48_6_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U45/bpnn_mac_muladd_1pcA_DSP48_6_U/p input design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U45/bpnn_mac_muladd_1pcA_DSP48_6_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_2ncg_U29/bpnn_mac_muladd_2ncg_DSP48_4_U/p input design_1_i/bpnn_0/inst/bpnn_mac_muladd_2ncg_U29/bpnn_mac_muladd_2ncg_DSP48_4_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg input design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg__1 input design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_1_fu_446_p2 input design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_1_fu_446_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_1_reg_689_reg__0 input design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_1_reg_689_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_1_fu_413_p2 input design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_1_fu_413_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_1_reg_659_reg input design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_1_reg_659_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U30/bpnn_mac_muladd_1ocq_DSP48_5_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U30/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U33/bpnn_mac_muladd_1ocq_DSP48_5_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U33/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U34/bpnn_mac_muladd_1ocq_DSP48_5_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U34/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U37/bpnn_mac_muladd_1ocq_DSP48_5_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U37/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U38/bpnn_mac_muladd_1ocq_DSP48_5_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U38/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U43/bpnn_mac_muladd_1ocq_DSP48_5_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U43/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U47/bpnn_mac_muladd_1ocq_DSP48_5_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U47/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U48/bpnn_mac_muladd_1ocq_DSP48_5_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U48/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U31/bpnn_mac_muladd_1pcA_DSP48_6_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U31/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U35/bpnn_mac_muladd_1pcA_DSP48_6_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U35/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U36/bpnn_mac_muladd_1pcA_DSP48_6_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U36/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U39/bpnn_mac_muladd_1pcA_DSP48_6_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U39/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U41/bpnn_mac_muladd_1pcA_DSP48_6_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U41/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U42/bpnn_mac_muladd_1pcA_DSP48_6_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U42/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U45/bpnn_mac_muladd_1pcA_DSP48_6_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U45/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U46/bpnn_mac_muladd_1pcA_DSP48_6_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U46/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U49/bpnn_mac_muladd_1pcA_DSP48_6_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U49/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U32/bpnn_mac_muladd_1qcK_DSP48_7_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U32/bpnn_mac_muladd_1qcK_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U40/bpnn_mac_muladd_1qcK_DSP48_7_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U40/bpnn_mac_muladd_1qcK_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U44/bpnn_mac_muladd_1qcK_DSP48_7_U/p output design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U44/bpnn_mac_muladd_1qcK_DSP48_7_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/tmp_product output design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_1_fu_446_p2 output design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_1_fu_446_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_1_fu_413_p2 output design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_1_fu_413_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0 output design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U30/bpnn_mac_muladd_1ocq_DSP48_5_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U30/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U33/bpnn_mac_muladd_1ocq_DSP48_5_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U33/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U34/bpnn_mac_muladd_1ocq_DSP48_5_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U34/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U37/bpnn_mac_muladd_1ocq_DSP48_5_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U37/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U38/bpnn_mac_muladd_1ocq_DSP48_5_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U38/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U43/bpnn_mac_muladd_1ocq_DSP48_5_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U43/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U47/bpnn_mac_muladd_1ocq_DSP48_5_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U47/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U48/bpnn_mac_muladd_1ocq_DSP48_5_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1ocq_U48/bpnn_mac_muladd_1ocq_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U31/bpnn_mac_muladd_1pcA_DSP48_6_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U31/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U35/bpnn_mac_muladd_1pcA_DSP48_6_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U35/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U36/bpnn_mac_muladd_1pcA_DSP48_6_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U36/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U39/bpnn_mac_muladd_1pcA_DSP48_6_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U39/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U41/bpnn_mac_muladd_1pcA_DSP48_6_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U41/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U42/bpnn_mac_muladd_1pcA_DSP48_6_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U42/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U45/bpnn_mac_muladd_1pcA_DSP48_6_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U45/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U46/bpnn_mac_muladd_1pcA_DSP48_6_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U46/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U49/bpnn_mac_muladd_1pcA_DSP48_6_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1pcA_U49/bpnn_mac_muladd_1pcA_DSP48_6_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U32/bpnn_mac_muladd_1qcK_DSP48_7_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U32/bpnn_mac_muladd_1qcK_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U40/bpnn_mac_muladd_1qcK_DSP48_7_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U40/bpnn_mac_muladd_1qcK_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U44/bpnn_mac_muladd_1qcK_DSP48_7_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_1qcK_U44/bpnn_mac_muladd_1qcK_DSP48_7_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/bpnn_mac_muladd_2ncg_U29/bpnn_mac_muladd_2ncg_DSP48_4_U/p multiplier stage design_1_i/bpnn_0/inst/bpnn_mac_muladd_2ncg_U29/bpnn_mac_muladd_2ncg_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg multiplier stage design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg__1 multiplier stage design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/p_reg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/tmp_product multiplier stage design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/bpnn_mul_48s_18nsfYi_U1/bpnn_mul_48s_18nsfYi_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_1_fu_446_p2 multiplier stage design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_1_fu_446_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_1_reg_689_reg__0 multiplier stage design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/p_Val2_1_reg_689_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_1_fu_413_p2 multiplier stage design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_1_fu_413_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_1_reg_659_reg multiplier stage design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_1_reg_659_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_reg_654_reg multiplier stage design_1_i/bpnn_0/inst/grp_sigmoid_f_fu_1265/r_V_reg_654_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/p_1_out multiplier stage design_1_i/bpnn_0/inst/p_1_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/p_1_out__0 multiplier stage design_1_i/bpnn_0/inst/p_1_out__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/p_1_out__1 multiplier stage design_1_i/bpnn_0/inst/p_1_out__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/p_1_out__2 multiplier stage design_1_i/bpnn_0/inst/p_1_out__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/p_1_out__3 multiplier stage design_1_i/bpnn_0/inst/p_1_out__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/p_1_out__4 multiplier stage design_1_i/bpnn_0/inst/p_1_out__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/bpnn_0/inst/p_1_out__5 multiplier stage design_1_i/bpnn_0/inst/p_1_out__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0 multiplier stage design_1_i/vga640x480_v1_1_0/inst/vga640x480_v1_0_S00_AXI_inst/vga_drv/BRAM_PORTB_addr0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 78 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/FPGA/hand_G/xy/signal/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Nov 22 18:45:49 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 1764.199 ; gain = 534.070
INFO: [Common 17-206] Exiting Vivado at Fri Nov 22 18:45:49 2019...
