Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 14 05:02:50 2024
| Host         : LAPTOP-ERO4GF0R running 64-bit major release  (build 9200)
| Command      : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
| Design       : Top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 5
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 5          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net btnCDebouncer/E[0] is a gated clock net sourced by a combinational pin btnCDebouncer/gameState_reg[2]_i_2/O, cell btnCDebouncer/gameState_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net btnCDebouncer/segment_reg[0][0] is a gated clock net sourced by a combinational pin btnCDebouncer/difficulty_reg[1]_i_2/O, cell btnCDebouncer/difficulty_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net btnCDebouncer/triggerPrevState_reg is a gated clock net sourced by a combinational pin btnCDebouncer/startCoinDrop_reg_i_2/O, cell btnCDebouncer/startCoinDrop_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net btnCDebouncer/triggerPrevState_reg_1 is a gated clock net sourced by a combinational pin btnCDebouncer/startAnimation_reg_i_2/O, cell btnCDebouncer/startAnimation_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net btnUDebouncer/E[0] is a gated clock net sourced by a combinational pin btnUDebouncer/bet_reg[6]_i_2/O, cell btnUDebouncer/bet_reg[6]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


