Protel Design System Design Rule Check
PCB File : E:\personal\qixiaochen\ESP32DISPLAY\ESP32DISPLAY2\ESP32DISPLAYBIG.PcbDoc
Date     : 2021/4/5
Time     : 11:00:07

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125mil > 100mil) Pad T1-1(2360mil,3970mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (125mil > 100mil) Pad T2-1(2360mil,2045mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (125mil > 100mil) Pad T3-1(6065mil,3970mil) on Multi-Layer Actual Hole Size = 125mil
   Violation between Hole Size Constraint: (125mil > 100mil) Pad T4-1(6065mil,2045mil) on Multi-Layer Actual Hole Size = 125mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (2791.5mil,3598.5mil) from Top Layer to Bottom Layer And Via (2788.114mil,3610.138mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (1.031mil < 10mil) Between Via (3307mil,3405mil) from Top Layer to Bottom Layer And Via (3323mil,3404mil) from Top Layer to Bottom Layer 
Rule Violations :2

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Via (3307mil,3405mil) from Top Layer to Bottom Layer And Pad R9-2(3270mil,3405mil) on Top Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3253mil,3371mil) from Top Layer to Bottom Layer And Pad R9-2(3270mil,3405mil) on Top Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.466mil < 10mil) Between Via (3270mil,3308.466mil) from Top Layer to Bottom Layer And Pad R11-2(3270mil,3270mil) on Top Layer [Top Solder] Mask Sliver [5.466mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-16(3975.67mil,3030.94mil) on Top Layer And Pad U1-15(3925.67mil,3030.94mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-17(4025.67mil,3030.94mil) on Top Layer And Pad U1-16(3975.67mil,3030.94mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-18(4075.67mil,3030.94mil) on Top Layer And Pad U1-17(4025.67mil,3030.94mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-19(4125.67mil,3030.94mil) on Top Layer And Pad U1-18(4075.67mil,3030.94mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-20(4175.67mil,3030.94mil) on Top Layer And Pad U1-19(4125.67mil,3030.94mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.753mil < 10mil) Between Via (4080mil,3103mil) from Top Layer to Bottom Layer And Pad U1-19(4125.67mil,3030.94mil) on Top Layer [Top Solder] Mask Sliver [9.753mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-21(4225.67mil,3030.94mil) on Top Layer And Pad U1-20(4175.67mil,3030.94mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-22(4275.67mil,3030.94mil) on Top Layer And Pad U1-21(4225.67mil,3030.94mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-23(4325.67mil,3030.94mil) on Top Layer And Pad U1-22(4275.67mil,3030.94mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-24(4375.67mil,3030.94mil) on Top Layer And Pad U1-23(4325.67mil,3030.94mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-2(3796.34mil,3690mil) on Top Layer And Pad U1-1(3796.34mil,3740mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-3(3796.34mil,3640mil) on Top Layer And Pad U1-2(3796.34mil,3690mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-4(3796.34mil,3590mil) on Top Layer And Pad U1-3(3796.34mil,3640mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-5(3796.34mil,3540mil) on Top Layer And Pad U1-4(3796.34mil,3590mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-6(3796.34mil,3490mil) on Top Layer And Pad U1-5(3796.34mil,3540mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-7(3796.34mil,3440mil) on Top Layer And Pad U1-6(3796.34mil,3490mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.619mil < 10mil) Between Via (3719mil,3460mil) from Top Layer to Bottom Layer And Pad U1-6(3796.34mil,3490mil) on Top Layer [Top Solder] Mask Sliver [1.619mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-8(3796.34mil,3390mil) on Top Layer And Pad U1-7(3796.34mil,3440mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.286mil < 10mil) Between Via (3719mil,3460mil) from Top Layer to Bottom Layer And Pad U1-7(3796.34mil,3440mil) on Top Layer [Top Solder] Mask Sliver [0.286mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-9(3796.34mil,3340mil) on Top Layer And Pad U1-8(3796.34mil,3390mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-10(3796.34mil,3290mil) on Top Layer And Pad U1-9(3796.34mil,3340mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-11(3796.34mil,3240mil) on Top Layer And Pad U1-10(3796.34mil,3290mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-12(3796.34mil,3190mil) on Top Layer And Pad U1-11(3796.34mil,3240mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-13(3796.34mil,3140mil) on Top Layer And Pad U1-12(3796.34mil,3190mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-14(3796.34mil,3090mil) on Top Layer And Pad U1-13(3796.34mil,3140mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-26(4505mil,3140mil) on Top Layer And Pad U1-25(4505mil,3090mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-27(4505mil,3190mil) on Top Layer And Pad U1-26(4505mil,3140mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-28(4505mil,3240mil) on Top Layer And Pad U1-27(4505mil,3190mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-29(4505mil,3290mil) on Top Layer And Pad U1-28(4505mil,3240mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-30(4505mil,3340mil) on Top Layer And Pad U1-29(4505mil,3290mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-31(4505mil,3390mil) on Top Layer And Pad U1-30(4505mil,3340mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-32(4505mil,3440mil) on Top Layer And Pad U1-31(4505mil,3390mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-33(4505mil,3490mil) on Top Layer And Pad U1-32(4505mil,3440mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-34(4505mil,3540mil) on Top Layer And Pad U1-33(4505mil,3490mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-35(4505mil,3590mil) on Top Layer And Pad U1-34(4505mil,3540mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-36(4505mil,3640mil) on Top Layer And Pad U1-35(4505mil,3590mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-37(4505mil,3690mil) on Top Layer And Pad U1-36(4505mil,3640mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U1-38(4505mil,3740mil) on Top Layer And Pad U1-37(4505mil,3690mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-6(2686.58mil,3420.6mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-7(2686.58mil,3400.9mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-2(2686.58mil,3499.4mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-3(2686.58mil,3479.7mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-4(2686.58mil,3460mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-25(2785mil,3558.42mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-26(2765.3mil,3558.42mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-27(2745.6mil,3558.42mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-22(2844.1mil,3558.42mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-23(2824.4mil,3558.42mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-1(2686.58mil,3519.1mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-5(2686.58mil,3440.3mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-9(2745.6mil,3361.57mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-10(2765.3mil,3361.57mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-11(2785mil,3361.57mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-13(2824.4mil,3361.57mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-14(2844.1mil,3361.57mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-15(2883.43mil,3400.9mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-16(2883.43mil,3420.6mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-18(2883.43mil,3460mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-19(2883.43mil,3479.7mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-20(2883.43mil,3499.4mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-24(2804.7mil,3558.42mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.806mil < 10mil) Between Pad U2-28(2725.9mil,3558.42mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.806mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-8(2725.9mil,3361.57mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-12(2804.7mil,3361.57mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-17(2883.43mil,3440.3mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.816mil < 10mil) Between Pad U2-21(2883.43mil,3519.1mil) on Top Layer And Pad U2-29(2785mil,3460mil) on Top Layer [Top Solder] Mask Sliver [3.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-27(2745.6mil,3558.42mil) on Top Layer And Pad U2-28(2725.9mil,3558.42mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-26(2765.3mil,3558.42mil) on Top Layer And Pad U2-27(2745.6mil,3558.42mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.12mil < 10mil) Between Via (2765.3mil,3590mil) from Top Layer to Bottom Layer And Pad U2-27(2745.6mil,3558.42mil) on Top Layer [Top Solder] Mask Sliver [4.12mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-25(2785mil,3558.42mil) on Top Layer And Pad U2-26(2765.3mil,3558.42mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-24(2804.7mil,3558.42mil) on Top Layer And Pad U2-25(2785mil,3558.42mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.12mil < 10mil) Between Via (2765.3mil,3590mil) from Top Layer to Bottom Layer And Pad U2-25(2785mil,3558.42mil) on Top Layer [Top Solder] Mask Sliver [4.12mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.111mil < 10mil) Between Via (2791.5mil,3598.5mil) from Top Layer to Bottom Layer And Pad U2-25(2785mil,3558.42mil) on Top Layer [Top Solder] Mask Sliver [5.111mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-23(2824.4mil,3558.42mil) on Top Layer And Pad U2-24(2804.7mil,3558.42mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.331mil < 10mil) Between Via (2791.5mil,3598.5mil) from Top Layer to Bottom Layer And Pad U2-24(2804.7mil,3558.42mil) on Top Layer [Top Solder] Mask Sliver [7.331mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-22(2844.1mil,3558.42mil) on Top Layer And Pad U2-23(2824.4mil,3558.42mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-20(2883.43mil,3499.4mil) on Top Layer And Pad U2-21(2883.43mil,3519.1mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-19(2883.43mil,3479.7mil) on Top Layer And Pad U2-20(2883.43mil,3499.4mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-18(2883.43mil,3460mil) on Top Layer And Pad U2-19(2883.43mil,3479.7mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-17(2883.43mil,3440.3mil) on Top Layer And Pad U2-18(2883.43mil,3460mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-16(2883.43mil,3420.6mil) on Top Layer And Pad U2-17(2883.43mil,3440.3mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-15(2883.43mil,3400.9mil) on Top Layer And Pad U2-16(2883.43mil,3420.6mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-13(2824.4mil,3361.57mil) on Top Layer And Pad U2-14(2844.1mil,3361.57mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-12(2804.7mil,3361.57mil) on Top Layer And Pad U2-13(2824.4mil,3361.57mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-11(2785mil,3361.57mil) on Top Layer And Pad U2-12(2804.7mil,3361.57mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-10(2765.3mil,3361.57mil) on Top Layer And Pad U2-11(2785mil,3361.57mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-9(2745.6mil,3361.57mil) on Top Layer And Pad U2-10(2765.3mil,3361.57mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-8(2725.9mil,3361.57mil) on Top Layer And Pad U2-9(2745.6mil,3361.57mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-6(2686.58mil,3420.6mil) on Top Layer And Pad U2-7(2686.58mil,3400.9mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-5(2686.58mil,3440.3mil) on Top Layer And Pad U2-6(2686.58mil,3420.6mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-4(2686.58mil,3460mil) on Top Layer And Pad U2-5(2686.58mil,3440.3mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-3(2686.58mil,3479.7mil) on Top Layer And Pad U2-4(2686.58mil,3460mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-2(2686.58mil,3499.4mil) on Top Layer And Pad U2-3(2686.58mil,3479.7mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.676mil < 10mil) Between Pad U2-1(2686.58mil,3519.1mil) on Top Layer And Pad U2-2(2686.58mil,3499.4mil) on Top Layer [Top Solder] Mask Sliver [0.676mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad IC2-5(3070mil,3945.118mil) on Top Layer And Pad IC2-6(3032.598mil,3945.118mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad IC2-4(3107.402mil,3945.118mil) on Top Layer And Pad IC2-5(3070mil,3945.118mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.762mil < 10mil) Between Via (3140mil,3917mil) from Top Layer to Bottom Layer And Pad IC2-4(3107.402mil,3945.118mil) on Top Layer [Top Solder] Mask Sliver [4.762mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad IC2-2(3070mil,3834.882mil) on Top Layer And Pad IC2-3(3107.402mil,3834.882mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad IC2-1(3032.598mil,3834.882mil) on Top Layer And Pad IC2-2(3070mil,3834.882mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.329mil < 10mil) Between Via (2979mil,3959mil) from Top Layer to Bottom Layer And Pad L1-1(2906.97mil,3958.954mil) on Top Layer [Top Solder] Mask Sliver [5.329mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.875mil < 10mil) Between Pad USB1-N(2493.11mil,3676.732mil) on Multi-Layer And Pad USB1-A1(2515.158mil,3643.268mil) on Top Layer [Top Solder] Mask Sliver [6.875mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.007mil < 10mil) Between Pad USB1-N(2493.11mil,3393.268mil) on Multi-Layer And Pad USB1-A12(2515.158mil,3426.732mil) on Top Layer [Top Solder] Mask Sliver [1.007mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.275mil < 10mil) Between Pad USB1-N(2493.11mil,3393.268mil) on Multi-Layer And Pad USB1-0(2443.898mil,3372.402mil) on Multi-Layer [Top Solder] Mask Sliver [9.274mil] / [Bottom Solder] Mask Sliver [9.274mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.599mil < 10mil) Between Pad USB1-N(2493.11mil,3393.268mil) on Multi-Layer And Pad USB1-B1(2467.52mil,3424.764mil) on Multi-Layer [Top Solder] Mask Sliver [2.599mil] / [Bottom Solder] Mask Sliver [2.599mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.991mil < 10mil) Between Pad USB1-N(2493.11mil,3676.732mil) on Multi-Layer And Pad USB1-B12(2467.52mil,3645.236mil) on Multi-Layer [Top Solder] Mask Sliver [6.991mil] / [Bottom Solder] Mask Sliver [6.991mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.43mil < 10mil) Between Via (2788.114mil,3610.138mil) from Top Layer to Bottom Layer And Via (2765.3mil,3590mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.43mil] / [Bottom Solder] Mask Sliver [2.43mil]
Rule Violations :109

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Arc (3390mil,3302.992mil) on Top Overlay And Pad Q1-1(3410mil,3277.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Arc (3520mil,2972.008mil) on Top Overlay And Pad Q2-1(3500mil,2997.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.913mil < 10mil) Between Arc (3005mil,3825mil) on Top Overlay And Pad IC2-1(3032.598mil,3834.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.913mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.382mil < 10mil) Between Track (3353mil,3484mil)(3353mil,3566mil) on Top Overlay And Pad C8-1(3389.882mil,3525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3353mil,3484mil)(3420mil,3484mil) on Top Overlay And Pad C8-1(3389.882mil,3525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.618mil < 10mil) Between Track (3425mil,3525mil)(3440mil,3525mil) on Top Overlay And Pad C8-1(3389.882mil,3525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.618mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3353mil,3566mil)(3420mil,3566mil) on Top Overlay And Pad C8-1(3389.882mil,3525mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.614mil < 10mil) Between Track (3450mil,3525mil)(3465mil,3525mil) on Top Overlay And Pad C8-2(3500.114mil,3524.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.386mil < 10mil) Between Track (3537mil,3484mil)(3537mil,3566mil) on Top Overlay And Pad C8-2(3500.114mil,3524.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (3470mil,3484mil)(3537mil,3484mil) on Top Overlay And Pad C8-2(3500.114mil,3524.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (3470mil,3566mil)(3537mil,3566mil) on Top Overlay And Pad C8-2(3500.114mil,3524.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.382mil < 10mil) Between Track (3353mil,3359mil)(3353mil,3441mil) on Top Overlay And Pad C9-1(3389.882mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Q1" (3383mil,3338mil) on Top Overlay And Pad C9-1(3389.882mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.618mil < 10mil) Between Track (3425mil,3400mil)(3440mil,3400mil) on Top Overlay And Pad C9-1(3389.882mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.618mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3353mil,3441mil)(3420mil,3441mil) on Top Overlay And Pad C9-1(3389.882mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3353mil,3359mil)(3420mil,3359mil) on Top Overlay And Pad C9-1(3389.882mil,3400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.614mil < 10mil) Between Track (3450mil,3400mil)(3465mil,3400mil) on Top Overlay And Pad C9-2(3500.114mil,3399.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.386mil < 10mil) Between Track (3537mil,3359mil)(3537mil,3441mil) on Top Overlay And Pad C9-2(3500.114mil,3399.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (3470mil,3441mil)(3537mil,3441mil) on Top Overlay And Pad C9-2(3500.114mil,3399.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (3470mil,3359mil)(3537mil,3359mil) on Top Overlay And Pad C9-2(3500.114mil,3399.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2990.004mil,3231mil)(3029.826mil,3231mil) on Top Overlay And Pad C5-1(3014.234mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2990.004mil,3279mil)(3029.826mil,3279mil) on Top Overlay And Pad C5-1(3014.234mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (2990.004mil,3231mil)(2990.004mil,3279mil) on Top Overlay And Pad C5-1(3014.234mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.592mil < 10mil) Between Track (3041.826mil,3255mil)(3044.826mil,3255mil) on Top Overlay And Pad C5-1(3014.234mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.592mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3059.826mil,3231mil)(3099.648mil,3231mil) on Top Overlay And Pad C5-2(3075.416mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.59mil < 10mil) Between Track (3044.826mil,3255mil)(3047.826mil,3255mil) on Top Overlay And Pad C5-2(3075.416mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3059.826mil,3279mil)(3099.648mil,3279mil) on Top Overlay And Pad C5-2(3075.416mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3099.648mil,3231mil)(3099.648mil,3279mil) on Top Overlay And Pad C5-2(3075.416mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.618mil < 10mil) Between Track (3049.882mil,3380mil)(3064.882mil,3380mil) on Top Overlay And Pad C6-1(3100mil,3380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.618mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.382mil < 10mil) Between Track (3136.882mil,3339mil)(3136.882mil,3421mil) on Top Overlay And Pad C6-1(3100mil,3380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3069.882mil,3339mil)(3136.882mil,3339mil) on Top Overlay And Pad C6-1(3100mil,3380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3069.882mil,3421mil)(3136.882mil,3421mil) on Top Overlay And Pad C6-1(3100mil,3380mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.386mil < 10mil) Between Track (2952.882mil,3339mil)(2952.882mil,3421mil) on Top Overlay And Pad C6-2(2989.768mil,3380.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (2952.882mil,3339mil)(3019.882mil,3339mil) on Top Overlay And Pad C6-2(2989.768mil,3380.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (2952.882mil,3421mil)(3019.882mil,3421mil) on Top Overlay And Pad C6-2(2989.768mil,3380.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.614mil < 10mil) Between Track (3024.882mil,3380mil)(3039.882mil,3380mil) on Top Overlay And Pad C6-2(2989.768mil,3380.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.614mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (2983.596mil,3480.996mil)(3032.596mil,3480.996mil) on Top Overlay And Pad C7-2(3010.196mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (2983.596mil,3548.996mil)(3032.596mil,3548.996mil) on Top Overlay And Pad C7-2(3010.196mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.1mil < 10mil) Between Track (2983.596mil,3480.996mil)(2983.596mil,3548.996mil) on Top Overlay And Pad C7-2(3010.196mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.9mil < 10mil) Between Track (3037.596mil,3514.996mil)(3042.596mil,3514.996mil) on Top Overlay And Pad C7-2(3010.196mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.904mil < 10mil) Between Track (3052.596mil,3514.996mil)(3057.596mil,3514.996mil) on Top Overlay And Pad C7-1(3085mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (3062.596mil,3480.996mil)(3111.596mil,3480.996mil) on Top Overlay And Pad C7-1(3085mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (3062.596mil,3548.996mil)(3111.596mil,3548.996mil) on Top Overlay And Pad C7-1(3085mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.096mil < 10mil) Between Track (3111.596mil,3480.996mil)(3111.596mil,3548.996mil) on Top Overlay And Pad C7-1(3085mil,3515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.64mil < 10mil) Between Track (3295mil,3630mil)(3295mil,3750mil) on Top Overlay And Pad E1-2(3344.14mil,3690.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.64mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.762mil < 10mil) Between Track (3525mil,3630mil)(3545mil,3650mil) on Top Overlay And Pad E1-1(3485.872mil,3690.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.762mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.754mil < 10mil) Between Track (3525mil,3750mil)(3545mil,3730mil) on Top Overlay And Pad E1-1(3485.872mil,3690.006mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.753mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.544mil < 10mil) Between Track (3694.138mil,2961.378mil)(3694.138mil,3008.622mil) on Top Overlay And Pad LED2-1(3670.594mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.544mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (3655.006mil,3008.622mil)(3694.138mil,3008.622mil) on Top Overlay And Pad LED2-1(3670.594mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (3655.006mil,2961.378mil)(3694.138mil,2961.378mil) on Top Overlay And Pad LED2-1(3670.594mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.542mil < 10mil) Between Track (3585.87mil,2961.378mil)(3585.87mil,3008.622mil) on Top Overlay And Pad LED2-2(3609.412mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (3575.004mil,3008.622mil)(3625.006mil,3008.622mil) on Top Overlay And Pad LED2-2(3609.412mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (3575.004mil,2961.378mil)(3625.006mil,2961.378mil) on Top Overlay And Pad LED2-2(3609.412mil,2985mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.544mil < 10mil) Between Track (3694.138mil,3174.128mil)(3694.138mil,3221.372mil) on Top Overlay And Pad LED3-1(3670.594mil,3197.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.544mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (3655.006mil,3174.128mil)(3694.138mil,3174.128mil) on Top Overlay And Pad LED3-1(3670.594mil,3197.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (3655.006mil,3221.372mil)(3694.138mil,3221.372mil) on Top Overlay And Pad LED3-1(3670.594mil,3197.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.542mil < 10mil) Between Track (3585.87mil,3174.128mil)(3585.87mil,3221.372mil) on Top Overlay And Pad LED3-2(3609.412mil,3197.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (3575.004mil,3174.128mil)(3625.006mil,3174.128mil) on Top Overlay And Pad LED3-2(3609.412mil,3197.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (3575.004mil,3221.372mil)(3625.006mil,3221.372mil) on Top Overlay And Pad LED3-2(3609.412mil,3197.75mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (3575.004mil,3706mil)(3575.004mil,3754mil) on Top Overlay And Pad R1-1(3599.234mil,3730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3613.826mil,3754mil)(3684.648mil,3754mil) on Top Overlay And Pad R1-1(3599.234mil,3730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3614.826mil,3706mil)(3684.648mil,3706mil) on Top Overlay And Pad R1-1(3599.234mil,3730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3754mil)(3614.826mil,3754mil) on Top Overlay And Pad R1-1(3599.234mil,3730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3706mil)(3614.826mil,3706mil) on Top Overlay And Pad R1-1(3599.234mil,3730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3684.648mil,3706mil)(3684.648mil,3754mil) on Top Overlay And Pad R1-2(3660.416mil,3730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3613.826mil,3754mil)(3684.648mil,3754mil) on Top Overlay And Pad R1-2(3660.416mil,3730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3614.826mil,3706mil)(3684.648mil,3706mil) on Top Overlay And Pad R1-2(3660.416mil,3730mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (3575.004mil,3599.626mil)(3575.004mil,3647.626mil) on Top Overlay And Pad R2-1(3599.234mil,3623.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3613.826mil,3647.626mil)(3684.648mil,3647.626mil) on Top Overlay And Pad R2-1(3599.234mil,3623.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3647.626mil)(3614.826mil,3647.626mil) on Top Overlay And Pad R2-1(3599.234mil,3623.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3614.826mil,3599.626mil)(3684.648mil,3599.626mil) on Top Overlay And Pad R2-1(3599.234mil,3623.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3599.626mil)(3614.826mil,3599.626mil) on Top Overlay And Pad R2-1(3599.234mil,3623.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3684.648mil,3599.626mil)(3684.648mil,3647.626mil) on Top Overlay And Pad R2-2(3660.416mil,3623.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3613.826mil,3647.626mil)(3684.648mil,3647.626mil) on Top Overlay And Pad R2-2(3660.416mil,3623.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3614.826mil,3599.626mil)(3684.648mil,3599.626mil) on Top Overlay And Pad R2-2(3660.416mil,3623.626mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (3575.004mil,3493.25mil)(3575.004mil,3541.25mil) on Top Overlay And Pad R3-1(3599.234mil,3517.25mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3614.826mil,3493.25mil)(3684.648mil,3493.25mil) on Top Overlay And Pad R3-1(3599.234mil,3517.25mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3493.25mil)(3614.826mil,3493.25mil) on Top Overlay And Pad R3-1(3599.234mil,3517.25mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3613.826mil,3541.25mil)(3684.648mil,3541.25mil) on Top Overlay And Pad R3-1(3599.234mil,3517.25mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3541.25mil)(3614.826mil,3541.25mil) on Top Overlay And Pad R3-1(3599.234mil,3517.25mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3684.648mil,3493.25mil)(3684.648mil,3541.25mil) on Top Overlay And Pad R3-2(3660.416mil,3517.25mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3614.826mil,3493.25mil)(3684.648mil,3493.25mil) on Top Overlay And Pad R3-2(3660.416mil,3517.25mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3613.826mil,3541.25mil)(3684.648mil,3541.25mil) on Top Overlay And Pad R3-2(3660.416mil,3517.25mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3684.648mil,3386.876mil)(3684.648mil,3434.876mil) on Top Overlay And Pad R4-1(3660.416mil,3410.876mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3386.876mil)(3645.826mil,3386.876mil) on Top Overlay And Pad R4-1(3660.416mil,3410.876mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3575.004mil,3434.876mil)(3644.826mil,3434.876mil) on Top Overlay And Pad R4-1(3660.416mil,3410.876mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3644.826mil,3386.876mil)(3684.648mil,3386.876mil) on Top Overlay And Pad R4-1(3660.416mil,3410.876mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3644.826mil,3434.876mil)(3684.648mil,3434.876mil) on Top Overlay And Pad R4-1(3660.416mil,3410.876mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (3575.004mil,3386.876mil)(3575.004mil,3434.876mil) on Top Overlay And Pad R4-2(3599.234mil,3410.876mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3386.876mil)(3645.826mil,3386.876mil) on Top Overlay And Pad R4-2(3599.234mil,3410.876mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3434.876mil)(3644.826mil,3434.876mil) on Top Overlay And Pad R4-2(3599.234mil,3410.876mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (3184.588mil,3381mil)(3184.588mil,3429mil) on Top Overlay And Pad R9-1(3208.818mil,3405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3184.588mil,3429mil)(3224.41mil,3429mil) on Top Overlay And Pad R9-1(3208.818mil,3405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3184.588mil,3381mil)(3224.41mil,3381mil) on Top Overlay And Pad R9-1(3208.818mil,3405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3223.41mil,3429mil)(3294.232mil,3429mil) on Top Overlay And Pad R9-1(3208.818mil,3405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3224.41mil,3381mil)(3294.232mil,3381mil) on Top Overlay And Pad R9-1(3208.818mil,3405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3294.232mil,3381mil)(3294.232mil,3429mil) on Top Overlay And Pad R9-2(3270mil,3405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3223.41mil,3429mil)(3294.232mil,3429mil) on Top Overlay And Pad R9-2(3270mil,3405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3224.41mil,3381mil)(3294.232mil,3381mil) on Top Overlay And Pad R9-2(3270mil,3405mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (3575.004mil,3067.752mil)(3575.004mil,3115.752mil) on Top Overlay And Pad R7-1(3599.234mil,3091.752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3613.826mil,3115.752mil)(3684.648mil,3115.752mil) on Top Overlay And Pad R7-1(3599.234mil,3091.752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3614.826mil,3067.752mil)(3684.648mil,3067.752mil) on Top Overlay And Pad R7-1(3599.234mil,3091.752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3115.752mil)(3614.826mil,3115.752mil) on Top Overlay And Pad R7-1(3599.234mil,3091.752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3067.752mil)(3614.826mil,3067.752mil) on Top Overlay And Pad R7-1(3599.234mil,3091.752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3684.648mil,3067.752mil)(3684.648mil,3115.752mil) on Top Overlay And Pad R7-2(3660.416mil,3091.752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3613.826mil,3115.752mil)(3684.648mil,3115.752mil) on Top Overlay And Pad R7-2(3660.416mil,3091.752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3614.826mil,3067.752mil)(3684.648mil,3067.752mil) on Top Overlay And Pad R7-2(3660.416mil,3091.752mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (3575.004mil,3280.502mil)(3575.004mil,3328.502mil) on Top Overlay And Pad R8-1(3599.234mil,3304.502mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3613.826mil,3328.502mil)(3684.648mil,3328.502mil) on Top Overlay And Pad R8-1(3599.234mil,3304.502mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3328.502mil)(3614.826mil,3328.502mil) on Top Overlay And Pad R8-1(3599.234mil,3304.502mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3614.826mil,3280.502mil)(3684.648mil,3280.502mil) on Top Overlay And Pad R8-1(3599.234mil,3304.502mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3575.004mil,3280.502mil)(3614.826mil,3280.502mil) on Top Overlay And Pad R8-1(3599.234mil,3304.502mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3684.648mil,3280.502mil)(3684.648mil,3328.502mil) on Top Overlay And Pad R8-2(3660.416mil,3304.502mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3613.826mil,3328.502mil)(3684.648mil,3328.502mil) on Top Overlay And Pad R8-2(3660.416mil,3304.502mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3614.826mil,3280.502mil)(3684.648mil,3280.502mil) on Top Overlay And Pad R8-2(3660.416mil,3304.502mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (3184.588mil,3246mil)(3184.588mil,3294mil) on Top Overlay And Pad R11-1(3208.818mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3184.588mil,3246mil)(3224.41mil,3246mil) on Top Overlay And Pad R11-1(3208.818mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3184.588mil,3294mil)(3224.41mil,3294mil) on Top Overlay And Pad R11-1(3208.818mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3224.41mil,3246mil)(3294.232mil,3246mil) on Top Overlay And Pad R11-1(3208.818mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3223.41mil,3294mil)(3294.232mil,3294mil) on Top Overlay And Pad R11-1(3208.818mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3294.232mil,3246mil)(3294.232mil,3294mil) on Top Overlay And Pad R11-2(3270mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3224.41mil,3246mil)(3294.232mil,3246mil) on Top Overlay And Pad R11-2(3270mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3223.41mil,3294mil)(3294.232mil,3294mil) on Top Overlay And Pad R11-2(3270mil,3270mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (3184.588mil,3111mil)(3184.588mil,3159mil) on Top Overlay And Pad R13-1(3208.818mil,3135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3184.588mil,3111mil)(3224.41mil,3111mil) on Top Overlay And Pad R13-1(3208.818mil,3135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3184.588mil,3159mil)(3224.41mil,3159mil) on Top Overlay And Pad R13-1(3208.818mil,3135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3224.41mil,3111mil)(3294.232mil,3111mil) on Top Overlay And Pad R13-1(3208.818mil,3135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3223.41mil,3159mil)(3294.232mil,3159mil) on Top Overlay And Pad R13-1(3208.818mil,3135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3294.232mil,3111mil)(3294.232mil,3159mil) on Top Overlay And Pad R13-2(3270mil,3135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3224.41mil,3111mil)(3294.232mil,3111mil) on Top Overlay And Pad R13-2(3270mil,3135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3223.41mil,3159mil)(3294.232mil,3159mil) on Top Overlay And Pad R13-2(3270mil,3135mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.258mil < 10mil) Between Track (5200.196mil,3363.56mil)(5233mil,3363.56mil) on Top Overlay And Pad SW1-1(5275.786mil,3332.686mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Track (5200.196mil,3611.59mil)(5233mil,3611.59mil) on Top Overlay And Pad SW1-2(5275mil,3645mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.369mil < 10mil) Between Track (3800.67mil,3025.946mil)(3800.67mil,3055.946mil) on Top Overlay And Pad U1-14(3796.34mil,3090mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.369mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.369mil < 10mil) Between Track (4500.67mil,3025.946mil)(4500.67mil,3055.946mil) on Top Overlay And Pad U1-25(4505mil,3090mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.369mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3560.944mil,3808.11mil)(3560.944mil,4071.89mil) on Top Overlay And Pad V1-1(3620mil,3849.448mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3560.944mil,3808.11mil)(3560.944mil,4071.89mil) on Top Overlay And Pad V1-2(3620mil,3940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Track (3560.944mil,3808.11mil)(3560.944mil,4071.89mil) on Top Overlay And Pad V1-3(3620mil,4030.552mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.873mil < 10mil) Between Track (3450.708mil,3808.11mil)(3450.708mil,4071.89mil) on Top Overlay And Pad V1-4(3391.654mil,3940mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.873mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.898mil < 10mil) Between Track (2870mil,3005mil)(2875mil,3005mil) on Top Overlay And Pad C1-2(2902.398mil,3004.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.102mil < 10mil) Between Track (2929mil,2971mil)(2929mil,3039mil) on Top Overlay And Pad C1-2(2902.398mil,3004.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (2880mil,2971mil)(2929mil,2971mil) on Top Overlay And Pad C1-2(2902.398mil,3004.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (2880mil,3039mil)(2929mil,3039mil) on Top Overlay And Pad C1-2(2902.398mil,3004.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.904mil < 10mil) Between Track (2855mil,3005mil)(2860mil,3005mil) on Top Overlay And Pad C1-1(2827.596mil,3004.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (2801mil,2971mil)(2850mil,2971mil) on Top Overlay And Pad C1-1(2827.596mil,3004.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.096mil < 10mil) Between Track (2801mil,2971mil)(2801mil,3039mil) on Top Overlay And Pad C1-1(2827.596mil,3004.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (2801mil,3039mil)(2850mil,3039mil) on Top Overlay And Pad C1-1(2827.596mil,3004.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.898mil < 10mil) Between Track (2870mil,3135mil)(2875mil,3135mil) on Top Overlay And Pad C2-2(2902.398mil,3134.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.102mil < 10mil) Between Track (2929mil,3101mil)(2929mil,3169mil) on Top Overlay And Pad C2-2(2902.398mil,3134.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (2880mil,3101mil)(2929mil,3101mil) on Top Overlay And Pad C2-2(2902.398mil,3134.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (2880mil,3169mil)(2929mil,3169mil) on Top Overlay And Pad C2-2(2902.398mil,3134.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.904mil < 10mil) Between Track (2855mil,3135mil)(2860mil,3135mil) on Top Overlay And Pad C2-1(2827.596mil,3134.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (2801mil,3101mil)(2850mil,3101mil) on Top Overlay And Pad C2-1(2827.596mil,3134.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (2801mil,3169mil)(2850mil,3169mil) on Top Overlay And Pad C2-1(2827.596mil,3134.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.096mil < 10mil) Between Track (2801mil,3101mil)(2801mil,3169mil) on Top Overlay And Pad C2-1(2827.596mil,3134.996mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.898mil < 10mil) Between Track (3225mil,3830mil)(3230mil,3830mil) on Top Overlay And Pad C3-2(3197.602mil,3830.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.102mil < 10mil) Between Track (3171mil,3796mil)(3171mil,3864mil) on Top Overlay And Pad C3-2(3197.602mil,3830.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (3171mil,3796mil)(3220mil,3796mil) on Top Overlay And Pad C3-2(3197.602mil,3830.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (3171mil,3864mil)(3220mil,3864mil) on Top Overlay And Pad C3-2(3197.602mil,3830.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.904mil < 10mil) Between Track (3240mil,3830mil)(3245mil,3830mil) on Top Overlay And Pad C3-1(3272.404mil,3830.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.096mil < 10mil) Between Track (3299mil,3796mil)(3299mil,3864mil) on Top Overlay And Pad C3-1(3272.404mil,3830.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (3250mil,3796mil)(3299mil,3796mil) on Top Overlay And Pad C3-1(3272.404mil,3830.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (3250mil,3864mil)(3299mil,3864mil) on Top Overlay And Pad C3-1(3272.404mil,3830.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.898mil < 10mil) Between Track (3222.398mil,3934.996mil)(3227.398mil,3934.996mil) on Top Overlay And Pad C4-2(3195mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.102mil < 10mil) Between Track (3168.398mil,3900.996mil)(3168.398mil,3968.996mil) on Top Overlay And Pad C4-2(3195mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (3168.398mil,3900.996mil)(3217.398mil,3900.996mil) on Top Overlay And Pad C4-2(3195mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (3168.398mil,3968.996mil)(3217.398mil,3968.996mil) on Top Overlay And Pad C4-2(3195mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.906mil < 10mil) Between Track (3237.398mil,3934.996mil)(3242.398mil,3934.996mil) on Top Overlay And Pad C4-1(3269.804mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.094mil < 10mil) Between Track (3296.398mil,3900.996mil)(3296.398mil,3968.996mil) on Top Overlay And Pad C4-1(3269.804mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.094mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.004mil < 10mil) Between Track (3247.398mil,3900.996mil)(3296.398mil,3900.996mil) on Top Overlay And Pad C4-1(3269.804mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Track (3247.398mil,3968.996mil)(3296.398mil,3968.996mil) on Top Overlay And Pad C4-1(3269.804mil,3935mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.343mil < 10mil) Between Text "U2" (2640mil,3605mil) on Top Overlay And Pad D1-1(2688.19mil,3705mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3222.5mil,4005mil)(3222.5mil,4095mil) on Top Overlay And Pad F1-2(3185mil,4050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3117.5mil,4005mil)(3207.5mil,4005mil) on Top Overlay And Pad F1-2(3185mil,4050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3182.5mil,4005mil)(3222.5mil,4005mil) on Top Overlay And Pad F1-2(3185mil,4050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3182.5mil,4095mil)(3222.5mil,4095mil) on Top Overlay And Pad F1-2(3185mil,4050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3012.5mil,4005mil)(3012.5mil,4095mil) on Top Overlay And Pad F1-1(3050mil,4050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3012.5mil,4005mil)(3052.5mil,4005mil) on Top Overlay And Pad F1-1(3050mil,4050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3012.5mil,4095mil)(3052.5mil,4095mil) on Top Overlay And Pad F1-1(3050mil,4050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Track (3027.5mil,4095mil)(3117.5mil,4095mil) on Top Overlay And Pad F1-1(3050mil,4050mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.883mil < 10mil) Between Track (2556.574mil,3170mil)(2753.426mil,3170mil) on Top Overlay And Pad IC1-5(2730mil,3213.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.883mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.883mil < 10mil) Between Track (2556.574mil,3170mil)(2753.426mil,3170mil) on Top Overlay And Pad IC1-6(2680mil,3213.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.883mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.883mil < 10mil) Between Track (2556.574mil,3170mil)(2753.426mil,3170mil) on Top Overlay And Pad IC1-7(2630mil,3213.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.883mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.883mil < 10mil) Between Track (2556.574mil,3170mil)(2753.426mil,3170mil) on Top Overlay And Pad IC1-8(2580mil,3213.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.883mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.883mil < 10mil) Between Track (2556.574mil,3050mil)(2753.426mil,3050mil) on Top Overlay And Pad IC1-4(2730mil,3006.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.883mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.883mil < 10mil) Between Track (2556.574mil,3050mil)(2753.426mil,3050mil) on Top Overlay And Pad IC1-3(2680mil,3006.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.883mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.883mil < 10mil) Between Track (2556.574mil,3050mil)(2753.426mil,3050mil) on Top Overlay And Pad IC1-2(2630mil,3006.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.883mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.976mil < 10mil) Between Track (2556.574mil,3050mil)(2753.426mil,3050mil) on Top Overlay And Pad IC1-1(2580mil,3006.654mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.559mil < 10mil) Between Track (3008.976mil,3910mil)(3131.024mil,3910mil) on Top Overlay And Pad IC2-6(3032.598mil,3945.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.559mil < 10mil) Between Track (3008.976mil,3910mil)(3131.024mil,3910mil) on Top Overlay And Pad IC2-5(3070mil,3945.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.559mil < 10mil) Between Track (3008.976mil,3910mil)(3131.024mil,3910mil) on Top Overlay And Pad IC2-4(3107.402mil,3945.118mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.559mil < 10mil) Between Track (3008.976mil,3870mil)(3131.024mil,3870mil) on Top Overlay And Pad IC2-3(3107.402mil,3834.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.559mil < 10mil) Between Track (3008.976mil,3870mil)(3131.024mil,3870mil) on Top Overlay And Pad IC2-2(3070mil,3834.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.559mil < 10mil) Between Track (3008.976mil,3870mil)(3131.024mil,3870mil) on Top Overlay And Pad IC2-1(3032.598mil,3834.882mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.999mil < 10mil) Between Track (2925.6mil,4030.308mil)(2925.6mil,4089.906mil) on Top Overlay And Pad L1-1(2906.97mil,3958.954mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.999mil < 10mil) Between Track (2925.6mil,3828mil)(2925.6mil,3887.6mil) on Top Overlay And Pad L1-1(2906.97mil,3958.954mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.633mil < 10mil) Between Text "IC2" (2995mil,3860mil) on Top Overlay And Pad L1-1(2906.97mil,3958.954mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.633mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.999mil < 10mil) Between Track (2640.072mil,4030.308mil)(2640.072mil,4089.906mil) on Top Overlay And Pad L1-2(2658.702mil,3958.954mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.999mil < 10mil) Between Track (2640.072mil,3828mil)(2640.072mil,3887.6mil) on Top Overlay And Pad L1-2(2658.702mil,3958.954mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.999mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.544mil < 10mil) Between Track (3109.138mil,2971.382mil)(3109.138mil,3018.626mil) on Top Overlay And Pad LED1-1(3085.594mil,2995.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.544mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (3070.006mil,3018.626mil)(3109.138mil,3018.626mil) on Top Overlay And Pad LED1-1(3085.594mil,2995.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (3070.006mil,2971.382mil)(3109.138mil,2971.382mil) on Top Overlay And Pad LED1-1(3085.594mil,2995.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.542mil < 10mil) Between Track (3000.87mil,2971.382mil)(3000.87mil,3018.626mil) on Top Overlay And Pad LED1-2(3024.412mil,2995.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (2990.004mil,3018.626mil)(3040.006mil,3018.626mil) on Top Overlay And Pad LED1-2(3024.412mil,2995.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.622mil < 10mil) Between Track (2990.004mil,2971.382mil)(3040.006mil,2971.382mil) on Top Overlay And Pad LED1-2(3024.412mil,2995.004mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.622mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2990.004mil,3101.192mil)(3029.826mil,3101.192mil) on Top Overlay And Pad R5-1(3014.234mil,3125.192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2990.004mil,3149.192mil)(3029.826mil,3149.192mil) on Top Overlay And Pad R5-1(3014.234mil,3125.192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (2990.004mil,3101.192mil)(2990.004mil,3149.192mil) on Top Overlay And Pad R5-1(3014.234mil,3125.192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3029.826mil,3101.192mil)(3099.648mil,3101.192mil) on Top Overlay And Pad R5-1(3014.234mil,3125.192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3028.826mil,3149.192mil)(3099.648mil,3149.192mil) on Top Overlay And Pad R5-1(3014.234mil,3125.192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3099.648mil,3101.192mil)(3099.648mil,3149.192mil) on Top Overlay And Pad R5-2(3075.416mil,3125.192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3029.826mil,3101.192mil)(3099.648mil,3101.192mil) on Top Overlay And Pad R5-2(3075.416mil,3125.192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3028.826mil,3149.192mil)(3099.648mil,3149.192mil) on Top Overlay And Pad R5-2(3075.416mil,3125.192mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (3184.588mil,2976mil)(3184.588mil,3024mil) on Top Overlay And Pad R6-1(3208.818mil,3000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3184.588mil,3024mil)(3224.41mil,3024mil) on Top Overlay And Pad R6-1(3208.818mil,3000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3184.588mil,2976mil)(3224.41mil,2976mil) on Top Overlay And Pad R6-1(3208.818mil,3000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3223.41mil,3024mil)(3294.232mil,3024mil) on Top Overlay And Pad R6-1(3208.818mil,3000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3224.41mil,2976mil)(3294.232mil,2976mil) on Top Overlay And Pad R6-1(3208.818mil,3000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3294.232mil,2976mil)(3294.232mil,3024mil) on Top Overlay And Pad R6-2(3270mil,3000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3223.41mil,3024mil)(3294.232mil,3024mil) on Top Overlay And Pad R6-2(3270mil,3000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3224.41mil,2976mil)(3294.232mil,2976mil) on Top Overlay And Pad R6-2(3270mil,3000mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (3184.588mil,3516mil)(3184.588mil,3564mil) on Top Overlay And Pad R10-1(3208.818mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3184.588mil,3564mil)(3224.41mil,3564mil) on Top Overlay And Pad R10-1(3208.818mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3184.588mil,3516mil)(3224.41mil,3516mil) on Top Overlay And Pad R10-1(3208.818mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3223.41mil,3564mil)(3294.232mil,3564mil) on Top Overlay And Pad R10-1(3208.818mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3224.41mil,3516mil)(3294.232mil,3516mil) on Top Overlay And Pad R10-1(3208.818mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3294.232mil,3516mil)(3294.232mil,3564mil) on Top Overlay And Pad R10-2(3270mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3223.41mil,3564mil)(3294.232mil,3564mil) on Top Overlay And Pad R10-2(3270mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3224.41mil,3516mil)(3294.232mil,3516mil) on Top Overlay And Pad R10-2(3270mil,3540mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3095.178mil,3671mil)(3095.178mil,3719mil) on Top Overlay And Pad R12-1(3119.41mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (3135mil,3671mil)(3204.822mil,3671mil) on Top Overlay And Pad R12-1(3119.41mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3095.178mil,3671mil)(3135mil,3671mil) on Top Overlay And Pad R12-1(3119.41mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3134mil,3719mil)(3204.822mil,3719mil) on Top Overlay And Pad R12-1(3119.41mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3095.178mil,3719mil)(3135mil,3719mil) on Top Overlay And Pad R12-1(3119.41mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (3204.822mil,3671mil)(3204.822mil,3719mil) on Top Overlay And Pad R12-2(3180.59mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3135mil,3671mil)(3204.822mil,3671mil) on Top Overlay And Pad R12-2(3180.59mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (3134mil,3719mil)(3204.822mil,3719mil) on Top Overlay And Pad R12-2(3180.59mil,3695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2804.588mil,3231mil)(2844.41mil,3231mil) on Top Overlay And Pad R14-1(2828.818mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2804.588mil,3279mil)(2844.41mil,3279mil) on Top Overlay And Pad R14-1(2828.818mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (2804.588mil,3231mil)(2804.588mil,3279mil) on Top Overlay And Pad R14-1(2828.818mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (2844.41mil,3231mil)(2914.232mil,3231mil) on Top Overlay And Pad R14-1(2828.818mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2843.41mil,3279mil)(2914.232mil,3279mil) on Top Overlay And Pad R14-1(2828.818mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (2914.232mil,3231mil)(2914.232mil,3279mil) on Top Overlay And Pad R14-2(2890mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2844.41mil,3231mil)(2914.232mil,3231mil) on Top Overlay And Pad R14-2(2890mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (2843.41mil,3279mil)(2914.232mil,3279mil) on Top Overlay And Pad R14-2(2890mil,3255mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.019mil < 10mil) Between Track (4885.768mil,3709mil)(4955.59mil,3709mil) on Top Overlay And Pad R15-1(4971.182mil,3685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.23mil < 10mil) Between Track (4995.412mil,3661mil)(4995.412mil,3709mil) on Top Overlay And Pad R15-1(4971.182mil,3685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4885.768mil,3661mil)(4956.59mil,3661mil) on Top Overlay And Pad R15-1(4971.182mil,3685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4955.59mil,3661mil)(4995.412mil,3661mil) on Top Overlay And Pad R15-1(4971.182mil,3685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4955.59mil,3709mil)(4995.412mil,3709mil) on Top Overlay And Pad R15-1(4971.182mil,3685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4885.768mil,3709mil)(4955.59mil,3709mil) on Top Overlay And Pad R15-2(4910mil,3685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.232mil < 10mil) Between Track (4885.768mil,3661mil)(4885.768mil,3709mil) on Top Overlay And Pad R15-2(4910mil,3685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.232mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4885.768mil,3661mil)(4956.59mil,3661mil) on Top Overlay And Pad R15-2(4910mil,3685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5820mil,3291.102mil)(5820mil,3321.654mil) on Top Overlay And Pad JP2-1(5820mil,3360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mil < 10mil) Between Track (5820mil,3398.662mil)(5820mil,3421.182mil) on Top Overlay And Pad JP2-1(5820mil,3360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.13mil < 10mil) Between Track (5858.662mil,3321.654mil)(5859.212mil,3322.204mil) on Top Overlay And Pad JP2-1(5820mil,3360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.35mil < 10mil) Between Track (5858.662mil,3398.662mil)(5859.212mil,3399.212mil) on Top Overlay And Pad JP2-1(5820mil,3360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.748mil < 10mil) Between Track (5859.212mil,3322.204mil)(5859.212mil,3399.212mil) on Top Overlay And Pad JP2-1(5820mil,3360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5820mil,3321.654mil)(5858.662mil,3321.654mil) on Top Overlay And Pad JP2-1(5820mil,3360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mil < 10mil) Between Track (5820mil,3398.662mil)(5858.662mil,3398.662mil) on Top Overlay And Pad JP2-1(5820mil,3360mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mil < 10mil) Between Track (5820mil,3398.662mil)(5820mil,3421.182mil) on Top Overlay And Pad JP2-2(5820mil,3460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5820mil,3495.67mil)(5820mil,3519.212mil) on Top Overlay And Pad JP2-2(5820mil,3460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.88mil < 10mil) Between Track (5859.448mil,3421.182mil)(5859.448mil,3494.646mil) on Top Overlay And Pad JP2-2(5820mil,3460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mil < 10mil) Between Track (5820mil,3421.182mil)(5859.448mil,3421.182mil) on Top Overlay And Pad JP2-2(5820mil,3460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5820mil,3495.196mil)(5858.898mil,3495.196mil) on Top Overlay And Pad JP2-2(5820mil,3460mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (5820mil,3495.67mil)(5820mil,3519.212mil) on Top Overlay And Pad JP2-3(5820mil,3560mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.488mil < 10mil) Between Track (5820mil,3599.056mil)(5820mil,3620.552mil) on Top Overlay And Pad JP2-3(5820mil,3560mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.644mil < 10mil) Between Track (5859.212mil,3520.552mil)(5859.212mil,3598.818mil) on Top Overlay And Pad JP2-3(5820mil,3560mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.668mil < 10mil) Between Track (5820mil,3519.764mil)(5859.212mil,3519.764mil) on Top Overlay And Pad JP2-3(5820mil,3560mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.668mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.488mil < 10mil) Between Track (5820mil,3599.056mil)(5858.976mil,3599.056mil) on Top Overlay And Pad JP2-3(5820mil,3560mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.488mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.976mil < 10mil) Between Track (5820mil,3703.544mil)(5820mil,3760mil) on Top Overlay And Pad JP2-4(5820mil,3660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.88mil < 10mil) Between Track (5820mil,3599.056mil)(5820mil,3620.552mil) on Top Overlay And Pad JP2-4(5820mil,3660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.88mil < 10mil) Between Track (5859.448mil,3621.102mil)(5859.448mil,3701.968mil) on Top Overlay And Pad JP2-4(5820mil,3660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.33mil < 10mil) Between Track (5820mil,3621.102mil)(5859.448mil,3621.102mil) on Top Overlay And Pad JP2-4(5820mil,3660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.33mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.4mil < 10mil) Between Track (5820mil,3701.968mil)(5858.426mil,3701.968mil) on Top Overlay And Pad JP2-4(5820mil,3660mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [3.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5060.788mil,3800mil)(5084.33mil,3800mil) on Top Overlay And Pad JP1-2(5120mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mil < 10mil) Between Track (5158.818mil,3800mil)(5181.338mil,3800mil) on Top Overlay And Pad JP1-2(5120mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5084.804mil,3800mil)(5084.804mil,3838.898mil) on Top Overlay And Pad JP1-2(5120mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mil < 10mil) Between Track (5158.818mil,3800mil)(5158.818mil,3839.448mil) on Top Overlay And Pad JP1-2(5120mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.88mil < 10mil) Between Track (5085.354mil,3839.448mil)(5158.818mil,3839.448mil) on Top Overlay And Pad JP1-2(5120mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mil < 10mil) Between Track (5158.818mil,3800mil)(5181.338mil,3800mil) on Top Overlay And Pad JP1-1(5220mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.35mil < 10mil) Between Track (5180.788mil,3839.212mil)(5181.338mil,3838.662mil) on Top Overlay And Pad JP1-1(5220mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mil < 10mil) Between Track (5181.338mil,3800mil)(5181.338mil,3838.662mil) on Top Overlay And Pad JP1-1(5220mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5258.346mil,3800mil)(5258.346mil,3838.662mil) on Top Overlay And Pad JP1-1(5220mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.13mil < 10mil) Between Track (5257.796mil,3839.212mil)(5258.346mil,3838.662mil) on Top Overlay And Pad JP1-1(5220mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (5258.346mil,3800mil)(5288.898mil,3800mil) on Top Overlay And Pad JP1-1(5220mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.748mil < 10mil) Between Track (5180.788mil,3839.212mil)(5257.796mil,3839.212mil) on Top Overlay And Pad JP1-1(5220mil,3800mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2199.804mil,3352.914mil)(2558.07mil,3352.914mil) on Top Overlay And Pad USB1-0(2344.882mil,3357.834mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2199.804mil,3717.086mil)(2558.07mil,3717.086mil) on Top Overlay And Pad USB1-0(2344.882mil,3712.166mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2558.07mil,3352.914mil)(2558.07mil,3717.086mil) on Top Overlay And Pad USB1-0(2554.134mil,3686.378mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.951mil < 10mil) Between Track (2199.804mil,3717.086mil)(2558.07mil,3717.086mil) on Top Overlay And Pad USB1-0(2554.134mil,3686.378mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2558.07mil,3352.914mil)(2558.07mil,3717.086mil) on Top Overlay And Pad USB1-0(2554.134mil,3383.622mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.951mil < 10mil) Between Track (2199.804mil,3352.914mil)(2558.07mil,3352.914mil) on Top Overlay And Pad USB1-0(2554.134mil,3383.622mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4725.788mil,3805mil)(4749.33mil,3805mil) on Top Overlay And Pad JP3-2(4785mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mil < 10mil) Between Track (4823.818mil,3805mil)(4846.338mil,3805mil) on Top Overlay And Pad JP3-2(4785mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4749.804mil,3805mil)(4749.804mil,3843.898mil) on Top Overlay And Pad JP3-2(4785mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mil < 10mil) Between Track (4823.818mil,3805mil)(4823.818mil,3844.448mil) on Top Overlay And Pad JP3-2(4785mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.25mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.88mil < 10mil) Between Track (4750.354mil,3844.448mil)(4823.818mil,3844.448mil) on Top Overlay And Pad JP3-2(4785mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mil < 10mil) Between Track (4823.818mil,3805mil)(4846.338mil,3805mil) on Top Overlay And Pad JP3-1(4885mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4923.346mil,3805mil)(4953.898mil,3805mil) on Top Overlay And Pad JP3-1(4885mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.35mil < 10mil) Between Track (4845.788mil,3844.212mil)(4846.338mil,3843.662mil) on Top Overlay And Pad JP3-1(4885mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mil < 10mil) Between Track (4846.338mil,3805mil)(4846.338mil,3843.662mil) on Top Overlay And Pad JP3-1(4885mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4923.346mil,3805mil)(4923.346mil,3843.662mil) on Top Overlay And Pad JP3-1(4885mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.13mil < 10mil) Between Track (4922.796mil,3844.212mil)(4923.346mil,3843.662mil) on Top Overlay And Pad JP3-1(4885mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.748mil < 10mil) Between Track (4845.788mil,3844.212mil)(4922.796mil,3844.212mil) on Top Overlay And Pad JP3-1(4885mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.22mil < 10mil) Between Track (4725.788mil,3805mil)(4749.33mil,3805mil) on Top Overlay And Pad JP3-3(4685mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.22mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.432mil < 10mil) Between Track (4645mil,3805mil)(4645mil,3845mil) on Top Overlay And Pad JP3-3(4685mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.432mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.219mil < 10mil) Between Track (4725mil,3845mil)(4725.788mil,3805mil) on Top Overlay And Pad JP3-3(4685mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.219mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.432mil < 10mil) Between Track (4625.788mil,3805mil)(4645mil,3805mil) on Top Overlay And Pad JP3-3(4685mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.432mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.432mil < 10mil) Between Track (4645mil,3845mil)(4725mil,3845mil) on Top Overlay And Pad JP3-3(4685mil,3805mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.432mil]
Rule Violations :310

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (2.852mil < 10mil) Between Text "R1" (3570mil,3775mil) on Top Overlay And Arc (3620mil,3808.11mil) on Top Overlay Silk Text to Silk Clearance [2.852mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (3415mil,3450mil) on Top Overlay And Track (3353mil,3484mil)(3420mil,3484mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.294mil < 10mil) Between Text "C8" (3415mil,3580mil) on Top Overlay And Track (3353mil,3566mil)(3420mil,3566mil) on Top Overlay Silk Text to Silk Clearance [6.294mil]
   Violation between Silk To Silk Clearance Constraint: (2.211mil < 10mil) Between Text "C9" (3415mil,3450mil) on Top Overlay And Track (3470mil,3484mil)(3537mil,3484mil) on Top Overlay Silk Text to Silk Clearance [2.211mil]
   Violation between Silk To Silk Clearance Constraint: (9.55mil < 10mil) Between Text "C8" (3415mil,3580mil) on Top Overlay And Track (3470mil,3566mil)(3537mil,3566mil) on Top Overlay Silk Text to Silk Clearance [9.55mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "Q1" (3383mil,3338mil) on Top Overlay And Track (3353mil,3359mil)(3420mil,3359mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.294mil < 10mil) Between Text "C9" (3415mil,3450mil) on Top Overlay And Track (3353mil,3441mil)(3420mil,3441mil) on Top Overlay Silk Text to Silk Clearance [1.294mil]
   Violation between Silk To Silk Clearance Constraint: (5.739mil < 10mil) Between Text "C9" (3415mil,3450mil) on Top Overlay And Track (3470mil,3441mil)(3537mil,3441mil) on Top Overlay Silk Text to Silk Clearance [5.739mil]
   Violation between Silk To Silk Clearance Constraint: (9.294mil < 10mil) Between Text "C5" (3020mil,3295mil) on Top Overlay And Track (2990.004mil,3279mil)(3029.826mil,3279mil) on Top Overlay Silk Text to Silk Clearance [9.294mil]
   Violation between Silk To Silk Clearance Constraint: (9.294mil < 10mil) Between Text "C5" (3020mil,3295mil) on Top Overlay And Track (3059.826mil,3279mil)(3099.648mil,3279mil) on Top Overlay Silk Text to Silk Clearance [9.294mil]
   Violation between Silk To Silk Clearance Constraint: (9.485mil < 10mil) Between Text "C6" (3015mil,3435mil) on Top Overlay And Track (3069.882mil,3421mil)(3136.882mil,3421mil) on Top Overlay Silk Text to Silk Clearance [9.485mil]
   Violation between Silk To Silk Clearance Constraint: (6.304mil < 10mil) Between Text "C5" (3020mil,3295mil) on Top Overlay And Track (3069.882mil,3339mil)(3136.882mil,3339mil) on Top Overlay Silk Text to Silk Clearance [6.304mil]
   Violation between Silk To Silk Clearance Constraint: (6.295mil < 10mil) Between Text "C6" (3015mil,3435mil) on Top Overlay And Track (2952.882mil,3421mil)(3019.882mil,3421mil) on Top Overlay Silk Text to Silk Clearance [6.295mil]
   Violation between Silk To Silk Clearance Constraint: (7.401mil < 10mil) Between Text "C5" (3020mil,3295mil) on Top Overlay And Track (2952.882mil,3339mil)(3019.882mil,3339mil) on Top Overlay Silk Text to Silk Clearance [7.401mil]
   Violation between Silk To Silk Clearance Constraint: (9.298mil < 10mil) Between Text "C7" (3025mil,3565mil) on Top Overlay And Track (2983.596mil,3548.996mil)(3032.596mil,3548.996mil) on Top Overlay Silk Text to Silk Clearance [9.298mil]
   Violation between Silk To Silk Clearance Constraint: (9.3mil < 10mil) Between Text "C6" (3015mil,3435mil) on Top Overlay And Track (2983.596mil,3480.996mil)(3032.596mil,3480.996mil) on Top Overlay Silk Text to Silk Clearance [9.3mil]
   Violation between Silk To Silk Clearance Constraint: (9.439mil < 10mil) Between Text "C6" (3015mil,3435mil) on Top Overlay And Track (3062.596mil,3480.996mil)(3111.596mil,3480.996mil) on Top Overlay Silk Text to Silk Clearance [9.439mil]
   Violation between Silk To Silk Clearance Constraint: (7.294mil < 10mil) Between Text "E1" (3390mil,3765mil) on Top Overlay And Track (3295mil,3750mil)(3392.506mil,3750mil) on Top Overlay Silk Text to Silk Clearance [7.294mil]
   Violation between Silk To Silk Clearance Constraint: (9.672mil < 10mil) Between Text "LED2" (3575mil,3025mil) on Top Overlay And Track (3585.87mil,2961.378mil)(3585.87mil,3008.622mil) on Top Overlay Silk Text to Silk Clearance [9.672mil]
   Violation between Silk To Silk Clearance Constraint: (9.672mil < 10mil) Between Text "LED2" (3575mil,3025mil) on Top Overlay And Track (3655.006mil,3008.622mil)(3694.138mil,3008.622mil) on Top Overlay Silk Text to Silk Clearance [9.672mil]
   Violation between Silk To Silk Clearance Constraint: (9.672mil < 10mil) Between Text "LED2" (3575mil,3025mil) on Top Overlay And Track (3575.004mil,2961.378mil)(3575.004mil,3008.622mil) on Top Overlay Silk Text to Silk Clearance [9.672mil]
   Violation between Silk To Silk Clearance Constraint: (9.672mil < 10mil) Between Text "LED2" (3575mil,3025mil) on Top Overlay And Track (3575.004mil,3008.622mil)(3625.006mil,3008.622mil) on Top Overlay Silk Text to Silk Clearance [9.672mil]
   Violation between Silk To Silk Clearance Constraint: (7.432mil < 10mil) Between Text "R7" (3575mil,3130mil) on Top Overlay And Track (3585.87mil,3174.128mil)(3585.87mil,3221.372mil) on Top Overlay Silk Text to Silk Clearance [7.432mil]
   Violation between Silk To Silk Clearance Constraint: (7.432mil < 10mil) Between Text "R7" (3575mil,3130mil) on Top Overlay And Track (3575.004mil,3174.128mil)(3575.004mil,3221.372mil) on Top Overlay Silk Text to Silk Clearance [7.432mil]
   Violation between Silk To Silk Clearance Constraint: (7.432mil < 10mil) Between Text "R7" (3575mil,3130mil) on Top Overlay And Track (3575.004mil,3174.128mil)(3625.006mil,3174.128mil) on Top Overlay Silk Text to Silk Clearance [7.432mil]
   Violation between Silk To Silk Clearance Constraint: (4.314mil < 10mil) Between Text "R3" (3580mil,3560mil) on Top Overlay And Track (3575.004mil,3599.626mil)(3575.004mil,3647.626mil) on Top Overlay Silk Text to Silk Clearance [4.314mil]
   Violation between Silk To Silk Clearance Constraint: (8.045mil < 10mil) Between Text "R2" (3584.825mil,3658.625mil) on Top Overlay And Track (3575.004mil,3599.626mil)(3575.004mil,3647.626mil) on Top Overlay Silk Text to Silk Clearance [8.045mil]
   Violation between Silk To Silk Clearance Constraint: (2.93mil < 10mil) Between Text "R3" (3580mil,3560mil) on Top Overlay And Track (3575.004mil,3599.626mil)(3614.826mil,3599.626mil) on Top Overlay Silk Text to Silk Clearance [2.93mil]
   Violation between Silk To Silk Clearance Constraint: (4.293mil < 10mil) Between Text "R2" (3584.825mil,3658.625mil) on Top Overlay And Track (3575.004mil,3647.626mil)(3614.826mil,3647.626mil) on Top Overlay Silk Text to Silk Clearance [4.293mil]
   Violation between Silk To Silk Clearance Constraint: (2.93mil < 10mil) Between Text "R3" (3580mil,3560mil) on Top Overlay And Track (3614.826mil,3599.626mil)(3684.648mil,3599.626mil) on Top Overlay Silk Text to Silk Clearance [2.93mil]
   Violation between Silk To Silk Clearance Constraint: (4.293mil < 10mil) Between Text "R2" (3584.825mil,3658.625mil) on Top Overlay And Track (3613.826mil,3647.626mil)(3684.648mil,3647.626mil) on Top Overlay Silk Text to Silk Clearance [4.293mil]
   Violation between Silk To Silk Clearance Constraint: (6.554mil < 10mil) Between Text "R4" (3575mil,3450mil) on Top Overlay And Track (3575.004mil,3493.25mil)(3575.004mil,3541.25mil) on Top Overlay Silk Text to Silk Clearance [6.554mil]
   Violation between Silk To Silk Clearance Constraint: (6.554mil < 10mil) Between Text "R4" (3575mil,3450mil) on Top Overlay And Track (3575.004mil,3493.25mil)(3614.826mil,3493.25mil) on Top Overlay Silk Text to Silk Clearance [6.554mil]
   Violation between Silk To Silk Clearance Constraint: (6.554mil < 10mil) Between Text "R4" (3575mil,3450mil) on Top Overlay And Track (3614.826mil,3493.25mil)(3684.648mil,3493.25mil) on Top Overlay Silk Text to Silk Clearance [6.554mil]
   Violation between Silk To Silk Clearance Constraint: (8.418mil < 10mil) Between Text "R4" (3575mil,3450mil) on Top Overlay And Track (3575.004mil,3434.876mil)(3644.826mil,3434.876mil) on Top Overlay Silk Text to Silk Clearance [8.418mil]
   Violation between Silk To Silk Clearance Constraint: (5.18mil < 10mil) Between Text "R8" (3575mil,3345mil) on Top Overlay And Track (3575.004mil,3386.876mil)(3645.826mil,3386.876mil) on Top Overlay Silk Text to Silk Clearance [5.18mil]
   Violation between Silk To Silk Clearance Constraint: (8.418mil < 10mil) Between Text "R4" (3575mil,3450mil) on Top Overlay And Track (3575.004mil,3386.876mil)(3575.004mil,3434.876mil) on Top Overlay Silk Text to Silk Clearance [8.418mil]
   Violation between Silk To Silk Clearance Constraint: (5.18mil < 10mil) Between Text "R8" (3575mil,3345mil) on Top Overlay And Track (3575.004mil,3386.876mil)(3575.004mil,3434.876mil) on Top Overlay Silk Text to Silk Clearance [5.18mil]
   Violation between Silk To Silk Clearance Constraint: (9.294mil < 10mil) Between Text "R9" (3230mil,3445mil) on Top Overlay And Track (3223.41mil,3429mil)(3294.232mil,3429mil) on Top Overlay Silk Text to Silk Clearance [9.294mil]
   Violation between Silk To Silk Clearance Constraint: (7.542mil < 10mil) Between Text "R7" (3575mil,3130mil) on Top Overlay And Track (3575.004mil,3067.752mil)(3575.004mil,3115.752mil) on Top Overlay Silk Text to Silk Clearance [7.542mil]
   Violation between Silk To Silk Clearance Constraint: (6.056mil < 10mil) Between Text "LED2" (3575mil,3025mil) on Top Overlay And Track (3575.004mil,3067.752mil)(3575.004mil,3115.752mil) on Top Overlay Silk Text to Silk Clearance [6.056mil]
   Violation between Silk To Silk Clearance Constraint: (6.056mil < 10mil) Between Text "LED2" (3575mil,3025mil) on Top Overlay And Track (3575.004mil,3067.752mil)(3614.826mil,3067.752mil) on Top Overlay Silk Text to Silk Clearance [6.056mil]
   Violation between Silk To Silk Clearance Constraint: (7.542mil < 10mil) Between Text "R7" (3575mil,3130mil) on Top Overlay And Track (3575.004mil,3115.752mil)(3614.826mil,3115.752mil) on Top Overlay Silk Text to Silk Clearance [7.542mil]
   Violation between Silk To Silk Clearance Constraint: (6.056mil < 10mil) Between Text "LED2" (3575mil,3025mil) on Top Overlay And Track (3614.826mil,3067.752mil)(3684.648mil,3067.752mil) on Top Overlay Silk Text to Silk Clearance [6.056mil]
   Violation between Silk To Silk Clearance Constraint: (7.082mil < 10mil) Between Text "LED2" (3575mil,3025mil) on Top Overlay And Track (3684.648mil,3067.752mil)(3684.648mil,3115.752mil) on Top Overlay Silk Text to Silk Clearance [7.082mil]
   Violation between Silk To Silk Clearance Constraint: (3.806mil < 10mil) Between Text "LED3" (3575mil,3240mil) on Top Overlay And Track (3575.004mil,3280.502mil)(3575.004mil,3328.502mil) on Top Overlay Silk Text to Silk Clearance [3.806mil]
   Violation between Silk To Silk Clearance Constraint: (9.792mil < 10mil) Between Text "R8" (3575mil,3345mil) on Top Overlay And Track (3575.004mil,3280.502mil)(3575.004mil,3328.502mil) on Top Overlay Silk Text to Silk Clearance [9.792mil]
   Violation between Silk To Silk Clearance Constraint: (3.806mil < 10mil) Between Text "LED3" (3575mil,3240mil) on Top Overlay And Track (3575.004mil,3280.502mil)(3614.826mil,3280.502mil) on Top Overlay Silk Text to Silk Clearance [3.806mil]
   Violation between Silk To Silk Clearance Constraint: (9.792mil < 10mil) Between Text "R8" (3575mil,3345mil) on Top Overlay And Track (3575.004mil,3328.502mil)(3614.826mil,3328.502mil) on Top Overlay Silk Text to Silk Clearance [9.792mil]
   Violation between Silk To Silk Clearance Constraint: (3.806mil < 10mil) Between Text "LED3" (3575mil,3240mil) on Top Overlay And Track (3614.826mil,3280.502mil)(3684.648mil,3280.502mil) on Top Overlay Silk Text to Silk Clearance [3.806mil]
   Violation between Silk To Silk Clearance Constraint: (9.792mil < 10mil) Between Text "R8" (3575mil,3345mil) on Top Overlay And Track (3613.826mil,3328.502mil)(3684.648mil,3328.502mil) on Top Overlay Silk Text to Silk Clearance [9.792mil]
   Violation between Silk To Silk Clearance Constraint: (5.003mil < 10mil) Between Text "LED3" (3575mil,3240mil) on Top Overlay And Track (3684.648mil,3280.502mil)(3684.648mil,3328.502mil) on Top Overlay Silk Text to Silk Clearance [5.003mil]
   Violation between Silk To Silk Clearance Constraint: (3.123mil < 10mil) Between Text "R1" (3570mil,3775mil) on Top Overlay And Track (3560.944mil,3808.11mil)(3560.944mil,4071.89mil) on Top Overlay Silk Text to Silk Clearance [3.123mil]
   Violation between Silk To Silk Clearance Constraint: (3.123mil < 10mil) Between Text "R1" (3570mil,3775mil) on Top Overlay And Track (3450.708mil,3808.11mil)(3560.944mil,3808.11mil) on Top Overlay Silk Text to Silk Clearance [3.123mil]
   Violation between Silk To Silk Clearance Constraint: (9.294mil < 10mil) Between Text "C1" (2845mil,3055mil) on Top Overlay And Track (2880mil,3039mil)(2929mil,3039mil) on Top Overlay Silk Text to Silk Clearance [9.294mil]
   Violation between Silk To Silk Clearance Constraint: (9.294mil < 10mil) Between Text "C1" (2845mil,3055mil) on Top Overlay And Track (2801mil,3039mil)(2850mil,3039mil) on Top Overlay Silk Text to Silk Clearance [9.294mil]
   Violation between Silk To Silk Clearance Constraint: (9.304mil < 10mil) Between Text "C1" (2845mil,3055mil) on Top Overlay And Track (2880mil,3101mil)(2929mil,3101mil) on Top Overlay Silk Text to Silk Clearance [9.304mil]
   Violation between Silk To Silk Clearance Constraint: (9.304mil < 10mil) Between Text "C1" (2845mil,3055mil) on Top Overlay And Track (2801mil,3101mil)(2850mil,3101mil) on Top Overlay Silk Text to Silk Clearance [9.304mil]
   Violation between Silk To Silk Clearance Constraint: (9.294mil < 10mil) Between Text "C3" (3315mil,3815mil) on Top Overlay And Track (3299mil,3796mil)(3299mil,3864mil) on Top Overlay Silk Text to Silk Clearance [9.294mil]
   Violation between Silk To Silk Clearance Constraint: (4.298mil < 10mil) Between Text "C4" (3265mil,3980mil) on Top Overlay And Track (3247.398mil,3968.996mil)(3296.398mil,3968.996mil) on Top Overlay Silk Text to Silk Clearance [4.298mil]
   Violation between Silk To Silk Clearance Constraint: (8.161mil < 10mil) Between Text "U2" (2640mil,3605mil) on Top Overlay And Track (2625.196mil,3624.292mil)(2625.196mil,3785.708mil) on Top Overlay Silk Text to Silk Clearance [8.161mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U2" (2640mil,3605mil) on Top Overlay And Track (2625.196mil,3624.292mil)(2731.496mil,3624.292mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.294mil < 10mil) Between Text "F1" (3232.5mil,4075mil) on Top Overlay And Track (3222.5mil,4005mil)(3222.5mil,4095mil) on Top Overlay Silk Text to Silk Clearance [2.294mil]
   Violation between Silk To Silk Clearance Constraint: (8.382mil < 10mil) Between Text "IC2" (2995mil,3860mil) on Top Overlay And Track (3008.976mil,3910mil)(3131.024mil,3910mil) on Top Overlay Silk Text to Silk Clearance [8.382mil]
   Violation between Silk To Silk Clearance Constraint: (7.333mil < 10mil) Between Text "IC2" (2995mil,3860mil) on Top Overlay And Track (3008.976mil,3870mil)(3131.024mil,3870mil) on Top Overlay Silk Text to Silk Clearance [7.333mil]
   Violation between Silk To Silk Clearance Constraint: (7.333mil < 10mil) Between Text "IC2" (2995mil,3860mil) on Top Overlay And Track (3008.976mil,3870mil)(3008.976mil,3910mil) on Top Overlay Silk Text to Silk Clearance [7.333mil]
   Violation between Silk To Silk Clearance Constraint: (9.379mil < 10mil) Between Text "L1" (2585mil,4055mil) on Top Overlay And Track (2640.072mil,4030.308mil)(2640.072mil,4089.906mil) on Top Overlay Silk Text to Silk Clearance [9.379mil]
   Violation between Silk To Silk Clearance Constraint: (4.304mil < 10mil) Between Text "C2" (2830mil,3190mil) on Top Overlay And Track (2804.588mil,3231mil)(2844.41mil,3231mil) on Top Overlay Silk Text to Silk Clearance [4.304mil]
   Violation between Silk To Silk Clearance Constraint: (4.304mil < 10mil) Between Text "C2" (2830mil,3190mil) on Top Overlay And Track (2844.41mil,3231mil)(2914.232mil,3231mil) on Top Overlay Silk Text to Silk Clearance [4.304mil]
Rule Violations :69

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 494
Time Elapsed        : 00:00:03