Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 20:00:14 2025
| Host         : DESKTOP-O22QL9I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         184         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        8           
TIMING-18  Warning           Missing input or output delay                                     20          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (18)
7. checking multiple_clock (1262)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1262)
---------------------------------
 There are 1262 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.638        0.000                      0                 2824        0.052        0.000                      0                 2824        3.000        0.000                       0                  1264  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk100mhz               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.638        0.000                      0                 2824        0.136        0.000                      0                 2824        9.500        0.000                       0                  1260  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.640        0.000                      0                 2824        0.136        0.000                      0                 2824        9.500        0.000                       0                  1260  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.638        0.000                      0                 2824        0.052        0.000                      0                 2824  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.638        0.000                      0                 2824        0.052        0.000                      0                 2824  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100mhz
  To Clock:  clk100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.371ns  (logic 10.481ns (57.051%)  route 7.890ns (42.949%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.305 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.305    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.639 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.476    16.115    u_sd_file_reader/read_sector_no04_out[25]
    SLICE_X15Y78         LUT5 (Prop_lut5_I2_O)        0.303    16.418 r  u_sd_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.718    17.137    u_sd_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.261 r  u_sd_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.261    u_sd_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X4Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    17.473 r  u_sd_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.473    u_sd_file_reader/read_sector_no[25]
    SLICE_X4Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X4Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.084    19.047    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)        0.064    19.111    u_sd_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -17.473    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.319ns  (logic 10.447ns (57.028%)  route 7.872ns (42.972%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.550    16.120    u_sd_file_reader/read_sector_no04_out[26]
    SLICE_X13Y79         LUT5 (Prop_lut5_I2_O)        0.302    16.422 r  u_sd_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.666    17.087    u_sd_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    17.211 r  u_sd_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.211    u_sd_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X8Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    17.420 r  u_sd_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.420    u_sd_file_reader/read_sector_no[26]
    SLICE_X8Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.510    18.490    u_sd_file_reader/clk_out1
    SLICE_X8Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.559    19.049    
                         clock uncertainty           -0.084    18.966    
    SLICE_X8Y77          FDCE (Setup_fdce_C_D)        0.113    19.079    u_sd_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.299ns  (logic 10.639ns (58.141%)  route 7.660ns (41.859%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.323    16.085    u_sd_file_reader/read_sector_no04_out[28]
    SLICE_X11Y78         LUT5 (Prop_lut5_I2_O)        0.299    16.384 r  u_sd_file_reader/read_sector_no[28]_i_4/O
                         net (fo=1, routed)           0.680    17.064    u_sd_file_reader/read_sector_no[28]_i_4_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    17.188 r  u_sd_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.188    u_sd_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X5Y77          MUXF7 (Prop_muxf7_I0_O)      0.212    17.400 r  u_sd_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.400    u_sd_file_reader/read_sector_no[28]
    SLICE_X5Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.589    18.569    u_sd_file_reader/clk_out1
    SLICE_X5Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.559    19.128    
                         clock uncertainty           -0.084    19.045    
    SLICE_X5Y77          FDCE (Setup_fdce_C_D)        0.064    19.109    u_sd_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.109    
                         arrival time                         -17.400    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.313ns  (logic 10.656ns (58.189%)  route 7.657ns (41.811%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.779 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.322    16.101    u_sd_file_reader/read_sector_no04_out[30]
    SLICE_X11Y78         LUT5 (Prop_lut5_I2_O)        0.302    16.403 r  u_sd_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.678    17.081    u_sd_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.124    17.205 r  u_sd_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.205    u_sd_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    17.414 r  u_sd_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.414    u_sd_file_reader/read_sector_no[30]
    SLICE_X6Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.589    18.569    u_sd_file_reader/clk_out1
    SLICE_X6Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.559    19.128    
                         clock uncertainty           -0.084    19.045    
    SLICE_X6Y77          FDCE (Setup_fdce_C_D)        0.113    19.158    u_sd_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.158    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.244ns  (logic 10.737ns (58.853%)  route 7.507ns (41.147%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.853 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.463    16.316    u_sd_file_reader/read_sector_no04_out[31]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.306    16.622 r  u_sd_file_reader/read_sector_no[31]_i_9/O
                         net (fo=1, routed)           0.386    17.009    u_sd_file_reader/read_sector_no[31]_i_9_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.133 r  u_sd_file_reader/read_sector_no[31]_i_6/O
                         net (fo=1, routed)           0.000    17.133    u_sd_file_reader/read_sector_no[31]_i_6_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    17.345 r  u_sd_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.345    u_sd_file_reader/read_sector_no[31]
    SLICE_X7Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X7Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.084    19.047    
    SLICE_X7Y78          FDCE (Setup_fdce_C_D)        0.064    19.111    u_sd_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -17.345    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.273ns  (logic 10.752ns (58.842%)  route 7.521ns (41.158%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.874 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.466    16.340    u_sd_file_reader/read_sector_no04_out[29]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.303    16.643 r  u_sd_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.398    17.041    u_sd_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.165 r  u_sd_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.165    u_sd_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I0_O)      0.209    17.374 r  u_sd_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.374    u_sd_file_reader/read_sector_no[29]
    SLICE_X6Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X6Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.084    19.047    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.113    19.160    u_sd_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         19.160    
                         arrival time                         -17.374    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.184ns  (logic 10.365ns (57.001%)  route 7.819ns (42.999%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.305 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.305    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.527 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.434    15.961    u_sd_file_reader/read_sector_no04_out[24]
    SLICE_X13Y79         LUT5 (Prop_lut5_I2_O)        0.299    16.260 r  u_sd_file_reader/read_sector_no[24]_i_4/O
                         net (fo=1, routed)           0.689    16.949    u_sd_file_reader/read_sector_no[24]_i_4_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    17.073 r  u_sd_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.073    u_sd_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X7Y79          MUXF7 (Prop_muxf7_I0_O)      0.212    17.285 r  u_sd_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.285    u_sd_file_reader/read_sector_no[24]
    SLICE_X7Y79          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.592    18.572    u_sd_file_reader/clk_out1
    SLICE_X7Y79          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.559    19.131    
                         clock uncertainty           -0.084    19.048    
    SLICE_X7Y79          FDCE (Setup_fdce_C_D)        0.064    19.112    u_sd_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         19.112    
                         arrival time                         -17.285    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.076ns  (logic 10.511ns (58.148%)  route 7.565ns (41.852%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.630 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.302    15.932    u_sd_file_reader/read_sector_no04_out[27]
    SLICE_X15Y78         LUT5 (Prop_lut5_I2_O)        0.306    16.238 r  u_sd_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.607    16.845    u_sd_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    16.969 r  u_sd_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    16.969    u_sd_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X8Y78          MUXF7 (Prop_muxf7_I0_O)      0.209    17.178 r  u_sd_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.178    u_sd_file_reader/read_sector_no[27]
    SLICE_X8Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.512    18.492    u_sd_file_reader/clk_out1
    SLICE_X8Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.559    19.051    
                         clock uncertainty           -0.084    18.968    
    SLICE_X8Y78          FDCE (Setup_fdce_C_D)        0.113    19.081    u_sd_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -17.178    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.087ns  (logic 10.176ns (56.261%)  route 7.911ns (43.739%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.335 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.491    15.826    u_sd_file_reader/read_sector_no04_out[22]
    SLICE_X15Y77         LUT5 (Prop_lut5_I2_O)        0.302    16.128 r  u_sd_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.724    16.852    u_sd_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    16.976 r  u_sd_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    16.976    u_sd_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X7Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    17.188 r  u_sd_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.188    u_sd_file_reader/read_sector_no[22]
    SLICE_X7Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.588    18.568    u_sd_file_reader/clk_out1
    SLICE_X7Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.559    19.127    
                         clock uncertainty           -0.084    19.044    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.064    19.108    u_sd_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -17.188    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.039ns  (logic 10.240ns (56.766%)  route 7.799ns (43.234%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.395 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.583    15.978    u_sd_file_reader/read_sector_no04_out[23]
    SLICE_X9Y76          LUT5 (Prop_lut5_I2_O)        0.306    16.284 r  u_sd_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.520    16.804    u_sd_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    16.928 r  u_sd_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    16.928    u_sd_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X5Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    17.140 r  u_sd_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    17.140    u_sd_file_reader/read_sector_no[23]
    SLICE_X5Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.588    18.568    u_sd_file_reader/clk_out1
    SLICE_X5Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.559    19.127    
                         clock uncertainty           -0.084    19.044    
    SLICE_X5Y76          FDCE (Setup_fdce_C_D)        0.064    19.108    u_sd_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -17.140    
  -------------------------------------------------------------------
                         slack                                  1.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X4Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.370    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][1]
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.045    -0.325 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_67
    SLICE_X5Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.868    -0.805    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X5Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.091    -0.461    u_sd_file_reader/u_sd_reader/arg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.600    -0.564    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X7Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.336    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][2]
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_66
    SLICE_X6Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.870    -0.803    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X6Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[2]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.120    -0.431    u_sd_file_reader/u_sd_reader/arg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_5/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.313%)  route 0.539ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.574    -0.590    nolabel_line101/clk_out1
    SLICE_X8Y58          FDRE                                         r  nolabel_line101/finalco_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line101/finalco_reg_rep[1]/Q
                         net (fo=16, routed)          0.539     0.113    nolabel_line101/finalco_reg_rep[1]
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line101/buff_reg_0_5/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.957    -0.716    nolabel_line101/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line101/buff_reg_0_5/CLKBWRCLK
                         clock pessimism              0.504    -0.212    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183    -0.029    nolabel_line101/buff_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line101/bufco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_1_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.518%)  route 0.222ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.642    -0.522    nolabel_line101/clk_out1
    SLICE_X8Y48          FDRE                                         r  nolabel_line101/bufco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  nolabel_line101/bufco_reg[8]/Q
                         net (fo=18, routed)          0.222    -0.136    nolabel_line101/bufco_reg[8]
    RAMB36_X0Y9          RAMB36E1                                     r  nolabel_line101/buff_reg_1_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.959    -0.714    nolabel_line101/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  nolabel_line101/buff_reg_1_5/CLKARDCLK
                         clock pessimism              0.251    -0.463    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.280    nolabel_line101/buff_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.326%)  route 0.223ns (57.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[11]/Q
                         net (fo=16, routed)          0.223    -0.204    nolabel_line101/finalco_reg_rep[11]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.350    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.277%)  route 0.224ns (57.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.574    -0.590    nolabel_line101/clk_out1
    SLICE_X8Y59          FDRE                                         r  nolabel_line101/finalco_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line101/finalco_reg_rep[8]/Q
                         net (fo=16, routed)          0.224    -0.202    nolabel_line101/finalco_reg_rep[8]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.350    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X5Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.324    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][4]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_64
    SLICE_X6Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.869    -0.804    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X6Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[4]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.121    -0.429    u_sd_file_reader/u_sd_reader/arg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.633%)  route 0.230ns (58.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[10]/Q
                         net (fo=16, routed)          0.230    -0.197    nolabel_line101/finalco_reg_rep[10]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.350    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.605%)  route 0.230ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[12]/Q
                         net (fo=16, routed)          0.230    -0.197    nolabel_line101/finalco_reg_rep[12]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.350    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_sd_file_reader/fsize_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/file_size_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.571    -0.593    u_sd_file_reader/clk_out1
    SLICE_X12Y85         FDCE                                         r  u_sd_file_reader/fsize_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  u_sd_file_reader/fsize_reg[25]/Q
                         net (fo=1, routed)           0.049    -0.380    u_sd_file_reader/fsize[25]
    SLICE_X13Y85         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  u_sd_file_reader/file_size[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    u_sd_file_reader/file_size[25]_i_1_n_0
    SLICE_X13Y85         FDCE                                         r  u_sd_file_reader/file_size_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X13Y85         FDCE                                         r  u_sd_file_reader/file_size_reg[25]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X13Y85         FDCE (Hold_fdce_C_D)         0.092    -0.488    u_sd_file_reader/file_size_reg[25]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y16     nolabel_line101/buff_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y18     nolabel_line101/buff_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y6      nolabel_line101/buff_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y10     nolabel_line101/buff_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y4      nolabel_line101/buff_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y8      nolabel_line101/buff_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y12     nolabel_line101/buff_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     nolabel_line101/buff_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y17     nolabel_line101/buff_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19     nolabel_line101/buff_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y46      nolabel_line101/bufco_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y46      nolabel_line101/bufco_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y46      nolabel_line101/bufco_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y46      nolabel_line101/bufco_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.371ns  (logic 10.481ns (57.051%)  route 7.890ns (42.949%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.305 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.305    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.639 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.476    16.115    u_sd_file_reader/read_sector_no04_out[25]
    SLICE_X15Y78         LUT5 (Prop_lut5_I2_O)        0.303    16.418 r  u_sd_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.718    17.137    u_sd_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.261 r  u_sd_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.261    u_sd_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X4Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    17.473 r  u_sd_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.473    u_sd_file_reader/read_sector_no[25]
    SLICE_X4Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X4Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.082    19.049    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)        0.064    19.113    u_sd_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.113    
                         arrival time                         -17.473    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.319ns  (logic 10.447ns (57.028%)  route 7.872ns (42.972%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.550    16.120    u_sd_file_reader/read_sector_no04_out[26]
    SLICE_X13Y79         LUT5 (Prop_lut5_I2_O)        0.302    16.422 r  u_sd_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.666    17.087    u_sd_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    17.211 r  u_sd_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.211    u_sd_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X8Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    17.420 r  u_sd_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.420    u_sd_file_reader/read_sector_no[26]
    SLICE_X8Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.510    18.490    u_sd_file_reader/clk_out1
    SLICE_X8Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.559    19.049    
                         clock uncertainty           -0.082    18.968    
    SLICE_X8Y77          FDCE (Setup_fdce_C_D)        0.113    19.081    u_sd_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.299ns  (logic 10.639ns (58.141%)  route 7.660ns (41.859%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.323    16.085    u_sd_file_reader/read_sector_no04_out[28]
    SLICE_X11Y78         LUT5 (Prop_lut5_I2_O)        0.299    16.384 r  u_sd_file_reader/read_sector_no[28]_i_4/O
                         net (fo=1, routed)           0.680    17.064    u_sd_file_reader/read_sector_no[28]_i_4_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    17.188 r  u_sd_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.188    u_sd_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X5Y77          MUXF7 (Prop_muxf7_I0_O)      0.212    17.400 r  u_sd_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.400    u_sd_file_reader/read_sector_no[28]
    SLICE_X5Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.589    18.569    u_sd_file_reader/clk_out1
    SLICE_X5Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.559    19.128    
                         clock uncertainty           -0.082    19.047    
    SLICE_X5Y77          FDCE (Setup_fdce_C_D)        0.064    19.111    u_sd_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -17.400    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.313ns  (logic 10.656ns (58.189%)  route 7.657ns (41.811%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.779 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.322    16.101    u_sd_file_reader/read_sector_no04_out[30]
    SLICE_X11Y78         LUT5 (Prop_lut5_I2_O)        0.302    16.403 r  u_sd_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.678    17.081    u_sd_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.124    17.205 r  u_sd_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.205    u_sd_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    17.414 r  u_sd_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.414    u_sd_file_reader/read_sector_no[30]
    SLICE_X6Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.589    18.569    u_sd_file_reader/clk_out1
    SLICE_X6Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.559    19.128    
                         clock uncertainty           -0.082    19.047    
    SLICE_X6Y77          FDCE (Setup_fdce_C_D)        0.113    19.160    u_sd_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.160    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.244ns  (logic 10.737ns (58.853%)  route 7.507ns (41.147%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.853 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.463    16.316    u_sd_file_reader/read_sector_no04_out[31]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.306    16.622 r  u_sd_file_reader/read_sector_no[31]_i_9/O
                         net (fo=1, routed)           0.386    17.009    u_sd_file_reader/read_sector_no[31]_i_9_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.133 r  u_sd_file_reader/read_sector_no[31]_i_6/O
                         net (fo=1, routed)           0.000    17.133    u_sd_file_reader/read_sector_no[31]_i_6_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    17.345 r  u_sd_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.345    u_sd_file_reader/read_sector_no[31]
    SLICE_X7Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X7Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.082    19.049    
    SLICE_X7Y78          FDCE (Setup_fdce_C_D)        0.064    19.113    u_sd_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         19.113    
                         arrival time                         -17.345    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.273ns  (logic 10.752ns (58.842%)  route 7.521ns (41.158%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.874 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.466    16.340    u_sd_file_reader/read_sector_no04_out[29]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.303    16.643 r  u_sd_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.398    17.041    u_sd_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.165 r  u_sd_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.165    u_sd_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I0_O)      0.209    17.374 r  u_sd_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.374    u_sd_file_reader/read_sector_no[29]
    SLICE_X6Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X6Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.082    19.049    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.113    19.162    u_sd_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         19.162    
                         arrival time                         -17.374    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.184ns  (logic 10.365ns (57.001%)  route 7.819ns (42.999%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.305 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.305    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.527 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.434    15.961    u_sd_file_reader/read_sector_no04_out[24]
    SLICE_X13Y79         LUT5 (Prop_lut5_I2_O)        0.299    16.260 r  u_sd_file_reader/read_sector_no[24]_i_4/O
                         net (fo=1, routed)           0.689    16.949    u_sd_file_reader/read_sector_no[24]_i_4_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    17.073 r  u_sd_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.073    u_sd_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X7Y79          MUXF7 (Prop_muxf7_I0_O)      0.212    17.285 r  u_sd_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.285    u_sd_file_reader/read_sector_no[24]
    SLICE_X7Y79          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.592    18.572    u_sd_file_reader/clk_out1
    SLICE_X7Y79          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.559    19.131    
                         clock uncertainty           -0.082    19.050    
    SLICE_X7Y79          FDCE (Setup_fdce_C_D)        0.064    19.114    u_sd_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         19.114    
                         arrival time                         -17.285    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.905ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.076ns  (logic 10.511ns (58.148%)  route 7.565ns (41.852%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.630 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.302    15.932    u_sd_file_reader/read_sector_no04_out[27]
    SLICE_X15Y78         LUT5 (Prop_lut5_I2_O)        0.306    16.238 r  u_sd_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.607    16.845    u_sd_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    16.969 r  u_sd_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    16.969    u_sd_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X8Y78          MUXF7 (Prop_muxf7_I0_O)      0.209    17.178 r  u_sd_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.178    u_sd_file_reader/read_sector_no[27]
    SLICE_X8Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.512    18.492    u_sd_file_reader/clk_out1
    SLICE_X8Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.559    19.051    
                         clock uncertainty           -0.082    18.970    
    SLICE_X8Y78          FDCE (Setup_fdce_C_D)        0.113    19.083    u_sd_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.083    
                         arrival time                         -17.178    
  -------------------------------------------------------------------
                         slack                                  1.905    

Slack (MET) :             1.921ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.087ns  (logic 10.176ns (56.261%)  route 7.911ns (43.739%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.335 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.491    15.826    u_sd_file_reader/read_sector_no04_out[22]
    SLICE_X15Y77         LUT5 (Prop_lut5_I2_O)        0.302    16.128 r  u_sd_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.724    16.852    u_sd_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    16.976 r  u_sd_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    16.976    u_sd_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X7Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    17.188 r  u_sd_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.188    u_sd_file_reader/read_sector_no[22]
    SLICE_X7Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.588    18.568    u_sd_file_reader/clk_out1
    SLICE_X7Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.559    19.127    
                         clock uncertainty           -0.082    19.046    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.064    19.110    u_sd_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                         -17.188    
  -------------------------------------------------------------------
                         slack                                  1.921    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.039ns  (logic 10.240ns (56.766%)  route 7.799ns (43.234%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.395 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.583    15.978    u_sd_file_reader/read_sector_no04_out[23]
    SLICE_X9Y76          LUT5 (Prop_lut5_I2_O)        0.306    16.284 r  u_sd_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.520    16.804    u_sd_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    16.928 r  u_sd_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    16.928    u_sd_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X5Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    17.140 r  u_sd_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    17.140    u_sd_file_reader/read_sector_no[23]
    SLICE_X5Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.588    18.568    u_sd_file_reader/clk_out1
    SLICE_X5Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.559    19.127    
                         clock uncertainty           -0.082    19.046    
    SLICE_X5Y76          FDCE (Setup_fdce_C_D)        0.064    19.110    u_sd_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         19.110    
                         arrival time                         -17.140    
  -------------------------------------------------------------------
                         slack                                  1.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X4Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.370    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][1]
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.045    -0.325 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_67
    SLICE_X5Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.868    -0.805    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X5Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.091    -0.461    u_sd_file_reader/u_sd_reader/arg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.600    -0.564    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X7Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.336    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][2]
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_66
    SLICE_X6Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.870    -0.803    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X6Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[2]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.120    -0.431    u_sd_file_reader/u_sd_reader/arg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_5/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.313%)  route 0.539ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.574    -0.590    nolabel_line101/clk_out1
    SLICE_X8Y58          FDRE                                         r  nolabel_line101/finalco_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line101/finalco_reg_rep[1]/Q
                         net (fo=16, routed)          0.539     0.113    nolabel_line101/finalco_reg_rep[1]
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line101/buff_reg_0_5/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.957    -0.716    nolabel_line101/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line101/buff_reg_0_5/CLKBWRCLK
                         clock pessimism              0.504    -0.212    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183    -0.029    nolabel_line101/buff_reg_0_5
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 nolabel_line101/bufco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_1_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.518%)  route 0.222ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.642    -0.522    nolabel_line101/clk_out1
    SLICE_X8Y48          FDRE                                         r  nolabel_line101/bufco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  nolabel_line101/bufco_reg[8]/Q
                         net (fo=18, routed)          0.222    -0.136    nolabel_line101/bufco_reg[8]
    RAMB36_X0Y9          RAMB36E1                                     r  nolabel_line101/buff_reg_1_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.959    -0.714    nolabel_line101/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  nolabel_line101/buff_reg_1_5/CLKARDCLK
                         clock pessimism              0.251    -0.463    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.280    nolabel_line101/buff_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.326%)  route 0.223ns (57.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[11]/Q
                         net (fo=16, routed)          0.223    -0.204    nolabel_line101/finalco_reg_rep[11]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.350    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.277%)  route 0.224ns (57.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.574    -0.590    nolabel_line101/clk_out1
    SLICE_X8Y59          FDRE                                         r  nolabel_line101/finalco_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line101/finalco_reg_rep[8]/Q
                         net (fo=16, routed)          0.224    -0.202    nolabel_line101/finalco_reg_rep[8]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.350    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X5Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.324    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][4]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_64
    SLICE_X6Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.869    -0.804    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X6Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[4]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.121    -0.429    u_sd_file_reader/u_sd_reader/arg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.633%)  route 0.230ns (58.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[10]/Q
                         net (fo=16, routed)          0.230    -0.197    nolabel_line101/finalco_reg_rep[10]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.350    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.605%)  route 0.230ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[12]/Q
                         net (fo=16, routed)          0.230    -0.197    nolabel_line101/finalco_reg_rep[12]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.350    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_sd_file_reader/fsize_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/file_size_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.571    -0.593    u_sd_file_reader/clk_out1
    SLICE_X12Y85         FDCE                                         r  u_sd_file_reader/fsize_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  u_sd_file_reader/fsize_reg[25]/Q
                         net (fo=1, routed)           0.049    -0.380    u_sd_file_reader/fsize[25]
    SLICE_X13Y85         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  u_sd_file_reader/file_size[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    u_sd_file_reader/file_size[25]_i_1_n_0
    SLICE_X13Y85         FDCE                                         r  u_sd_file_reader/file_size_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X13Y85         FDCE                                         r  u_sd_file_reader/file_size_reg[25]/C
                         clock pessimism              0.252    -0.580    
    SLICE_X13Y85         FDCE (Hold_fdce_C_D)         0.092    -0.488    u_sd_file_reader/file_size_reg[25]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y16     nolabel_line101/buff_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y18     nolabel_line101/buff_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y6      nolabel_line101/buff_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y10     nolabel_line101/buff_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y4      nolabel_line101/buff_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y8      nolabel_line101/buff_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y12     nolabel_line101/buff_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y14     nolabel_line101/buff_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y17     nolabel_line101/buff_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19     nolabel_line101/buff_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y46      nolabel_line101/bufco_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y46      nolabel_line101/bufco_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y46      nolabel_line101/bufco_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y46      nolabel_line101/bufco_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y48      nolabel_line101/bufco_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y49      nolabel_line101/bufco_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.371ns  (logic 10.481ns (57.051%)  route 7.890ns (42.949%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.305 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.305    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.639 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.476    16.115    u_sd_file_reader/read_sector_no04_out[25]
    SLICE_X15Y78         LUT5 (Prop_lut5_I2_O)        0.303    16.418 r  u_sd_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.718    17.137    u_sd_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.261 r  u_sd_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.261    u_sd_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X4Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    17.473 r  u_sd_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.473    u_sd_file_reader/read_sector_no[25]
    SLICE_X4Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X4Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.084    19.047    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)        0.064    19.111    u_sd_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -17.473    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.319ns  (logic 10.447ns (57.028%)  route 7.872ns (42.972%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.550    16.120    u_sd_file_reader/read_sector_no04_out[26]
    SLICE_X13Y79         LUT5 (Prop_lut5_I2_O)        0.302    16.422 r  u_sd_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.666    17.087    u_sd_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    17.211 r  u_sd_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.211    u_sd_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X8Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    17.420 r  u_sd_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.420    u_sd_file_reader/read_sector_no[26]
    SLICE_X8Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.510    18.490    u_sd_file_reader/clk_out1
    SLICE_X8Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.559    19.049    
                         clock uncertainty           -0.084    18.966    
    SLICE_X8Y77          FDCE (Setup_fdce_C_D)        0.113    19.079    u_sd_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.299ns  (logic 10.639ns (58.141%)  route 7.660ns (41.859%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.323    16.085    u_sd_file_reader/read_sector_no04_out[28]
    SLICE_X11Y78         LUT5 (Prop_lut5_I2_O)        0.299    16.384 r  u_sd_file_reader/read_sector_no[28]_i_4/O
                         net (fo=1, routed)           0.680    17.064    u_sd_file_reader/read_sector_no[28]_i_4_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    17.188 r  u_sd_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.188    u_sd_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X5Y77          MUXF7 (Prop_muxf7_I0_O)      0.212    17.400 r  u_sd_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.400    u_sd_file_reader/read_sector_no[28]
    SLICE_X5Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.589    18.569    u_sd_file_reader/clk_out1
    SLICE_X5Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.559    19.128    
                         clock uncertainty           -0.084    19.045    
    SLICE_X5Y77          FDCE (Setup_fdce_C_D)        0.064    19.109    u_sd_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.109    
                         arrival time                         -17.400    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.313ns  (logic 10.656ns (58.189%)  route 7.657ns (41.811%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.779 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.322    16.101    u_sd_file_reader/read_sector_no04_out[30]
    SLICE_X11Y78         LUT5 (Prop_lut5_I2_O)        0.302    16.403 r  u_sd_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.678    17.081    u_sd_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.124    17.205 r  u_sd_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.205    u_sd_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    17.414 r  u_sd_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.414    u_sd_file_reader/read_sector_no[30]
    SLICE_X6Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.589    18.569    u_sd_file_reader/clk_out1
    SLICE_X6Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.559    19.128    
                         clock uncertainty           -0.084    19.045    
    SLICE_X6Y77          FDCE (Setup_fdce_C_D)        0.113    19.158    u_sd_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.158    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.244ns  (logic 10.737ns (58.853%)  route 7.507ns (41.147%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.853 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.463    16.316    u_sd_file_reader/read_sector_no04_out[31]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.306    16.622 r  u_sd_file_reader/read_sector_no[31]_i_9/O
                         net (fo=1, routed)           0.386    17.009    u_sd_file_reader/read_sector_no[31]_i_9_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.133 r  u_sd_file_reader/read_sector_no[31]_i_6/O
                         net (fo=1, routed)           0.000    17.133    u_sd_file_reader/read_sector_no[31]_i_6_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    17.345 r  u_sd_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.345    u_sd_file_reader/read_sector_no[31]
    SLICE_X7Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X7Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.084    19.047    
    SLICE_X7Y78          FDCE (Setup_fdce_C_D)        0.064    19.111    u_sd_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -17.345    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.273ns  (logic 10.752ns (58.842%)  route 7.521ns (41.158%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.874 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.466    16.340    u_sd_file_reader/read_sector_no04_out[29]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.303    16.643 r  u_sd_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.398    17.041    u_sd_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.165 r  u_sd_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.165    u_sd_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I0_O)      0.209    17.374 r  u_sd_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.374    u_sd_file_reader/read_sector_no[29]
    SLICE_X6Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X6Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.084    19.047    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.113    19.160    u_sd_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         19.160    
                         arrival time                         -17.374    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.184ns  (logic 10.365ns (57.001%)  route 7.819ns (42.999%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.305 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.305    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.527 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.434    15.961    u_sd_file_reader/read_sector_no04_out[24]
    SLICE_X13Y79         LUT5 (Prop_lut5_I2_O)        0.299    16.260 r  u_sd_file_reader/read_sector_no[24]_i_4/O
                         net (fo=1, routed)           0.689    16.949    u_sd_file_reader/read_sector_no[24]_i_4_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    17.073 r  u_sd_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.073    u_sd_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X7Y79          MUXF7 (Prop_muxf7_I0_O)      0.212    17.285 r  u_sd_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.285    u_sd_file_reader/read_sector_no[24]
    SLICE_X7Y79          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.592    18.572    u_sd_file_reader/clk_out1
    SLICE_X7Y79          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.559    19.131    
                         clock uncertainty           -0.084    19.048    
    SLICE_X7Y79          FDCE (Setup_fdce_C_D)        0.064    19.112    u_sd_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         19.112    
                         arrival time                         -17.285    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.076ns  (logic 10.511ns (58.148%)  route 7.565ns (41.852%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.630 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.302    15.932    u_sd_file_reader/read_sector_no04_out[27]
    SLICE_X15Y78         LUT5 (Prop_lut5_I2_O)        0.306    16.238 r  u_sd_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.607    16.845    u_sd_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    16.969 r  u_sd_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    16.969    u_sd_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X8Y78          MUXF7 (Prop_muxf7_I0_O)      0.209    17.178 r  u_sd_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.178    u_sd_file_reader/read_sector_no[27]
    SLICE_X8Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.512    18.492    u_sd_file_reader/clk_out1
    SLICE_X8Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.559    19.051    
                         clock uncertainty           -0.084    18.968    
    SLICE_X8Y78          FDCE (Setup_fdce_C_D)        0.113    19.081    u_sd_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -17.178    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.087ns  (logic 10.176ns (56.261%)  route 7.911ns (43.739%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.335 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.491    15.826    u_sd_file_reader/read_sector_no04_out[22]
    SLICE_X15Y77         LUT5 (Prop_lut5_I2_O)        0.302    16.128 r  u_sd_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.724    16.852    u_sd_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    16.976 r  u_sd_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    16.976    u_sd_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X7Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    17.188 r  u_sd_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.188    u_sd_file_reader/read_sector_no[22]
    SLICE_X7Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.588    18.568    u_sd_file_reader/clk_out1
    SLICE_X7Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.559    19.127    
                         clock uncertainty           -0.084    19.044    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.064    19.108    u_sd_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -17.188    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.039ns  (logic 10.240ns (56.766%)  route 7.799ns (43.234%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.395 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.583    15.978    u_sd_file_reader/read_sector_no04_out[23]
    SLICE_X9Y76          LUT5 (Prop_lut5_I2_O)        0.306    16.284 r  u_sd_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.520    16.804    u_sd_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    16.928 r  u_sd_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    16.928    u_sd_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X5Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    17.140 r  u_sd_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    17.140    u_sd_file_reader/read_sector_no[23]
    SLICE_X5Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.588    18.568    u_sd_file_reader/clk_out1
    SLICE_X5Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.559    19.127    
                         clock uncertainty           -0.084    19.044    
    SLICE_X5Y76          FDCE (Setup_fdce_C_D)        0.064    19.108    u_sd_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -17.140    
  -------------------------------------------------------------------
                         slack                                  1.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X4Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.370    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][1]
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.045    -0.325 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_67
    SLICE_X5Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.868    -0.805    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X5Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.084    -0.469    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.091    -0.378    u_sd_file_reader/u_sd_reader/arg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.600    -0.564    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X7Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.336    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][2]
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_66
    SLICE_X6Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.870    -0.803    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X6Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[2]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.084    -0.468    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.120    -0.348    u_sd_file_reader/u_sd_reader/arg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_5/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.313%)  route 0.539ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.574    -0.590    nolabel_line101/clk_out1
    SLICE_X8Y58          FDRE                                         r  nolabel_line101/finalco_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line101/finalco_reg_rep[1]/Q
                         net (fo=16, routed)          0.539     0.113    nolabel_line101/finalco_reg_rep[1]
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line101/buff_reg_0_5/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.957    -0.716    nolabel_line101/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line101/buff_reg_0_5/CLKBWRCLK
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.084    -0.128    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.055    nolabel_line101/buff_reg_0_5
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line101/bufco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_1_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.518%)  route 0.222ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.642    -0.522    nolabel_line101/clk_out1
    SLICE_X8Y48          FDRE                                         r  nolabel_line101/bufco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  nolabel_line101/bufco_reg[8]/Q
                         net (fo=18, routed)          0.222    -0.136    nolabel_line101/bufco_reg[8]
    RAMB36_X0Y9          RAMB36E1                                     r  nolabel_line101/buff_reg_1_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.959    -0.714    nolabel_line101/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  nolabel_line101/buff_reg_1_5/CLKARDCLK
                         clock pessimism              0.251    -0.463    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.197    nolabel_line101/buff_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.326%)  route 0.223ns (57.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[11]/Q
                         net (fo=16, routed)          0.223    -0.204    nolabel_line101/finalco_reg_rep[11]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.084    -0.449    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.266    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.277%)  route 0.224ns (57.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.574    -0.590    nolabel_line101/clk_out1
    SLICE_X8Y59          FDRE                                         r  nolabel_line101/finalco_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line101/finalco_reg_rep[8]/Q
                         net (fo=16, routed)          0.224    -0.202    nolabel_line101/finalco_reg_rep[8]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.084    -0.449    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.266    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X5Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.324    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][4]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_64
    SLICE_X6Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.869    -0.804    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X6Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[4]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.084    -0.467    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.121    -0.346    u_sd_file_reader/u_sd_reader/arg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.633%)  route 0.230ns (58.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[10]/Q
                         net (fo=16, routed)          0.230    -0.197    nolabel_line101/finalco_reg_rep[10]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.084    -0.449    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.266    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.605%)  route 0.230ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[12]/Q
                         net (fo=16, routed)          0.230    -0.197    nolabel_line101/finalco_reg_rep[12]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.084    -0.449    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.266    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_sd_file_reader/fsize_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/file_size_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.571    -0.593    u_sd_file_reader/clk_out1
    SLICE_X12Y85         FDCE                                         r  u_sd_file_reader/fsize_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  u_sd_file_reader/fsize_reg[25]/Q
                         net (fo=1, routed)           0.049    -0.380    u_sd_file_reader/fsize[25]
    SLICE_X13Y85         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  u_sd_file_reader/file_size[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    u_sd_file_reader/file_size[25]_i_1_n_0
    SLICE_X13Y85         FDCE                                         r  u_sd_file_reader/file_size_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X13Y85         FDCE                                         r  u_sd_file_reader/file_size_reg[25]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.084    -0.497    
    SLICE_X13Y85         FDCE (Hold_fdce_C_D)         0.092    -0.405    u_sd_file_reader/file_size_reg[25]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.069    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.371ns  (logic 10.481ns (57.051%)  route 7.890ns (42.949%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.305 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.305    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.639 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[1]
                         net (fo=1, routed)           0.476    16.115    u_sd_file_reader/read_sector_no04_out[25]
    SLICE_X15Y78         LUT5 (Prop_lut5_I2_O)        0.303    16.418 r  u_sd_file_reader/read_sector_no[25]_i_4/O
                         net (fo=1, routed)           0.718    17.137    u_sd_file_reader/read_sector_no[25]_i_4_n_0
    SLICE_X4Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.261 r  u_sd_file_reader/read_sector_no[25]_i_2/O
                         net (fo=1, routed)           0.000    17.261    u_sd_file_reader/read_sector_no[25]_i_2_n_0
    SLICE_X4Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    17.473 r  u_sd_file_reader/read_sector_no_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    17.473    u_sd_file_reader/read_sector_no[25]
    SLICE_X4Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X4Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[25]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.084    19.047    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)        0.064    19.111    u_sd_file_reader/read_sector_no_reg[25]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -17.473    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.319ns  (logic 10.447ns (57.028%)  route 7.872ns (42.972%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 18.490 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.570 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[2]
                         net (fo=1, routed)           0.550    16.120    u_sd_file_reader/read_sector_no04_out[26]
    SLICE_X13Y79         LUT5 (Prop_lut5_I2_O)        0.302    16.422 r  u_sd_file_reader/read_sector_no[26]_i_4/O
                         net (fo=1, routed)           0.666    17.087    u_sd_file_reader/read_sector_no[26]_i_4_n_0
    SLICE_X8Y77          LUT5 (Prop_lut5_I0_O)        0.124    17.211 r  u_sd_file_reader/read_sector_no[26]_i_2/O
                         net (fo=1, routed)           0.000    17.211    u_sd_file_reader/read_sector_no[26]_i_2_n_0
    SLICE_X8Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    17.420 r  u_sd_file_reader/read_sector_no_reg[26]_i_1/O
                         net (fo=1, routed)           0.000    17.420    u_sd_file_reader/read_sector_no[26]
    SLICE_X8Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.510    18.490    u_sd_file_reader/clk_out1
    SLICE_X8Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[26]/C
                         clock pessimism              0.559    19.049    
                         clock uncertainty           -0.084    18.966    
    SLICE_X8Y77          FDCE (Setup_fdce_C_D)        0.113    19.079    u_sd_file_reader/read_sector_no_reg[26]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                         -17.420    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.299ns  (logic 10.639ns (58.141%)  route 7.660ns (41.859%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.762 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[0]
                         net (fo=1, routed)           0.323    16.085    u_sd_file_reader/read_sector_no04_out[28]
    SLICE_X11Y78         LUT5 (Prop_lut5_I2_O)        0.299    16.384 r  u_sd_file_reader/read_sector_no[28]_i_4/O
                         net (fo=1, routed)           0.680    17.064    u_sd_file_reader/read_sector_no[28]_i_4_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.124    17.188 r  u_sd_file_reader/read_sector_no[28]_i_2/O
                         net (fo=1, routed)           0.000    17.188    u_sd_file_reader/read_sector_no[28]_i_2_n_0
    SLICE_X5Y77          MUXF7 (Prop_muxf7_I0_O)      0.212    17.400 r  u_sd_file_reader/read_sector_no_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    17.400    u_sd_file_reader/read_sector_no[28]
    SLICE_X5Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.589    18.569    u_sd_file_reader/clk_out1
    SLICE_X5Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[28]/C
                         clock pessimism              0.559    19.128    
                         clock uncertainty           -0.084    19.045    
    SLICE_X5Y77          FDCE (Setup_fdce_C_D)        0.064    19.109    u_sd_file_reader/read_sector_no_reg[28]
  -------------------------------------------------------------------
                         required time                         19.109    
                         arrival time                         -17.400    
  -------------------------------------------------------------------
                         slack                                  1.709    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.313ns  (logic 10.656ns (58.189%)  route 7.657ns (41.811%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.779 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[2]
                         net (fo=1, routed)           0.322    16.101    u_sd_file_reader/read_sector_no04_out[30]
    SLICE_X11Y78         LUT5 (Prop_lut5_I2_O)        0.302    16.403 r  u_sd_file_reader/read_sector_no[30]_i_4/O
                         net (fo=1, routed)           0.678    17.081    u_sd_file_reader/read_sector_no[30]_i_4_n_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I0_O)        0.124    17.205 r  u_sd_file_reader/read_sector_no[30]_i_2/O
                         net (fo=1, routed)           0.000    17.205    u_sd_file_reader/read_sector_no[30]_i_2_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.209    17.414 r  u_sd_file_reader/read_sector_no_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    17.414    u_sd_file_reader/read_sector_no[30]
    SLICE_X6Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.589    18.569    u_sd_file_reader/clk_out1
    SLICE_X6Y77          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[30]/C
                         clock pessimism              0.559    19.128    
                         clock uncertainty           -0.084    19.045    
    SLICE_X6Y77          FDCE (Setup_fdce_C_D)        0.113    19.158    u_sd_file_reader/read_sector_no_reg[30]
  -------------------------------------------------------------------
                         required time                         19.158    
                         arrival time                         -17.414    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.244ns  (logic 10.737ns (58.853%)  route 7.507ns (41.147%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.853 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[3]
                         net (fo=1, routed)           0.463    16.316    u_sd_file_reader/read_sector_no04_out[31]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.306    16.622 r  u_sd_file_reader/read_sector_no[31]_i_9/O
                         net (fo=1, routed)           0.386    17.009    u_sd_file_reader/read_sector_no[31]_i_9_n_0
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.133 r  u_sd_file_reader/read_sector_no[31]_i_6/O
                         net (fo=1, routed)           0.000    17.133    u_sd_file_reader/read_sector_no[31]_i_6_n_0
    SLICE_X7Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    17.345 r  u_sd_file_reader/read_sector_no_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    17.345    u_sd_file_reader/read_sector_no[31]
    SLICE_X7Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X7Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[31]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.084    19.047    
    SLICE_X7Y78          FDCE (Setup_fdce_C_D)        0.064    19.111    u_sd_file_reader/read_sector_no_reg[31]
  -------------------------------------------------------------------
                         required time                         19.111    
                         arrival time                         -17.345    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.273ns  (logic 10.752ns (58.842%)  route 7.521ns (41.158%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns = ( 18.571 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.540 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.540    u_sd_file_reader/read_sector_no_reg[27]_i_10_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.874 r  u_sd_file_reader/read_sector_no_reg[31]_i_18/O[1]
                         net (fo=1, routed)           0.466    16.340    u_sd_file_reader/read_sector_no04_out[29]
    SLICE_X9Y78          LUT5 (Prop_lut5_I2_O)        0.303    16.643 r  u_sd_file_reader/read_sector_no[29]_i_4/O
                         net (fo=1, routed)           0.398    17.041    u_sd_file_reader/read_sector_no[29]_i_4_n_0
    SLICE_X6Y78          LUT6 (Prop_lut6_I0_O)        0.124    17.165 r  u_sd_file_reader/read_sector_no[29]_i_2/O
                         net (fo=1, routed)           0.000    17.165    u_sd_file_reader/read_sector_no[29]_i_2_n_0
    SLICE_X6Y78          MUXF7 (Prop_muxf7_I0_O)      0.209    17.374 r  u_sd_file_reader/read_sector_no_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    17.374    u_sd_file_reader/read_sector_no[29]
    SLICE_X6Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.591    18.571    u_sd_file_reader/clk_out1
    SLICE_X6Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[29]/C
                         clock pessimism              0.559    19.130    
                         clock uncertainty           -0.084    19.047    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.113    19.160    u_sd_file_reader/read_sector_no_reg[29]
  -------------------------------------------------------------------
                         required time                         19.160    
                         arrival time                         -17.374    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.184ns  (logic 10.365ns (57.001%)  route 7.819ns (42.999%))
  Logic Levels:           19  (CARRY4=6 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.305 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.305    u_sd_file_reader/read_sector_no_reg[23]_i_10_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.527 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.434    15.961    u_sd_file_reader/read_sector_no04_out[24]
    SLICE_X13Y79         LUT5 (Prop_lut5_I2_O)        0.299    16.260 r  u_sd_file_reader/read_sector_no[24]_i_4/O
                         net (fo=1, routed)           0.689    16.949    u_sd_file_reader/read_sector_no[24]_i_4_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I0_O)        0.124    17.073 r  u_sd_file_reader/read_sector_no[24]_i_2/O
                         net (fo=1, routed)           0.000    17.073    u_sd_file_reader/read_sector_no[24]_i_2_n_0
    SLICE_X7Y79          MUXF7 (Prop_muxf7_I0_O)      0.212    17.285 r  u_sd_file_reader/read_sector_no_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    17.285    u_sd_file_reader/read_sector_no[24]
    SLICE_X7Y79          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.592    18.572    u_sd_file_reader/clk_out1
    SLICE_X7Y79          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[24]/C
                         clock pessimism              0.559    19.131    
                         clock uncertainty           -0.084    19.048    
    SLICE_X7Y79          FDCE (Setup_fdce_C_D)        0.064    19.112    u_sd_file_reader/read_sector_no_reg[24]
  -------------------------------------------------------------------
                         required time                         19.112    
                         arrival time                         -17.285    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.076ns  (logic 10.511ns (58.148%)  route 7.565ns (41.852%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.414 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[1]
                         net (fo=8, routed)           0.717    13.130    u_sd_file_reader/read_sector_no07_out[21]
    SLICE_X14Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.433 r  u_sd_file_reader/first_data_sector_no[24]_i_5/O
                         net (fo=1, routed)           0.000    13.433    u_sd_file_reader/first_data_sector_no[24]_i_5_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.966 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.966    u_sd_file_reader/first_data_sector_no_reg[24]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.185 r  u_sd_file_reader/first_data_sector_no_reg[28]_i_2/O[0]
                         net (fo=3, routed)           0.510    14.695    u_sd_file_reader/read_sector_no13_in[25]
    SLICE_X13Y77         LUT2 (Prop_lut2_I0_O)        0.295    14.990 r  u_sd_file_reader/read_sector_no[27]_i_22/O
                         net (fo=1, routed)           0.000    14.990    u_sd_file_reader/read_sector_no[27]_i_22_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.630 r  u_sd_file_reader/read_sector_no_reg[27]_i_10/O[3]
                         net (fo=1, routed)           0.302    15.932    u_sd_file_reader/read_sector_no04_out[27]
    SLICE_X15Y78         LUT5 (Prop_lut5_I2_O)        0.306    16.238 r  u_sd_file_reader/read_sector_no[27]_i_4/O
                         net (fo=1, routed)           0.607    16.845    u_sd_file_reader/read_sector_no[27]_i_4_n_0
    SLICE_X8Y78          LUT5 (Prop_lut5_I0_O)        0.124    16.969 r  u_sd_file_reader/read_sector_no[27]_i_2/O
                         net (fo=1, routed)           0.000    16.969    u_sd_file_reader/read_sector_no[27]_i_2_n_0
    SLICE_X8Y78          MUXF7 (Prop_muxf7_I0_O)      0.209    17.178 r  u_sd_file_reader/read_sector_no_reg[27]_i_1/O
                         net (fo=1, routed)           0.000    17.178    u_sd_file_reader/read_sector_no[27]
    SLICE_X8Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.512    18.492    u_sd_file_reader/clk_out1
    SLICE_X8Y78          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[27]/C
                         clock pessimism              0.559    19.051    
                         clock uncertainty           -0.084    18.968    
    SLICE_X8Y78          FDCE (Setup_fdce_C_D)        0.113    19.081    u_sd_file_reader/read_sector_no_reg[27]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -17.178    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.087ns  (logic 10.176ns (56.261%)  route 7.911ns (43.739%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.335 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[2]
                         net (fo=1, routed)           0.491    15.826    u_sd_file_reader/read_sector_no04_out[22]
    SLICE_X15Y77         LUT5 (Prop_lut5_I2_O)        0.302    16.128 r  u_sd_file_reader/read_sector_no[22]_i_4/O
                         net (fo=1, routed)           0.724    16.852    u_sd_file_reader/read_sector_no[22]_i_4_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    16.976 r  u_sd_file_reader/read_sector_no[22]_i_2/O
                         net (fo=1, routed)           0.000    16.976    u_sd_file_reader/read_sector_no[22]_i_2_n_0
    SLICE_X7Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    17.188 r  u_sd_file_reader/read_sector_no_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    17.188    u_sd_file_reader/read_sector_no[22]
    SLICE_X7Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.588    18.568    u_sd_file_reader/clk_out1
    SLICE_X7Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[22]/C
                         clock pessimism              0.559    19.127    
                         clock uncertainty           -0.084    19.044    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)        0.064    19.108    u_sd_file_reader/read_sector_no_reg[22]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -17.188    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.967ns  (required time - arrival time)
  Source:                 u_sd_file_reader/sector_content_reg[22][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/read_sector_no_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.039ns  (logic 10.240ns (56.766%)  route 7.799ns (43.234%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.641    -0.899    u_sd_file_reader/clk_out1
    SLICE_X15Y64         FDRE                                         r  u_sd_file_reader/sector_content_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.443 f  u_sd_file_reader/sector_content_reg[22][0]/Q
                         net (fo=2, routed)           0.778     0.335    u_sd_file_reader/p_0_in1_in[0]
    SLICE_X13Y64         LUT4 (Prop_lut4_I2_O)        0.124     0.459 f  u_sd_file_reader/rootdir_sectorcount[11]_i_10/O
                         net (fo=1, routed)           0.263     0.722    u_sd_file_reader/rootdir_sectorcount[11]_i_10_n_0
    SLICE_X13Y64         LUT5 (Prop_lut5_I4_O)        0.124     0.846 f  u_sd_file_reader/rootdir_sectorcount[11]_i_6/O
                         net (fo=1, routed)           0.351     1.197    u_sd_file_reader/rootdir_sectorcount[11]_i_6_n_0
    SLICE_X12Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.321 r  u_sd_file_reader/rootdir_sectorcount[11]_i_3/O
                         net (fo=70, routed)          1.164     2.485    u_sd_file_reader/rootdir_sectorcount[11]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     2.609 f  u_sd_file_reader/read_sector_no1__1_i_19/O
                         net (fo=34, routed)          1.505     4.114    u_sd_file_reader/read_sector_no1__1_i_19_n_0
    SLICE_X12Y65         LUT3 (Prop_lut3_I1_O)        0.150     4.264 r  u_sd_file_reader/read_sector_no1__1_i_11/O
                         net (fo=1, routed)           0.545     4.809    u_sd_file_reader/read_sector_no1__1_i_11_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.240     9.049 r  u_sd_file_reader/read_sector_no1__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.051    u_sd_file_reader/read_sector_no1__1_n_106
    DSP48_X0Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.569 r  u_sd_file_reader/read_sector_no1__2/P[0]
                         net (fo=1, routed)           0.823    11.392    u_sd_file_reader/read_sector_no1__2_n_105
    SLICE_X9Y72          LUT2 (Prop_lut2_I1_O)        0.124    11.516 r  u_sd_file_reader/rootdir_sector[19]_i_4/O
                         net (fo=1, routed)           0.000    11.516    u_sd_file_reader/rootdir_sector[19]_i_4_n_0
    SLICE_X9Y72          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.066 r  u_sd_file_reader/rootdir_sector_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.066    u_sd_file_reader/rootdir_sector_reg[19]_i_1_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.301 r  u_sd_file_reader/rootdir_sector_reg[23]_i_1/O[0]
                         net (fo=8, routed)           0.814    13.114    u_sd_file_reader/read_sector_no07_out[20]
    SLICE_X14Y74         LUT2 (Prop_lut2_I1_O)        0.299    13.413 r  u_sd_file_reader/first_data_sector_no[20]_i_3/O
                         net (fo=1, routed)           0.000    13.413    u_sd_file_reader/first_data_sector_no[20]_i_3_n_0
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.789 r  u_sd_file_reader/first_data_sector_no_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    13.798    u_sd_file_reader/first_data_sector_no_reg[20]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.017 r  u_sd_file_reader/first_data_sector_no_reg[24]_i_2/O[0]
                         net (fo=3, routed)           0.443    14.460    u_sd_file_reader/read_sector_no13_in[21]
    SLICE_X13Y76         LUT2 (Prop_lut2_I0_O)        0.295    14.755 r  u_sd_file_reader/read_sector_no[23]_i_22/O
                         net (fo=1, routed)           0.000    14.755    u_sd_file_reader/read_sector_no[23]_i_22_n_0
    SLICE_X13Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.395 r  u_sd_file_reader/read_sector_no_reg[23]_i_10/O[3]
                         net (fo=1, routed)           0.583    15.978    u_sd_file_reader/read_sector_no04_out[23]
    SLICE_X9Y76          LUT5 (Prop_lut5_I2_O)        0.306    16.284 r  u_sd_file_reader/read_sector_no[23]_i_4/O
                         net (fo=1, routed)           0.520    16.804    u_sd_file_reader/read_sector_no[23]_i_4_n_0
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    16.928 r  u_sd_file_reader/read_sector_no[23]_i_2/O
                         net (fo=1, routed)           0.000    16.928    u_sd_file_reader/read_sector_no[23]_i_2_n_0
    SLICE_X5Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    17.140 r  u_sd_file_reader/read_sector_no_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    17.140    u_sd_file_reader/read_sector_no[23]
    SLICE_X5Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        1.588    18.568    u_sd_file_reader/clk_out1
    SLICE_X5Y76          FDCE                                         r  u_sd_file_reader/read_sector_no_reg[23]/C
                         clock pessimism              0.559    19.127    
                         clock uncertainty           -0.084    19.044    
    SLICE_X5Y76          FDCE (Setup_fdce_C_D)        0.064    19.108    u_sd_file_reader/read_sector_no_reg[23]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -17.140    
  -------------------------------------------------------------------
                         slack                                  1.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X4Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.370    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][1]
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.045    -0.325 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_67
    SLICE_X5Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.868    -0.805    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X5Y65          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[1]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.084    -0.469    
    SLICE_X5Y65          FDCE (Hold_fdce_C_D)         0.091    -0.378    u_sd_file_reader/u_sd_reader/arg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.600    -0.564    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X7Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.336    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][2]
    SLICE_X6Y62          LUT6 (Prop_lut6_I2_O)        0.045    -0.291 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_66
    SLICE_X6Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.870    -0.803    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X6Y62          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[2]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.084    -0.468    
    SLICE_X6Y62          FDCE (Hold_fdce_C_D)         0.120    -0.348    u_sd_file_reader/u_sd_reader/arg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_5/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.164ns (23.313%)  route 0.539ns (76.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.574    -0.590    nolabel_line101/clk_out1
    SLICE_X8Y58          FDRE                                         r  nolabel_line101/finalco_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line101/finalco_reg_rep[1]/Q
                         net (fo=16, routed)          0.539     0.113    nolabel_line101/finalco_reg_rep[1]
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line101/buff_reg_0_5/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.957    -0.716    nolabel_line101/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line101/buff_reg_0_5/CLKBWRCLK
                         clock pessimism              0.504    -0.212    
                         clock uncertainty            0.084    -0.128    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.055    nolabel_line101/buff_reg_0_5
  -------------------------------------------------------------------
                         required time                         -0.055    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line101/bufco_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_1_5/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.518%)  route 0.222ns (57.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.642    -0.522    nolabel_line101/clk_out1
    SLICE_X8Y48          FDRE                                         r  nolabel_line101/bufco_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  nolabel_line101/bufco_reg[8]/Q
                         net (fo=18, routed)          0.222    -0.136    nolabel_line101/bufco_reg[8]
    RAMB36_X0Y9          RAMB36E1                                     r  nolabel_line101/buff_reg_1_5/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.959    -0.714    nolabel_line101/clk_out1
    RAMB36_X0Y9          RAMB36E1                                     r  nolabel_line101/buff_reg_1_5/CLKARDCLK
                         clock pessimism              0.251    -0.463    
                         clock uncertainty            0.084    -0.380    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.197    nolabel_line101/buff_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.326%)  route 0.223ns (57.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[11]/Q
                         net (fo=16, routed)          0.223    -0.204    nolabel_line101/finalco_reg_rep[11]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.084    -0.449    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.266    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.277%)  route 0.224ns (57.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.574    -0.590    nolabel_line101/clk_out1
    SLICE_X8Y59          FDRE                                         r  nolabel_line101/finalco_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  nolabel_line101/finalco_reg_rep[8]/Q
                         net (fo=16, routed)          0.224    -0.202    nolabel_line101/finalco_reg_rep[8]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.084    -0.449    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.266    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/u_sd_reader/arg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.599    -0.565    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X5Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  u_sd_file_reader/u_sd_reader/rsectoraddr_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.324    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg_reg[31][4]
    SLICE_X6Y63          LUT6 (Prop_lut6_I2_O)        0.045    -0.279 r  u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl/arg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.279    u_sd_file_reader/u_sd_reader/u_sdcmd_ctrl_n_64
    SLICE_X6Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.869    -0.804    u_sd_file_reader/u_sd_reader/clk_out1
    SLICE_X6Y63          FDCE                                         r  u_sd_file_reader/u_sd_reader/arg_reg[4]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.084    -0.467    
    SLICE_X6Y63          FDCE (Hold_fdce_C_D)         0.121    -0.346    u_sd_file_reader/u_sd_reader/arg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.633%)  route 0.230ns (58.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[10]/Q
                         net (fo=16, routed)          0.230    -0.197    nolabel_line101/finalco_reg_rep[10]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.084    -0.449    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.266    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 nolabel_line101/finalco_reg_rep[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            nolabel_line101/buff_reg_0_6/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.605%)  route 0.230ns (58.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.573    -0.591    nolabel_line101/clk_out1
    SLICE_X8Y60          FDRE                                         r  nolabel_line101/finalco_reg_rep[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  nolabel_line101/finalco_reg_rep[12]/Q
                         net (fo=16, routed)          0.230    -0.197    nolabel_line101/finalco_reg_rep[12]
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.886    -0.787    nolabel_line101/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  nolabel_line101/buff_reg_0_6/CLKBWRCLK
                         clock pessimism              0.254    -0.533    
                         clock uncertainty            0.084    -0.449    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.266    nolabel_line101/buff_reg_0_6
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_sd_file_reader/fsize_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_file_reader/file_size_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.571    -0.593    u_sd_file_reader/clk_out1
    SLICE_X12Y85         FDCE                                         r  u_sd_file_reader/fsize_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.429 r  u_sd_file_reader/fsize_reg[25]/Q
                         net (fo=1, routed)           0.049    -0.380    u_sd_file_reader/fsize[25]
    SLICE_X13Y85         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  u_sd_file_reader/file_size[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    u_sd_file_reader/file_size[25]_i_1_n_0
    SLICE_X13Y85         FDCE                                         r  u_sd_file_reader/file_size_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100mhz (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1262, routed)        0.841    -0.832    u_sd_file_reader/clk_out1
    SLICE_X13Y85         FDCE                                         r  u_sd_file_reader/file_size_reg[25]/C
                         clock pessimism              0.252    -0.580    
                         clock uncertainty            0.084    -0.497    
    SLICE_X13Y85         FDCE (Hold_fdce_C_D)         0.092    -0.405    u_sd_file_reader/file_size_reg[25]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.069    





