$date
	Sun Oct 23 07:08:53 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#111220
b11 !
1"
#111222
b11 &
b11 %
1$
#111223
0"
#111226
b1010 &
b1010 %
#111230
b101 &
b101 %
#111234
b10000 &
b10000 %
#111238
b1000 &
b1000 %
#111242
b100 &
b100 %
#111246
b10 &
b10 %
#111250
b1 &
b1 %
1#
#111254
b0 &
0#
b0 %
0$
#1099020
b111 !
1"
#1099022
b111 &
b111 %
1$
#1099023
0"
#1099026
b10110 &
b10110 %
#1099030
b1011 &
b1011 %
#1099034
b100010 &
b100010 %
#1099038
b10001 &
b10001 %
#1099042
b110100 &
b110100 %
#1099046
b11010 &
b11010 %
#1099050
b1101 &
b1101 %
#1099054
b101000 &
b101000 %
#1099058
b10100 &
b10100 %
#1099062
b1010 &
b1010 %
#1099066
b101 &
b101 %
#1099070
b10000 &
b10000 %
#1099074
b1000 &
b1000 %
#1099078
b100 &
b100 %
#1099082
b10 &
b10 %
#1099086
b1 &
1#
b1 %
#1099090
b0 &
b0 %
0#
0$
#2062878
b10100 &
b10100 %
1$
b10100 !
1"
#2062879
0"
#2062882
b1010 &
b1010 %
#2062886
b101 &
b101 %
#2062890
b10000 &
b10000 %
#2062894
b1000 &
b1000 %
#2062898
b100 &
b100 %
#2062902
b10 &
b10 %
#2062906
b1 &
b1 %
1#
#2062910
b0 &
0#
b0 %
0$
#4500012
