part=xc7a35ticsg324-1L

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=cpu_wrapper
clock=10MHz
syn.file=hackcpu.cpp
syn.file=hackcpu.hpp
csim.clean=1
csim.code_analyzer=0
cosim.trace_level=all
cosim.wave_debug=1
syn.cflags=-DALLOW_EMPTY_HLS_STREAM_READS
syn.csimflags=-DALLOW_EMPTY_HLS_STREAM_READS
syn.compile.pipeline_loops=1
sim.O=0
syn.debug.enable=0
syn.rtl.cosim_trace_generation=0
cosim.enable_dataflow_profiling=0
tb.cflags=-DSIM_CPU_WRAPPER
tb.file=test_bench.cpp
tb.file=C:\Users\tetsu\vitis_hls\hackcpu\rom.bin
tb.file=C:\Users\tetsu\vitis_hls\work\dev\hackcpu\revasm.hpp
tb.file=C:\Users\tetsu\vitis_hls\work\dev\hackcpu\rom.bin
tb.file=C:\Users\tetsu\vitis_hls\work\dev\hackcpu\rom_pong.bin
tb.file=C:\Users\tetsu\vitis_hls\work\dev\hackcpu\rom_string_test.bin
tb.file=C:\Users\tetsu\vitis_hls\work\dev\common\uart_comm.cpp
tb.file=C:\Users\tetsu\vitis_hls\work\dev\common\uart_comm.hpp
tb.file=C:\Users\tetsu\vitis_hls\work\dev\hackcpu\revasm.cpp
tb.file=C:\Users\tetsu\vitis_hls\work\dev\hackcpu\revasm.hpp
tb.file=C:\Users\tetsu\vitis_hls\work\dev\hackcpu\revasm.cpp