/home/robin/HEIG-VD/Semestre6/SEC/Labos/SEC_Labo03/students/lab3_server/target/debug/deps/strsim-c594028b36314aa0.rmeta: /home/robin/.cargo/registry/src/github.com-1ecc6299db9ec823/strsim-0.10.0/src/lib.rs

/home/robin/HEIG-VD/Semestre6/SEC/Labos/SEC_Labo03/students/lab3_server/target/debug/deps/libstrsim-c594028b36314aa0.rlib: /home/robin/.cargo/registry/src/github.com-1ecc6299db9ec823/strsim-0.10.0/src/lib.rs

/home/robin/HEIG-VD/Semestre6/SEC/Labos/SEC_Labo03/students/lab3_server/target/debug/deps/strsim-c594028b36314aa0.d: /home/robin/.cargo/registry/src/github.com-1ecc6299db9ec823/strsim-0.10.0/src/lib.rs

/home/robin/.cargo/registry/src/github.com-1ecc6299db9ec823/strsim-0.10.0/src/lib.rs:
