Source Block: hdl/library/common/ad_gt_channel_1.v@293:321@HdlStmProcess
    tx_rst_done <= tx_rst_done_s;
  end

  // drp control

  always @(posedge up_clk) begin
    if (up_drp_lanesel == DRP_ID) begin
      up_drp_sel_int <= up_drp_sel;
      up_drp_addr_int <= up_drp_addr;
      up_drp_wr_int <= up_drp_wr;
      up_drp_wdata_int <= up_drp_wdata;
      up_drp_rdata <= up_drp_rdata_s;
      up_drp_ready <= up_drp_ready_s;
      up_drp_rxrate <= rx_rate_s;
    end else begin
      up_drp_sel_int <= 1'd0;
      up_drp_addr_int <= 12'd0;
      up_drp_wr_int <= 1'd0;
      up_drp_wdata_int <= 16'd0;
      up_drp_rdata <= 16'd0;
      up_drp_ready <= 1'd0;
      up_drp_rxrate <= 8'd0;
    end
  end

  // instantiations

  generate
  if (GTH_GTX_N == 0) begin

Diff Content:
- 298   always @(posedge up_clk) begin
- 299     if (up_drp_lanesel == DRP_ID) begin
- 300       up_drp_sel_int <= up_drp_sel;
- 301       up_drp_addr_int <= up_drp_addr;
- 302       up_drp_wr_int <= up_drp_wr;
- 303       up_drp_wdata_int <= up_drp_wdata;
- 304       up_drp_rdata <= up_drp_rdata_s;
- 305       up_drp_ready <= up_drp_ready_s;
- 306       up_drp_rxrate <= rx_rate_s;
- 307     end else begin
- 308       up_drp_sel_int <= 1'd0;
- 309       up_drp_addr_int <= 12'd0;
- 310       up_drp_wr_int <= 1'd0;
- 311       up_drp_wdata_int <= 16'd0;
- 312       up_drp_rdata <= 16'd0;
- 313       up_drp_ready <= 1'd0;
- 314       up_drp_rxrate <= 8'd0;
- 315     end
- 316   end
+ 316   wire    [ 7:0]  up_drp_rxrate_s;
+ 316   wire            up_es_drp_sel_s;
+ 316   wire            up_es_drp_wr_s;
+ 316   wire    [11:0]  up_es_drp_addr_s;
+ 316   wire    [15:0]  up_es_drp_wdata_s;
+ 316   wire    [15:0]  up_es_drp_rdata_s;
+ 316   wire            up_es_drp_ready_s;
+ 316   wire            up_es_start_s;
+ 316   wire            up_es_stop_s;
+ 316   wire            up_es_init_s;
+ 316   wire    [ 4:0]  up_es_prescale_s;
+ 316   wire    [ 1:0]  up_es_voffset_range_s;
+ 316   wire    [ 7:0]  up_es_voffset_step_s;
+ 316   wire    [ 7:0]  up_es_voffset_max_s;
+ 316   wire    [ 7:0]  up_es_voffset_min_s;
+ 316   wire    [11:0]  up_es_hoffset_max_s;
+ 316   wire    [11:0]  up_es_hoffset_min_s;
+ 316   wire    [11:0]  up_es_hoffset_step_s;
+ 316   wire    [31:0]  up_es_start_addr_s;
+ 316   wire    [15:0]  up_es_sdata0_s;
+ 316   wire    [15:0]  up_es_sdata1_s;
+ 316   wire    [15:0]  up_es_sdata2_s;
+ 316   wire    [15:0]  up_es_sdata3_s;
+ 316   wire    [15:0]  up_es_sdata4_s;
+ 316   wire    [15:0]  up_es_qdata0_s;
+ 316   wire    [15:0]  up_es_qdata1_s;
+ 316   wire    [15:0]  up_es_qdata2_s;
+ 316   wire    [15:0]  up_es_qdata3_s;
+ 316   wire    [15:0]  up_es_qdata4_s;
+ 316   wire            up_es_status_s;
+ 316   assign tx_ip_data = tx_data;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_gt_common_1.v@103:131
  wire    [15:0]  up_drp_rdata_s;
  wire            up_drp_ready_s;

  // drp control

  always @(posedge up_clk) begin
    if (up_drp_lanesel == DRP_ID) begin
      up_drp_sel_int <= up_drp_sel;
      up_drp_addr_int <= up_drp_addr;
      up_drp_wr_int <= up_drp_wr;
      up_drp_wdata_int <= up_drp_wdata;
      up_drp_rdata <= up_drp_rdata_s;
      up_drp_ready <= up_drp_ready_s;
      up_drp_rxrate <= 8'hff;
    end else begin
      up_drp_sel_int <= 1'd0;
      up_drp_addr_int <= 12'd0;
      up_drp_wr_int <= 1'd0;
      up_drp_wdata_int <= 16'd0;
      up_drp_rdata <= 16'd0;
      up_drp_ready <= 1'd0;
      up_drp_rxrate <= 8'd0;
    end
  end

  // instantiations

  generate
  if (GTH_GTX_N == 0) begin

