# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_2/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_2/precision.log.suppressed
# Info: [9552]: Activated implementation lab8_mem_stage_struc_struc_impl_2 in project C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/func_reg_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_struc.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Error: [42946]: "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd", line 17: Size 32 of elaborated formal D does not match size 5 of corresponding actual in instance /Rd_reg at C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_struc.vhd(51)
# Error: [42946]: "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd", line 18: Size 32 of elaborated formal Q does not match size 5 of corresponding actual in instance /Rd_reg at C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_struc.vhd(51)
# Error: [46763]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_struc.vhd", line 51: Elaboration failed for the instance: Rd_reg
# Error: [46709]: Unable to create design hierarchy because of elaboration errors. Please correct the earlier errors and rerun.
# Error: [679]: Unable to elaborate design CAD_lib.lab8_mem_stage_struc(struc) in vhdl.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab8_mem_stage_struc_struc_impl_2.
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_2/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_2/precision.log.suppressed
# Info: [9552]: Activated implementation lab8_mem_stage_struc_struc_impl_2 in project C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc_impl_3.
# Info: [9557]: Created implementation lab8_mem_stage_struc_struc_impl_3 in project C:/HDS/CAD/CAD_lib/ps/lab8_mem_stage_struc_struc/lab8_mem_stage_struc_struc.psp.
