Simulator report for Java
Wed Oct 24 21:13:30 2018
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 1178 nodes   ;
; Simulation Coverage         ;      41.10 % ;
; Total Number of Transitions ; 4612         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C25F324C6 ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                   ;
+--------------------------------------------------------------------------------------------+-----------------------------------------+---------------+
; Option                                                                                     ; Setting                                 ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                  ; Timing        ;
; Start time                                                                                 ; 0 ns                                    ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                     ;               ;
; Vector input source                                                                        ; /home/hime/Documentos/Java/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                      ; On            ;
; Check outputs                                                                              ; Off                                     ; Off           ;
; Report simulation coverage                                                                 ; On                                      ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                      ; On            ;
; Display missing 1-value coverage report                                                    ; On                                      ; On            ;
; Display missing 0-value coverage report                                                    ; On                                      ; On            ;
; Detect setup and hold time violations                                                      ; Off                                     ; Off           ;
; Detect glitches                                                                            ; Off                                     ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                     ; Off           ;
; Generate Signal Activity File                                                              ; Off                                     ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                     ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                     ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                      ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                              ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                     ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                     ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                    ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                               ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                               ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+------------------------------------------------------------------------------------+
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      41.10 % ;
; Total nodes checked                                 ; 1178         ;
; Total output ports checked                          ; 1231         ;
; Total output ports with complete 1/0-value coverage ; 506          ;
; Total output ports with no 1/0-value coverage       ; 662          ;
; Total output ports with no 1-value coverage         ; 670          ;
; Total output ports with no 0-value coverage         ; 717          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; Node Name                                                                            ; Output Port Name                                                                     ; Output Port Type ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; |Main|PC:program_counter|pc[0]                                                       ; |Main|PC:program_counter|pc[0]                                                       ; q                ;
; |Main|PC:program_counter|pc[1]                                                       ; |Main|PC:program_counter|pc[1]                                                       ; q                ;
; |Main|PC:program_counter|pc[2]                                                       ; |Main|PC:program_counter|pc[2]                                                       ; q                ;
; |Main|ULA:myUla|Add0~2                                                               ; |Main|ULA:myUla|Add0~2                                                               ; cout             ;
; |Main|ULA:myUla|Add0~3                                                               ; |Main|ULA:myUla|Add0~3                                                               ; combout          ;
; |Main|ULA:myUla|Add0~3                                                               ; |Main|ULA:myUla|Add0~4                                                               ; cout             ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT3             ; dataout5         ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a1 ; portadataout1    ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a2 ; portadataout2    ;
; |Main|ULA:myUla|Add0~6                                                               ; |Main|ULA:myUla|Add0~6                                                               ; combout          ;
; |Main|ULA:myUla|Add0~6                                                               ; |Main|ULA:myUla|Add0~7                                                               ; cout             ;
; |Main|ULA:myUla|Add0~9                                                               ; |Main|ULA:myUla|Add0~9                                                               ; combout          ;
; |Main|ULA:myUla|Add0~9                                                               ; |Main|ULA:myUla|Add0~10                                                              ; cout             ;
; |Main|ULA:myUla|Add0~12                                                              ; |Main|ULA:myUla|Add0~12                                                              ; combout          ;
; |Main|ULA:myUla|Add0~12                                                              ; |Main|ULA:myUla|Add0~13                                                              ; cout             ;
; |Main|ULA:myUla|Add0~16                                                              ; |Main|ULA:myUla|Add0~16                                                              ; combout          ;
; |Main|ULA:myUla|Add0~16                                                              ; |Main|ULA:myUla|Add0~17                                                              ; cout             ;
; |Main|ULA:myUla|Add0~20                                                              ; |Main|ULA:myUla|Add0~20                                                              ; combout          ;
; |Main|ULA:myUla|Add0~20                                                              ; |Main|ULA:myUla|Add0~21                                                              ; cout             ;
; |Main|ULA:myUla|Add0~24                                                              ; |Main|ULA:myUla|Add0~24                                                              ; combout          ;
; |Main|ULA:myUla|Add0~24                                                              ; |Main|ULA:myUla|Add0~25                                                              ; cout             ;
; |Main|ULA:myUla|Add0~28                                                              ; |Main|ULA:myUla|Add0~28                                                              ; combout          ;
; |Main|STACK:pilha|top_of_stack[1]                                                    ; |Main|STACK:pilha|top_of_stack[1]                                                    ; q                ;
; |Main|STACK:pilha|top_of_stack[0]                                                    ; |Main|STACK:pilha|top_of_stack[0]                                                    ; q                ;
; |Main|ULA:myUla|LessThan1~5                                                          ; |Main|ULA:myUla|LessThan1~5                                                          ; cout             ;
; |Main|ULA:myUla|LessThan1~7                                                          ; |Main|ULA:myUla|LessThan1~7                                                          ; cout             ;
; |Main|ULA:myUla|LessThan1~9                                                          ; |Main|ULA:myUla|LessThan1~9                                                          ; cout             ;
; |Main|ULA:myUla|LessThan1~11                                                         ; |Main|ULA:myUla|LessThan1~11                                                         ; cout             ;
; |Main|ULA:myUla|LessThan1~13                                                         ; |Main|ULA:myUla|LessThan1~13                                                         ; cout             ;
; |Main|ULA:myUla|LessThan1~14                                                         ; |Main|ULA:myUla|LessThan1~14                                                         ; combout          ;
; |Main|PC:program_counter|pc[0]~12                                                    ; |Main|PC:program_counter|pc[0]~12                                                    ; combout          ;
; |Main|PC:program_counter|pc[0]~12                                                    ; |Main|PC:program_counter|pc[0]~13                                                    ; cout             ;
; |Main|PC:program_counter|pc[1]~14                                                    ; |Main|PC:program_counter|pc[1]~14                                                    ; combout          ;
; |Main|PC:program_counter|pc[1]~14                                                    ; |Main|PC:program_counter|pc[1]~15                                                    ; cout             ;
; |Main|PC:program_counter|pc[2]~16                                                    ; |Main|PC:program_counter|pc[2]~16                                                    ; combout          ;
; |Main|PC:program_counter|pc[2]~16                                                    ; |Main|PC:program_counter|pc[2]~17                                                    ; cout             ;
; |Main|PC:program_counter|pc[3]~18                                                    ; |Main|PC:program_counter|pc[3]~18                                                    ; combout          ;
; |Main|PC:program_counter|pc[3]~18                                                    ; |Main|PC:program_counter|pc[3]~19                                                    ; cout             ;
; |Main|PC:program_counter|pc[4]~20                                                    ; |Main|PC:program_counter|pc[4]~20                                                    ; combout          ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT3            ; dataout5         ;
; |Main|STACK:pilha|top_of_stack[0]~6                                                  ; |Main|STACK:pilha|top_of_stack[0]~6                                                  ; combout          ;
; |Main|STACK:pilha|top_of_stack[0]~6                                                  ; |Main|STACK:pilha|top_of_stack[0]~7                                                  ; cout             ;
; |Main|STACK:pilha|top_of_stack[1]~8                                                  ; |Main|STACK:pilha|top_of_stack[1]~8                                                  ; combout          ;
; |Main|STACK:pilha|top_of_stack[1]~8                                                  ; |Main|STACK:pilha|top_of_stack[1]~9                                                  ; cout             ;
; |Main|STACK:pilha|top_of_stack[2]~10                                                 ; |Main|STACK:pilha|top_of_stack[2]~10                                                 ; combout          ;
; |Main|STACK:pilha|top_of_stack[2]~10                                                 ; |Main|STACK:pilha|top_of_stack[2]~11                                                 ; cout             ;
; |Main|STACK:pilha|top_of_stack[3]~12                                                 ; |Main|STACK:pilha|top_of_stack[3]~12                                                 ; combout          ;
; |Main|STACK:pilha|top_of_stack[3]~12                                                 ; |Main|STACK:pilha|top_of_stack[3]~13                                                 ; cout             ;
; |Main|STACK:pilha|top_of_stack[4]~14                                                 ; |Main|STACK:pilha|top_of_stack[4]~14                                                 ; combout          ;
; |Main|RAM:mem|addr_reg[0]                                                            ; |Main|RAM:mem|addr_reg[0]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[1]                                                            ; |Main|RAM:mem|addr_reg[1]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[2]                                                            ; |Main|RAM:mem|addr_reg[2]                                                            ; q                ;
; |Main|RAM:mem|ram~0                                                                  ; |Main|RAM:mem|ram~0                                                                  ; combout          ;
; |Main|RAM:mem|ram~3                                                                  ; |Main|RAM:mem|ram~3                                                                  ; combout          ;
; |Main|RAM:mem|ram~4                                                                  ; |Main|RAM:mem|ram~4                                                                  ; combout          ;
; |Main|RAM:mem|ram~5                                                                  ; |Main|RAM:mem|ram~5                                                                  ; combout          ;
; |Main|RAM:mem|ram~6                                                                  ; |Main|RAM:mem|ram~6                                                                  ; combout          ;
; |Main|RAM:mem|ram~7                                                                  ; |Main|RAM:mem|ram~7                                                                  ; combout          ;
; |Main|RAM:mem|ram~8                                                                  ; |Main|RAM:mem|ram~8                                                                  ; combout          ;
; |Main|RAM:mem|ram~9                                                                  ; |Main|RAM:mem|ram~9                                                                  ; combout          ;
; |Main|RAM:mem|ram~10                                                                 ; |Main|RAM:mem|ram~10                                                                 ; combout          ;
; |Main|RAM:mem|ram~11                                                                 ; |Main|RAM:mem|ram~11                                                                 ; combout          ;
; |Main|RAM:mem|ram~12                                                                 ; |Main|RAM:mem|ram~12                                                                 ; combout          ;
; |Main|RAM:mem|ram~13                                                                 ; |Main|RAM:mem|ram~13                                                                 ; combout          ;
; |Main|CONTROLE:control|opcode[0]                                                     ; |Main|CONTROLE:control|opcode[0]                                                     ; q                ;
; |Main|ULA:myUla|Add0~0                                                               ; |Main|ULA:myUla|Add0~0                                                               ; combout          ;
; |Main|CONTROLE:control|opcode[1]                                                     ; |Main|CONTROLE:control|opcode[1]                                                     ; q                ;
; |Main|CONTROLE:control|state.escrevePilha                                            ; |Main|CONTROLE:control|state.escrevePilha                                            ; q                ;
; |Main|CONTROLE:control|opcode[5]                                                     ; |Main|CONTROLE:control|opcode[5]                                                     ; q                ;
; |Main|CONTROLE:control|opcode[6]                                                     ; |Main|CONTROLE:control|opcode[6]                                                     ; q                ;
; |Main|CONTROLE:control|data_stack_from[1]~0                                          ; |Main|CONTROLE:control|data_stack_from[1]~0                                          ; combout          ;
; |Main|CONTROLE:control|opcode[4]                                                     ; |Main|CONTROLE:control|opcode[4]                                                     ; q                ;
; |Main|CONTROLE:control|data_stack_from[1]~1                                          ; |Main|CONTROLE:control|data_stack_from[1]~1                                          ; combout          ;
; |Main|data_stack[4]~1                                                                ; |Main|data_stack[4]~1                                                                ; combout          ;
; |Main|CONTROLE:control|Equal15~0                                                     ; |Main|CONTROLE:control|Equal15~0                                                     ; combout          ;
; |Main|Equal0~0                                                                       ; |Main|Equal0~0                                                                       ; combout          ;
; |Main|data_stack[1]~2                                                                ; |Main|data_stack[1]~2                                                                ; combout          ;
; |Main|data_stack[0]~3                                                                ; |Main|data_stack[0]~3                                                                ; combout          ;
; |Main|data_stack[0]~4                                                                ; |Main|data_stack[0]~4                                                                ; combout          ;
; |Main|ULA:myUla|Add0~5                                                               ; |Main|ULA:myUla|Add0~5                                                               ; combout          ;
; |Main|data_stack[1]~5                                                                ; |Main|data_stack[1]~5                                                                ; combout          ;
; |Main|data_stack[1]~6                                                                ; |Main|data_stack[1]~6                                                                ; combout          ;
; |Main|data_stack[1]~7                                                                ; |Main|data_stack[1]~7                                                                ; combout          ;
; |Main|ULA:myUla|opB[2]                                                               ; |Main|ULA:myUla|opB[2]                                                               ; q                ;
; |Main|ULA:myUla|Add0~8                                                               ; |Main|ULA:myUla|Add0~8                                                               ; combout          ;
; |Main|data_stack[2]~8                                                                ; |Main|data_stack[2]~8                                                                ; combout          ;
; |Main|data_stack[2]~9                                                                ; |Main|data_stack[2]~9                                                                ; combout          ;
; |Main|data_stack[2]~10                                                               ; |Main|data_stack[2]~10                                                               ; combout          ;
; |Main|ULA:myUla|Add0~11                                                              ; |Main|ULA:myUla|Add0~11                                                              ; combout          ;
; |Main|ULA:myUla|Add0~14                                                              ; |Main|ULA:myUla|Add0~14                                                              ; combout          ;
; |Main|CONTROLE:control|data_stack_from[1]~2                                          ; |Main|CONTROLE:control|data_stack_from[1]~2                                          ; combout          ;
; |Main|data_stack[4]~12                                                               ; |Main|data_stack[4]~12                                                               ; combout          ;
; |Main|ULA:myUla|Add0~15                                                              ; |Main|ULA:myUla|Add0~15                                                              ; combout          ;
; |Main|ULA:myUla|Add0~18                                                              ; |Main|ULA:myUla|Add0~18                                                              ; combout          ;
; |Main|data_stack[4]~13                                                               ; |Main|data_stack[4]~13                                                               ; combout          ;
; |Main|data_stack[5]~14                                                               ; |Main|data_stack[5]~14                                                               ; combout          ;
; |Main|ULA:myUla|Add0~19                                                              ; |Main|ULA:myUla|Add0~19                                                              ; combout          ;
; |Main|ULA:myUla|Add0~22                                                              ; |Main|ULA:myUla|Add0~22                                                              ; combout          ;
; |Main|data_stack[5]~15                                                               ; |Main|data_stack[5]~15                                                               ; combout          ;
; |Main|data_stack[6]~16                                                               ; |Main|data_stack[6]~16                                                               ; combout          ;
; |Main|ULA:myUla|Add0~23                                                              ; |Main|ULA:myUla|Add0~23                                                              ; combout          ;
; |Main|ULA:myUla|Add0~26                                                              ; |Main|ULA:myUla|Add0~26                                                              ; combout          ;
; |Main|data_stack[6]~17                                                               ; |Main|data_stack[6]~17                                                               ; combout          ;
; |Main|ULA:myUla|Add0~27                                                              ; |Main|ULA:myUla|Add0~27                                                              ; combout          ;
; |Main|ULA:myUla|Add0~30                                                              ; |Main|ULA:myUla|Add0~30                                                              ; combout          ;
; |Main|STACK:pilha|Mux7~6                                                             ; |Main|STACK:pilha|Mux7~6                                                             ; combout          ;
; |Main|STACK:pilha|Mux7~9                                                             ; |Main|STACK:pilha|Mux7~9                                                             ; combout          ;
; |Main|STACK:pilha|Mux7~10                                                            ; |Main|STACK:pilha|Mux7~10                                                            ; combout          ;
; |Main|STACK:pilha|Mux7~11                                                            ; |Main|STACK:pilha|Mux7~11                                                            ; combout          ;
; |Main|STACK:pilha|Mux7~14                                                            ; |Main|STACK:pilha|Mux7~14                                                            ; combout          ;
; |Main|STACK:pilha|Mux7~15                                                            ; |Main|STACK:pilha|Mux7~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux7~16                                                            ; |Main|STACK:pilha|Mux7~16                                                            ; combout          ;
; |Main|STACK:pilha|Mux7~17                                                            ; |Main|STACK:pilha|Mux7~17                                                            ; combout          ;
; |Main|STACK:pilha|Mux7~19                                                            ; |Main|STACK:pilha|Mux7~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux7~20                                                            ; |Main|STACK:pilha|Mux7~20                                                            ; combout          ;
; |Main|STACK:pilha|Mux6~6                                                             ; |Main|STACK:pilha|Mux6~6                                                             ; combout          ;
; |Main|STACK:pilha|Mux6~10                                                            ; |Main|STACK:pilha|Mux6~10                                                            ; combout          ;
; |Main|STACK:pilha|Mux6~11                                                            ; |Main|STACK:pilha|Mux6~11                                                            ; combout          ;
; |Main|STACK:pilha|Mux6~12                                                            ; |Main|STACK:pilha|Mux6~12                                                            ; combout          ;
; |Main|STACK:pilha|ram[0][1]                                                          ; |Main|STACK:pilha|ram[0][1]                                                          ; q                ;
; |Main|STACK:pilha|Mux6~14                                                            ; |Main|STACK:pilha|Mux6~14                                                            ; combout          ;
; |Main|STACK:pilha|Mux6~15                                                            ; |Main|STACK:pilha|Mux6~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux6~16                                                            ; |Main|STACK:pilha|Mux6~16                                                            ; combout          ;
; |Main|STACK:pilha|Mux6~19                                                            ; |Main|STACK:pilha|Mux6~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux6~20                                                            ; |Main|STACK:pilha|Mux6~20                                                            ; combout          ;
; |Main|STACK:pilha|Mux5~12                                                            ; |Main|STACK:pilha|Mux5~12                                                            ; combout          ;
; |Main|STACK:pilha|Mux5~13                                                            ; |Main|STACK:pilha|Mux5~13                                                            ; combout          ;
; |Main|STACK:pilha|ram[1][2]                                                          ; |Main|STACK:pilha|ram[1][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][2]                                                          ; |Main|STACK:pilha|ram[0][2]                                                          ; q                ;
; |Main|STACK:pilha|Mux5~14                                                            ; |Main|STACK:pilha|Mux5~14                                                            ; combout          ;
; |Main|STACK:pilha|Mux5~15                                                            ; |Main|STACK:pilha|Mux5~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux5~16                                                            ; |Main|STACK:pilha|Mux5~16                                                            ; combout          ;
; |Main|STACK:pilha|Mux5~17                                                            ; |Main|STACK:pilha|Mux5~17                                                            ; combout          ;
; |Main|STACK:pilha|Mux5~19                                                            ; |Main|STACK:pilha|Mux5~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux5~20                                                            ; |Main|STACK:pilha|Mux5~20                                                            ; combout          ;
; |Main|STACK:pilha|Mux4~6                                                             ; |Main|STACK:pilha|Mux4~6                                                             ; combout          ;
; |Main|STACK:pilha|Mux4~10                                                            ; |Main|STACK:pilha|Mux4~10                                                            ; combout          ;
; |Main|STACK:pilha|Mux4~11                                                            ; |Main|STACK:pilha|Mux4~11                                                            ; combout          ;
; |Main|STACK:pilha|Mux4~12                                                            ; |Main|STACK:pilha|Mux4~12                                                            ; combout          ;
; |Main|STACK:pilha|Mux4~14                                                            ; |Main|STACK:pilha|Mux4~14                                                            ; combout          ;
; |Main|STACK:pilha|Mux4~15                                                            ; |Main|STACK:pilha|Mux4~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux4~16                                                            ; |Main|STACK:pilha|Mux4~16                                                            ; combout          ;
; |Main|STACK:pilha|Mux4~17                                                            ; |Main|STACK:pilha|Mux4~17                                                            ; combout          ;
; |Main|STACK:pilha|Mux4~19                                                            ; |Main|STACK:pilha|Mux4~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux4~20                                                            ; |Main|STACK:pilha|Mux4~20                                                            ; combout          ;
; |Main|STACK:pilha|Mux3~6                                                             ; |Main|STACK:pilha|Mux3~6                                                             ; combout          ;
; |Main|STACK:pilha|Mux3~9                                                             ; |Main|STACK:pilha|Mux3~9                                                             ; combout          ;
; |Main|STACK:pilha|Mux3~12                                                            ; |Main|STACK:pilha|Mux3~12                                                            ; combout          ;
; |Main|STACK:pilha|Mux3~14                                                            ; |Main|STACK:pilha|Mux3~14                                                            ; combout          ;
; |Main|STACK:pilha|Mux2~6                                                             ; |Main|STACK:pilha|Mux2~6                                                             ; combout          ;
; |Main|STACK:pilha|Mux2~9                                                             ; |Main|STACK:pilha|Mux2~9                                                             ; combout          ;
; |Main|STACK:pilha|Mux2~10                                                            ; |Main|STACK:pilha|Mux2~10                                                            ; combout          ;
; |Main|STACK:pilha|Mux2~11                                                            ; |Main|STACK:pilha|Mux2~11                                                            ; combout          ;
; |Main|STACK:pilha|Mux2~12                                                            ; |Main|STACK:pilha|Mux2~12                                                            ; combout          ;
; |Main|STACK:pilha|Mux2~13                                                            ; |Main|STACK:pilha|Mux2~13                                                            ; combout          ;
; |Main|STACK:pilha|Mux2~17                                                            ; |Main|STACK:pilha|Mux2~17                                                            ; combout          ;
; |Main|STACK:pilha|Mux1~6                                                             ; |Main|STACK:pilha|Mux1~6                                                             ; combout          ;
; |Main|STACK:pilha|Mux1~9                                                             ; |Main|STACK:pilha|Mux1~9                                                             ; combout          ;
; |Main|STACK:pilha|Mux1~10                                                            ; |Main|STACK:pilha|Mux1~10                                                            ; combout          ;
; |Main|STACK:pilha|Mux1~14                                                            ; |Main|STACK:pilha|Mux1~14                                                            ; combout          ;
; |Main|STACK:pilha|Mux1~17                                                            ; |Main|STACK:pilha|Mux1~17                                                            ; combout          ;
; |Main|STACK:pilha|Mux1~18                                                            ; |Main|STACK:pilha|Mux1~18                                                            ; combout          ;
; |Main|STACK:pilha|Mux0~6                                                             ; |Main|STACK:pilha|Mux0~6                                                             ; combout          ;
; |Main|STACK:pilha|Mux0~9                                                             ; |Main|STACK:pilha|Mux0~9                                                             ; combout          ;
; |Main|STACK:pilha|Mux0~10                                                            ; |Main|STACK:pilha|Mux0~10                                                            ; combout          ;
; |Main|STACK:pilha|Mux0~11                                                            ; |Main|STACK:pilha|Mux0~11                                                            ; combout          ;
; |Main|STACK:pilha|Mux0~12                                                            ; |Main|STACK:pilha|Mux0~12                                                            ; combout          ;
; |Main|STACK:pilha|Mux0~13                                                            ; |Main|STACK:pilha|Mux0~13                                                            ; combout          ;
; |Main|STACK:pilha|Mux0~17                                                            ; |Main|STACK:pilha|Mux0~17                                                            ; combout          ;
; |Main|STACK:pilha|Mux0~18                                                            ; |Main|STACK:pilha|Mux0~18                                                            ; combout          ;
; |Main|ULA:myUla|Add0~31                                                              ; |Main|ULA:myUla|Add0~31                                                              ; combout          ;
; |Main|ULA:myUla|Add0~32                                                              ; |Main|ULA:myUla|Add0~32                                                              ; combout          ;
; |Main|ULA:myUla|Add0~33                                                              ; |Main|ULA:myUla|Add0~33                                                              ; combout          ;
; |Main|ULA:myUla|Equal2~1                                                             ; |Main|ULA:myUla|Equal2~1                                                             ; combout          ;
; |Main|CONTROLE:control|state.atualizaPC                                              ; |Main|CONTROLE:control|state.atualizaPC                                              ; q                ;
; |Main|CONTROLE:control|jump~0                                                        ; |Main|CONTROLE:control|jump~0                                                        ; combout          ;
; |Main|CONTROLE:control|state.leInstrucao                                             ; |Main|CONTROLE:control|state.leInstrucao                                             ; q                ;
; |Main|CONTROLE:control|state.leOP2                                                   ; |Main|CONTROLE:control|state.leOP2                                                   ; q                ;
; |Main|CONTROLE:control|state.lePilha                                                 ; |Main|CONTROLE:control|state.lePilha                                                 ; q                ;
; |Main|ULA:myUla|Equal0~0                                                             ; |Main|ULA:myUla|Equal0~0                                                             ; combout          ;
; |Main|CONTROLE:control|state.leOP1                                                   ; |Main|CONTROLE:control|state.leOP1                                                   ; q                ;
; |Main|CONTROLE:control|state.decodifica                                              ; |Main|CONTROLE:control|state.decodifica                                              ; q                ;
; |Main|CONTROLE:control|state.resetPC~0                                               ; |Main|CONTROLE:control|state.resetPC~0                                               ; combout          ;
; |Main|CONTROLE:control|state.resetPC~1                                               ; |Main|CONTROLE:control|state.resetPC~1                                               ; combout          ;
; |Main|CONTROLE:control|state.leMemoria                                               ; |Main|CONTROLE:control|state.leMemoria                                               ; q                ;
; |Main|CONTROLE:control|state.escreveMemoria                                          ; |Main|CONTROLE:control|state.escreveMemoria                                          ; q                ;
; |Main|CONTROLE:control|state.resetPC~2                                               ; |Main|CONTROLE:control|state.resetPC~2                                               ; combout          ;
; |Main|CONTROLE:control|state.resetPC~3                                               ; |Main|CONTROLE:control|state.resetPC~3                                               ; combout          ;
; |Main|CONTROLE:control|state.incremento_adicional                                    ; |Main|CONTROLE:control|state.incremento_adicional                                    ; q                ;
; |Main|CONTROLE:control|state.resetPC~4                                               ; |Main|CONTROLE:control|state.resetPC~4                                               ; combout          ;
; |Main|CONTROLE:control|state.resetPC~5                                               ; |Main|CONTROLE:control|state.resetPC~5                                               ; combout          ;
; |Main|CONTROLE:control|state.resetPC~6                                               ; |Main|CONTROLE:control|state.resetPC~6                                               ; combout          ;
; |Main|CONTROLE:control|state.resetPC~7                                               ; |Main|CONTROLE:control|state.resetPC~7                                               ; combout          ;
; |Main|CONTROLE:control|state.resetPC~8                                               ; |Main|CONTROLE:control|state.resetPC~8                                               ; combout          ;
; |Main|CONTROLE:control|state.resetPC~9                                               ; |Main|CONTROLE:control|state.resetPC~9                                               ; combout          ;
; |Main|CONTROLE:control|state.resetPC~10                                              ; |Main|CONTROLE:control|state.resetPC~10                                              ; combout          ;
; |Main|CONTROLE:control|state.resetPC~11                                              ; |Main|CONTROLE:control|state.resetPC~11                                              ; combout          ;
; |Main|CONTROLE:control|state.resetPC~12                                              ; |Main|CONTROLE:control|state.resetPC~12                                              ; combout          ;
; |Main|CONTROLE:control|state.incremento_adicional~0                                  ; |Main|CONTROLE:control|state.incremento_adicional~0                                  ; combout          ;
; |Main|CONTROLE:control|state.resetPC~13                                              ; |Main|CONTROLE:control|state.resetPC~13                                              ; combout          ;
; |Main|CONTROLE:control|state~25                                                      ; |Main|CONTROLE:control|state~25                                                      ; combout          ;
; |Main|CONTROLE:control|Equal16~0                                                     ; |Main|CONTROLE:control|Equal16~0                                                     ; combout          ;
; |Main|CONTROLE:control|state~26                                                      ; |Main|CONTROLE:control|state~26                                                      ; combout          ;
; |Main|CONTROLE:control|state~27                                                      ; |Main|CONTROLE:control|state~27                                                      ; combout          ;
; |Main|CONTROLE:control|Selector9~0                                                   ; |Main|CONTROLE:control|Selector9~0                                                   ; combout          ;
; |Main|var_address[0]~2                                                               ; |Main|var_address[0]~2                                                               ; combout          ;
; |Main|var_address[1]~3                                                               ; |Main|var_address[1]~3                                                               ; combout          ;
; |Main|var_address[2]~4                                                               ; |Main|var_address[2]~4                                                               ; combout          ;
; |Main|STACK:pilha|top_of_stack[3]~5                                                  ; |Main|STACK:pilha|top_of_stack[3]~5                                                  ; combout          ;
; |Main|STACK:pilha|Decoder0~2                                                         ; |Main|STACK:pilha|Decoder0~2                                                         ; combout          ;
; |Main|STACK:pilha|Decoder0~6                                                         ; |Main|STACK:pilha|Decoder0~6                                                         ; combout          ;
; |Main|STACK:pilha|Decoder0~10                                                        ; |Main|STACK:pilha|Decoder0~10                                                        ; combout          ;
; |Main|STACK:pilha|Decoder0~14                                                        ; |Main|STACK:pilha|Decoder0~14                                                        ; combout          ;
; |Main|STACK:pilha|ram[2][4]~280                                                      ; |Main|STACK:pilha|ram[2][4]~280                                                      ; combout          ;
; |Main|STACK:pilha|ram[1][4]~281                                                      ; |Main|STACK:pilha|ram[1][4]~281                                                      ; combout          ;
; |Main|STACK:pilha|ram~288                                                            ; |Main|STACK:pilha|ram~288                                                            ; combout          ;
; |Main|STACK:pilha|ram~289                                                            ; |Main|STACK:pilha|ram~289                                                            ; combout          ;
; |Main|STACK:pilha|ram~290                                                            ; |Main|STACK:pilha|ram~290                                                            ; combout          ;
; |Main|STACK:pilha|ram~291                                                            ; |Main|STACK:pilha|ram~291                                                            ; combout          ;
; |Main|STACK:pilha|ram~292                                                            ; |Main|STACK:pilha|ram~292                                                            ; combout          ;
; |Main|STACK:pilha|ram~293                                                            ; |Main|STACK:pilha|ram~293                                                            ; combout          ;
; |Main|STACK:pilha|ram~294                                                            ; |Main|STACK:pilha|ram~294                                                            ; combout          ;
; |Main|STACK:pilha|ram~295                                                            ; |Main|STACK:pilha|ram~295                                                            ; combout          ;
; |Main|STACK:pilha|ram~296                                                            ; |Main|STACK:pilha|ram~296                                                            ; combout          ;
; |Main|STACK:pilha|ram~297                                                            ; |Main|STACK:pilha|ram~297                                                            ; combout          ;
; |Main|STACK:pilha|ram~298                                                            ; |Main|STACK:pilha|ram~298                                                            ; combout          ;
; |Main|STACK:pilha|ram~299                                                            ; |Main|STACK:pilha|ram~299                                                            ; combout          ;
; |Main|STACK:pilha|ram~300                                                            ; |Main|STACK:pilha|ram~300                                                            ; combout          ;
; |Main|STACK:pilha|ram~301                                                            ; |Main|STACK:pilha|ram~301                                                            ; combout          ;
; |Main|STACK:pilha|ram~302                                                            ; |Main|STACK:pilha|ram~302                                                            ; combout          ;
; |Main|STACK:pilha|ram~303                                                            ; |Main|STACK:pilha|ram~303                                                            ; combout          ;
; |Main|STACK:pilha|ram~304                                                            ; |Main|STACK:pilha|ram~304                                                            ; combout          ;
; |Main|STACK:pilha|ram~305                                                            ; |Main|STACK:pilha|ram~305                                                            ; combout          ;
; |Main|STACK:pilha|ram~306                                                            ; |Main|STACK:pilha|ram~306                                                            ; combout          ;
; |Main|STACK:pilha|ram~307                                                            ; |Main|STACK:pilha|ram~307                                                            ; combout          ;
; |Main|STACK:pilha|ram~308                                                            ; |Main|STACK:pilha|ram~308                                                            ; combout          ;
; |Main|STACK:pilha|ram~309                                                            ; |Main|STACK:pilha|ram~309                                                            ; combout          ;
; |Main|STACK:pilha|ram~310                                                            ; |Main|STACK:pilha|ram~310                                                            ; combout          ;
; |Main|STACK:pilha|ram~311                                                            ; |Main|STACK:pilha|ram~311                                                            ; combout          ;
; |Main|STACK:pilha|ram~312                                                            ; |Main|STACK:pilha|ram~312                                                            ; combout          ;
; |Main|STACK:pilha|ram~313                                                            ; |Main|STACK:pilha|ram~313                                                            ; combout          ;
; |Main|STACK:pilha|ram~314                                                            ; |Main|STACK:pilha|ram~314                                                            ; combout          ;
; |Main|STACK:pilha|ram~315                                                            ; |Main|STACK:pilha|ram~315                                                            ; combout          ;
; |Main|STACK:pilha|ram~316                                                            ; |Main|STACK:pilha|ram~316                                                            ; combout          ;
; |Main|STACK:pilha|ram~317                                                            ; |Main|STACK:pilha|ram~317                                                            ; combout          ;
; |Main|STACK:pilha|ram~318                                                            ; |Main|STACK:pilha|ram~318                                                            ; combout          ;
; |Main|STACK:pilha|ram~319                                                            ; |Main|STACK:pilha|ram~319                                                            ; combout          ;
; |Main|STACK:pilha|ram~320                                                            ; |Main|STACK:pilha|ram~320                                                            ; combout          ;
; |Main|STACK:pilha|ram~321                                                            ; |Main|STACK:pilha|ram~321                                                            ; combout          ;
; |Main|STACK:pilha|ram~322                                                            ; |Main|STACK:pilha|ram~322                                                            ; combout          ;
; |Main|STACK:pilha|ram~323                                                            ; |Main|STACK:pilha|ram~323                                                            ; combout          ;
; |Main|STACK:pilha|ram~324                                                            ; |Main|STACK:pilha|ram~324                                                            ; combout          ;
; |Main|STACK:pilha|ram~325                                                            ; |Main|STACK:pilha|ram~325                                                            ; combout          ;
; |Main|STACK:pilha|ram~326                                                            ; |Main|STACK:pilha|ram~326                                                            ; combout          ;
; |Main|STACK:pilha|ram~327                                                            ; |Main|STACK:pilha|ram~327                                                            ; combout          ;
; |Main|STACK:pilha|ram~328                                                            ; |Main|STACK:pilha|ram~328                                                            ; combout          ;
; |Main|STACK:pilha|ram~329                                                            ; |Main|STACK:pilha|ram~329                                                            ; combout          ;
; |Main|STACK:pilha|ram~330                                                            ; |Main|STACK:pilha|ram~330                                                            ; combout          ;
; |Main|STACK:pilha|ram~331                                                            ; |Main|STACK:pilha|ram~331                                                            ; combout          ;
; |Main|STACK:pilha|ram~332                                                            ; |Main|STACK:pilha|ram~332                                                            ; combout          ;
; |Main|STACK:pilha|ram~333                                                            ; |Main|STACK:pilha|ram~333                                                            ; combout          ;
; |Main|STACK:pilha|ram~334                                                            ; |Main|STACK:pilha|ram~334                                                            ; combout          ;
; |Main|STACK:pilha|ram~335                                                            ; |Main|STACK:pilha|ram~335                                                            ; combout          ;
; |Main|STACK:pilha|ram~336                                                            ; |Main|STACK:pilha|ram~336                                                            ; combout          ;
; |Main|STACK:pilha|ram~337                                                            ; |Main|STACK:pilha|ram~337                                                            ; combout          ;
; |Main|STACK:pilha|ram~338                                                            ; |Main|STACK:pilha|ram~338                                                            ; combout          ;
; |Main|STACK:pilha|ram~339                                                            ; |Main|STACK:pilha|ram~339                                                            ; combout          ;
; |Main|STACK:pilha|ram~340                                                            ; |Main|STACK:pilha|ram~340                                                            ; combout          ;
; |Main|STACK:pilha|ram~341                                                            ; |Main|STACK:pilha|ram~341                                                            ; combout          ;
; |Main|STACK:pilha|ram~342                                                            ; |Main|STACK:pilha|ram~342                                                            ; combout          ;
; |Main|STACK:pilha|ram~343                                                            ; |Main|STACK:pilha|ram~343                                                            ; combout          ;
; |Main|STACK:pilha|ram~344                                                            ; |Main|STACK:pilha|ram~344                                                            ; combout          ;
; |Main|STACK:pilha|ram~345                                                            ; |Main|STACK:pilha|ram~345                                                            ; combout          ;
; |Main|STACK:pilha|ram~346                                                            ; |Main|STACK:pilha|ram~346                                                            ; combout          ;
; |Main|STACK:pilha|ram~347                                                            ; |Main|STACK:pilha|ram~347                                                            ; combout          ;
; |Main|STACK:pilha|ram~348                                                            ; |Main|STACK:pilha|ram~348                                                            ; combout          ;
; |Main|STACK:pilha|ram~349                                                            ; |Main|STACK:pilha|ram~349                                                            ; combout          ;
; |Main|STACK:pilha|ram~350                                                            ; |Main|STACK:pilha|ram~350                                                            ; combout          ;
; |Main|STACK:pilha|ram~351                                                            ; |Main|STACK:pilha|ram~351                                                            ; combout          ;
; |Main|STACK:pilha|ram~352                                                            ; |Main|STACK:pilha|ram~352                                                            ; combout          ;
; |Main|STACK:pilha|ram~353                                                            ; |Main|STACK:pilha|ram~353                                                            ; combout          ;
; |Main|STACK:pilha|ram~354                                                            ; |Main|STACK:pilha|ram~354                                                            ; combout          ;
; |Main|STACK:pilha|ram~355                                                            ; |Main|STACK:pilha|ram~355                                                            ; combout          ;
; |Main|STACK:pilha|ram~356                                                            ; |Main|STACK:pilha|ram~356                                                            ; combout          ;
; |Main|STACK:pilha|ram~357                                                            ; |Main|STACK:pilha|ram~357                                                            ; combout          ;
; |Main|STACK:pilha|ram~358                                                            ; |Main|STACK:pilha|ram~358                                                            ; combout          ;
; |Main|STACK:pilha|ram~359                                                            ; |Main|STACK:pilha|ram~359                                                            ; combout          ;
; |Main|STACK:pilha|ram~360                                                            ; |Main|STACK:pilha|ram~360                                                            ; combout          ;
; |Main|STACK:pilha|ram~361                                                            ; |Main|STACK:pilha|ram~361                                                            ; combout          ;
; |Main|STACK:pilha|ram~362                                                            ; |Main|STACK:pilha|ram~362                                                            ; combout          ;
; |Main|STACK:pilha|ram~363                                                            ; |Main|STACK:pilha|ram~363                                                            ; combout          ;
; |Main|STACK:pilha|ram~364                                                            ; |Main|STACK:pilha|ram~364                                                            ; combout          ;
; |Main|STACK:pilha|ram~365                                                            ; |Main|STACK:pilha|ram~365                                                            ; combout          ;
; |Main|STACK:pilha|ram~366                                                            ; |Main|STACK:pilha|ram~366                                                            ; combout          ;
; |Main|STACK:pilha|ram~367                                                            ; |Main|STACK:pilha|ram~367                                                            ; combout          ;
; |Main|STACK:pilha|ram~368                                                            ; |Main|STACK:pilha|ram~368                                                            ; combout          ;
; |Main|STACK:pilha|ram~369                                                            ; |Main|STACK:pilha|ram~369                                                            ; combout          ;
; |Main|STACK:pilha|ram~370                                                            ; |Main|STACK:pilha|ram~370                                                            ; combout          ;
; |Main|STACK:pilha|ram~371                                                            ; |Main|STACK:pilha|ram~371                                                            ; combout          ;
; |Main|STACK:pilha|ram~372                                                            ; |Main|STACK:pilha|ram~372                                                            ; combout          ;
; |Main|STACK:pilha|ram~373                                                            ; |Main|STACK:pilha|ram~373                                                            ; combout          ;
; |Main|STACK:pilha|ram~374                                                            ; |Main|STACK:pilha|ram~374                                                            ; combout          ;
; |Main|STACK:pilha|ram~375                                                            ; |Main|STACK:pilha|ram~375                                                            ; combout          ;
; |Main|STACK:pilha|ram~376                                                            ; |Main|STACK:pilha|ram~376                                                            ; combout          ;
; |Main|STACK:pilha|ram~377                                                            ; |Main|STACK:pilha|ram~377                                                            ; combout          ;
; |Main|STACK:pilha|ram~378                                                            ; |Main|STACK:pilha|ram~378                                                            ; combout          ;
; |Main|STACK:pilha|ram~379                                                            ; |Main|STACK:pilha|ram~379                                                            ; combout          ;
; |Main|STACK:pilha|ram~380                                                            ; |Main|STACK:pilha|ram~380                                                            ; combout          ;
; |Main|STACK:pilha|ram~381                                                            ; |Main|STACK:pilha|ram~381                                                            ; combout          ;
; |Main|STACK:pilha|ram~382                                                            ; |Main|STACK:pilha|ram~382                                                            ; combout          ;
; |Main|STACK:pilha|ram~383                                                            ; |Main|STACK:pilha|ram~383                                                            ; combout          ;
; |Main|CONTROLE:control|cont_operandos[0]                                             ; |Main|CONTROLE:control|cont_operandos[0]                                             ; q                ;
; |Main|CONTROLE:control|increment_pc                                                  ; |Main|CONTROLE:control|increment_pc                                                  ; combout          ;
; |Main|CONTROLE:control|state~31                                                      ; |Main|CONTROLE:control|state~31                                                      ; combout          ;
; |Main|CONTROLE:control|Equal5~0                                                      ; |Main|CONTROLE:control|Equal5~0                                                      ; combout          ;
; |Main|CONTROLE:control|state~33                                                      ; |Main|CONTROLE:control|state~33                                                      ; combout          ;
; |Main|CONTROLE:control|state~34                                                      ; |Main|CONTROLE:control|state~34                                                      ; combout          ;
; |Main|CONTROLE:control|state~35                                                      ; |Main|CONTROLE:control|state~35                                                      ; combout          ;
; |Main|CONTROLE:control|state~36                                                      ; |Main|CONTROLE:control|state~36                                                      ; combout          ;
; |Main|CONTROLE:control|state~37                                                      ; |Main|CONTROLE:control|state~37                                                      ; combout          ;
; |Main|CONTROLE:control|state~38                                                      ; |Main|CONTROLE:control|state~38                                                      ; combout          ;
; |Main|CONTROLE:control|state~39                                                      ; |Main|CONTROLE:control|state~39                                                      ; combout          ;
; |Main|CONTROLE:control|state~40                                                      ; |Main|CONTROLE:control|state~40                                                      ; combout          ;
; |Main|CONTROLE:control|state~41                                                      ; |Main|CONTROLE:control|state~41                                                      ; combout          ;
; |Main|CONTROLE:control|state~42                                                      ; |Main|CONTROLE:control|state~42                                                      ; combout          ;
; |Main|CONTROLE:control|state~43                                                      ; |Main|CONTROLE:control|state~43                                                      ; combout          ;
; |Main|CONTROLE:control|state~45                                                      ; |Main|CONTROLE:control|state~45                                                      ; combout          ;
; |Main|CONTROLE:control|state~48                                                      ; |Main|CONTROLE:control|state~48                                                      ; combout          ;
; |Main|CONTROLE:control|state~49                                                      ; |Main|CONTROLE:control|state~49                                                      ; combout          ;
; |Main|CONTROLE:control|state~50                                                      ; |Main|CONTROLE:control|state~50                                                      ; combout          ;
; |Main|CONTROLE:control|state~51                                                      ; |Main|CONTROLE:control|state~51                                                      ; combout          ;
; |Main|CONTROLE:control|state~52                                                      ; |Main|CONTROLE:control|state~52                                                      ; combout          ;
; |Main|CONTROLE:control|state~53                                                      ; |Main|CONTROLE:control|state~53                                                      ; combout          ;
; |Main|CONTROLE:control|state~54                                                      ; |Main|CONTROLE:control|state~54                                                      ; combout          ;
; |Main|CONTROLE:control|state~56                                                      ; |Main|CONTROLE:control|state~56                                                      ; combout          ;
; |Main|CONTROLE:control|cont_operandos[1]~2                                           ; |Main|CONTROLE:control|cont_operandos[1]~2                                           ; combout          ;
; |Main|CONTROLE:control|cont_operandos[1]~4                                           ; |Main|CONTROLE:control|cont_operandos[1]~4                                           ; combout          ;
; |Main|CONTROLE:control|cont_operandos[0]~6                                           ; |Main|CONTROLE:control|cont_operandos[0]~6                                           ; combout          ;
; |Main|CONTROLE:control|cont_salto~3                                                  ; |Main|CONTROLE:control|cont_salto~3                                                  ; combout          ;
; |Main|var_address[4]~5                                                               ; |Main|var_address[4]~5                                                               ; combout          ;
; |Main|STACK:pilha|ram~416                                                            ; |Main|STACK:pilha|ram~416                                                            ; combout          ;
; |Main|STACK:pilha|ram~418                                                            ; |Main|STACK:pilha|ram~418                                                            ; combout          ;
; |Main|STACK:pilha|ram~420                                                            ; |Main|STACK:pilha|ram~420                                                            ; combout          ;
; |Main|STACK:pilha|ram~422                                                            ; |Main|STACK:pilha|ram~422                                                            ; combout          ;
; |Main|STACK:pilha|ram~424                                                            ; |Main|STACK:pilha|ram~424                                                            ; combout          ;
; |Main|STACK:pilha|ram~426                                                            ; |Main|STACK:pilha|ram~426                                                            ; combout          ;
; |Main|STACK:pilha|ram~428                                                            ; |Main|STACK:pilha|ram~428                                                            ; combout          ;
; |Main|STACK:pilha|ram~430                                                            ; |Main|STACK:pilha|ram~430                                                            ; combout          ;
; |Main|STACK:pilha|ram~432                                                            ; |Main|STACK:pilha|ram~432                                                            ; combout          ;
; |Main|STACK:pilha|ram~434                                                            ; |Main|STACK:pilha|ram~434                                                            ; combout          ;
; |Main|STACK:pilha|ram~436                                                            ; |Main|STACK:pilha|ram~436                                                            ; combout          ;
; |Main|STACK:pilha|ram~438                                                            ; |Main|STACK:pilha|ram~438                                                            ; combout          ;
; |Main|STACK:pilha|ram~440                                                            ; |Main|STACK:pilha|ram~440                                                            ; combout          ;
; |Main|STACK:pilha|ram~442                                                            ; |Main|STACK:pilha|ram~442                                                            ; combout          ;
; |Main|STACK:pilha|ram~444                                                            ; |Main|STACK:pilha|ram~444                                                            ; combout          ;
; |Main|STACK:pilha|ram~446                                                            ; |Main|STACK:pilha|ram~446                                                            ; combout          ;
; |Main|STACK:pilha|ram~448                                                            ; |Main|STACK:pilha|ram~448                                                            ; combout          ;
; |Main|STACK:pilha|ram~450                                                            ; |Main|STACK:pilha|ram~450                                                            ; combout          ;
; |Main|STACK:pilha|ram~452                                                            ; |Main|STACK:pilha|ram~452                                                            ; combout          ;
; |Main|STACK:pilha|ram~454                                                            ; |Main|STACK:pilha|ram~454                                                            ; combout          ;
; |Main|STACK:pilha|ram~456                                                            ; |Main|STACK:pilha|ram~456                                                            ; combout          ;
; |Main|STACK:pilha|ram~458                                                            ; |Main|STACK:pilha|ram~458                                                            ; combout          ;
; |Main|STACK:pilha|ram~460                                                            ; |Main|STACK:pilha|ram~460                                                            ; combout          ;
; |Main|STACK:pilha|ram~462                                                            ; |Main|STACK:pilha|ram~462                                                            ; combout          ;
; |Main|STACK:pilha|ram~464                                                            ; |Main|STACK:pilha|ram~464                                                            ; combout          ;
; |Main|STACK:pilha|ram[2][4]~465                                                      ; |Main|STACK:pilha|ram[2][4]~465                                                      ; combout          ;
; |Main|STACK:pilha|ram~466                                                            ; |Main|STACK:pilha|ram~466                                                            ; combout          ;
; |Main|STACK:pilha|ram[1][4]~467                                                      ; |Main|STACK:pilha|ram[1][4]~467                                                      ; combout          ;
; |Main|STACK:pilha|ram~468                                                            ; |Main|STACK:pilha|ram~468                                                            ; combout          ;
; |Main|STACK:pilha|ram[0][4]~469                                                      ; |Main|STACK:pilha|ram[0][4]~469                                                      ; combout          ;
; |Main|STACK:pilha|ram~470                                                            ; |Main|STACK:pilha|ram~470                                                            ; combout          ;
; |Main|STACK:pilha|ram~472                                                            ; |Main|STACK:pilha|ram~472                                                            ; combout          ;
; |Main|STACK:pilha|ram~474                                                            ; |Main|STACK:pilha|ram~474                                                            ; combout          ;
; |Main|STACK:pilha|ram~476                                                            ; |Main|STACK:pilha|ram~476                                                            ; combout          ;
; |Main|STACK:pilha|ram~478                                                            ; |Main|STACK:pilha|ram~478                                                            ; combout          ;
; |Main|STACK:pilha|ram~480                                                            ; |Main|STACK:pilha|ram~480                                                            ; combout          ;
; |Main|STACK:pilha|ram~481                                                            ; |Main|STACK:pilha|ram~481                                                            ; combout          ;
; |Main|STACK:pilha|ram~482                                                            ; |Main|STACK:pilha|ram~482                                                            ; combout          ;
; |Main|STACK:pilha|ram~483                                                            ; |Main|STACK:pilha|ram~483                                                            ; combout          ;
; |Main|STACK:pilha|ram~484                                                            ; |Main|STACK:pilha|ram~484                                                            ; combout          ;
; |Main|STACK:pilha|ram~485                                                            ; |Main|STACK:pilha|ram~485                                                            ; combout          ;
; |Main|STACK:pilha|ram~486                                                            ; |Main|STACK:pilha|ram~486                                                            ; combout          ;
; |Main|STACK:pilha|ram~487                                                            ; |Main|STACK:pilha|ram~487                                                            ; combout          ;
; |Main|STACK:pilha|ram~488                                                            ; |Main|STACK:pilha|ram~488                                                            ; combout          ;
; |Main|STACK:pilha|ram~489                                                            ; |Main|STACK:pilha|ram~489                                                            ; combout          ;
; |Main|STACK:pilha|ram~490                                                            ; |Main|STACK:pilha|ram~490                                                            ; combout          ;
; |Main|STACK:pilha|ram~491                                                            ; |Main|STACK:pilha|ram~491                                                            ; combout          ;
; |Main|STACK:pilha|ram~492                                                            ; |Main|STACK:pilha|ram~492                                                            ; combout          ;
; |Main|STACK:pilha|ram~493                                                            ; |Main|STACK:pilha|ram~493                                                            ; combout          ;
; |Main|STACK:pilha|ram~494                                                            ; |Main|STACK:pilha|ram~494                                                            ; combout          ;
; |Main|STACK:pilha|ram~495                                                            ; |Main|STACK:pilha|ram~495                                                            ; combout          ;
; |Main|STACK:pilha|ram~496                                                            ; |Main|STACK:pilha|ram~496                                                            ; combout          ;
; |Main|STACK:pilha|ram~497                                                            ; |Main|STACK:pilha|ram~497                                                            ; combout          ;
; |Main|STACK:pilha|ram~498                                                            ; |Main|STACK:pilha|ram~498                                                            ; combout          ;
; |Main|STACK:pilha|ram~499                                                            ; |Main|STACK:pilha|ram~499                                                            ; combout          ;
; |Main|STACK:pilha|ram~500                                                            ; |Main|STACK:pilha|ram~500                                                            ; combout          ;
; |Main|STACK:pilha|ram~501                                                            ; |Main|STACK:pilha|ram~501                                                            ; combout          ;
; |Main|STACK:pilha|ram~502                                                            ; |Main|STACK:pilha|ram~502                                                            ; combout          ;
; |Main|STACK:pilha|ram~503                                                            ; |Main|STACK:pilha|ram~503                                                            ; combout          ;
; |Main|STACK:pilha|ram~504                                                            ; |Main|STACK:pilha|ram~504                                                            ; combout          ;
; |Main|STACK:pilha|ram~505                                                            ; |Main|STACK:pilha|ram~505                                                            ; combout          ;
; |Main|STACK:pilha|ram~506                                                            ; |Main|STACK:pilha|ram~506                                                            ; combout          ;
; |Main|STACK:pilha|ram~507                                                            ; |Main|STACK:pilha|ram~507                                                            ; combout          ;
; |Main|STACK:pilha|ram~508                                                            ; |Main|STACK:pilha|ram~508                                                            ; combout          ;
; |Main|STACK:pilha|ram~509                                                            ; |Main|STACK:pilha|ram~509                                                            ; combout          ;
; |Main|STACK:pilha|ram~510                                                            ; |Main|STACK:pilha|ram~510                                                            ; combout          ;
; |Main|STACK:pilha|ram~511                                                            ; |Main|STACK:pilha|ram~511                                                            ; combout          ;
; |Main|STACK:pilha|ram~512                                                            ; |Main|STACK:pilha|ram~512                                                            ; combout          ;
; |Main|STACK:pilha|ram~513                                                            ; |Main|STACK:pilha|ram~513                                                            ; combout          ;
; |Main|STACK:pilha|ram~514                                                            ; |Main|STACK:pilha|ram~514                                                            ; combout          ;
; |Main|STACK:pilha|ram~515                                                            ; |Main|STACK:pilha|ram~515                                                            ; combout          ;
; |Main|STACK:pilha|ram~516                                                            ; |Main|STACK:pilha|ram~516                                                            ; combout          ;
; |Main|STACK:pilha|ram~517                                                            ; |Main|STACK:pilha|ram~517                                                            ; combout          ;
; |Main|STACK:pilha|ram~518                                                            ; |Main|STACK:pilha|ram~518                                                            ; combout          ;
; |Main|STACK:pilha|ram~519                                                            ; |Main|STACK:pilha|ram~519                                                            ; combout          ;
; |Main|STACK:pilha|ram~520                                                            ; |Main|STACK:pilha|ram~520                                                            ; combout          ;
; |Main|STACK:pilha|ram~521                                                            ; |Main|STACK:pilha|ram~521                                                            ; combout          ;
; |Main|STACK:pilha|ram~522                                                            ; |Main|STACK:pilha|ram~522                                                            ; combout          ;
; |Main|STACK:pilha|ram~523                                                            ; |Main|STACK:pilha|ram~523                                                            ; combout          ;
; |Main|STACK:pilha|ram~524                                                            ; |Main|STACK:pilha|ram~524                                                            ; combout          ;
; |Main|STACK:pilha|ram~525                                                            ; |Main|STACK:pilha|ram~525                                                            ; combout          ;
; |Main|STACK:pilha|ram~526                                                            ; |Main|STACK:pilha|ram~526                                                            ; combout          ;
; |Main|STACK:pilha|ram~527                                                            ; |Main|STACK:pilha|ram~527                                                            ; combout          ;
; |Main|STACK:pilha|ram~528                                                            ; |Main|STACK:pilha|ram~528                                                            ; combout          ;
; |Main|STACK:pilha|ram~529                                                            ; |Main|STACK:pilha|ram~529                                                            ; combout          ;
; |Main|STACK:pilha|ram~530                                                            ; |Main|STACK:pilha|ram~530                                                            ; combout          ;
; |Main|STACK:pilha|ram~531                                                            ; |Main|STACK:pilha|ram~531                                                            ; combout          ;
; |Main|STACK:pilha|ram~532                                                            ; |Main|STACK:pilha|ram~532                                                            ; combout          ;
; |Main|STACK:pilha|ram~533                                                            ; |Main|STACK:pilha|ram~533                                                            ; combout          ;
; |Main|STACK:pilha|ram~534                                                            ; |Main|STACK:pilha|ram~534                                                            ; combout          ;
; |Main|STACK:pilha|ram~535                                                            ; |Main|STACK:pilha|ram~535                                                            ; combout          ;
; |Main|STACK:pilha|ram~536                                                            ; |Main|STACK:pilha|ram~536                                                            ; combout          ;
; |Main|STACK:pilha|ram~537                                                            ; |Main|STACK:pilha|ram~537                                                            ; combout          ;
; |Main|STACK:pilha|ram~538                                                            ; |Main|STACK:pilha|ram~538                                                            ; combout          ;
; |Main|STACK:pilha|ram~539                                                            ; |Main|STACK:pilha|ram~539                                                            ; combout          ;
; |Main|STACK:pilha|ram~540                                                            ; |Main|STACK:pilha|ram~540                                                            ; combout          ;
; |Main|STACK:pilha|ram~541                                                            ; |Main|STACK:pilha|ram~541                                                            ; combout          ;
; |Main|STACK:pilha|ram~542                                                            ; |Main|STACK:pilha|ram~542                                                            ; combout          ;
; |Main|STACK:pilha|ram~543                                                            ; |Main|STACK:pilha|ram~543                                                            ; combout          ;
; |Main|CONTROLE:control|state~57                                                      ; |Main|CONTROLE:control|state~57                                                      ; combout          ;
; |Main|CONTROLE:control|cont_operandos[0]~7                                           ; |Main|CONTROLE:control|cont_operandos[0]~7                                           ; combout          ;
; |Main|pc_counter[0]~output                                                           ; |Main|pc_counter[0]~output                                                           ; o                ;
; |Main|pc_counter[0]                                                                  ; |Main|pc_counter[0]                                                                  ; padout           ;
; |Main|pc_counter[1]~output                                                           ; |Main|pc_counter[1]~output                                                           ; o                ;
; |Main|pc_counter[1]                                                                  ; |Main|pc_counter[1]                                                                  ; padout           ;
; |Main|pc_counter[2]~output                                                           ; |Main|pc_counter[2]~output                                                           ; o                ;
; |Main|pc_counter[2]                                                                  ; |Main|pc_counter[2]                                                                  ; padout           ;
; |Main|data_out[0]~output                                                             ; |Main|data_out[0]~output                                                             ; o                ;
; |Main|data_out[0]                                                                    ; |Main|data_out[0]                                                                    ; padout           ;
; |Main|data_out[1]~output                                                             ; |Main|data_out[1]~output                                                             ; o                ;
; |Main|data_out[1]                                                                    ; |Main|data_out[1]                                                                    ; padout           ;
; |Main|data_out[2]~output                                                             ; |Main|data_out[2]~output                                                             ; o                ;
; |Main|data_out[2]                                                                    ; |Main|data_out[2]                                                                    ; padout           ;
; |Main|data_out[4]~output                                                             ; |Main|data_out[4]~output                                                             ; o                ;
; |Main|data_out[4]                                                                    ; |Main|data_out[4]                                                                    ; padout           ;
; |Main|data_out[5]~output                                                             ; |Main|data_out[5]~output                                                             ; o                ;
; |Main|data_out[5]                                                                    ; |Main|data_out[5]                                                                    ; padout           ;
; |Main|data_out[6]~output                                                             ; |Main|data_out[6]~output                                                             ; o                ;
; |Main|data_out[6]                                                                    ; |Main|data_out[6]                                                                    ; padout           ;
; |Main|stack_in[0]~output                                                             ; |Main|stack_in[0]~output                                                             ; o                ;
; |Main|stack_in[0]                                                                    ; |Main|stack_in[0]                                                                    ; padout           ;
; |Main|stack_in[1]~output                                                             ; |Main|stack_in[1]~output                                                             ; o                ;
; |Main|stack_in[1]                                                                    ; |Main|stack_in[1]                                                                    ; padout           ;
; |Main|stack_in[2]~output                                                             ; |Main|stack_in[2]~output                                                             ; o                ;
; |Main|stack_in[2]                                                                    ; |Main|stack_in[2]                                                                    ; padout           ;
; |Main|stack_in[4]~output                                                             ; |Main|stack_in[4]~output                                                             ; o                ;
; |Main|stack_in[4]                                                                    ; |Main|stack_in[4]                                                                    ; padout           ;
; |Main|stack_in[5]~output                                                             ; |Main|stack_in[5]~output                                                             ; o                ;
; |Main|stack_in[5]                                                                    ; |Main|stack_in[5]                                                                    ; padout           ;
; |Main|stack_in[6]~output                                                             ; |Main|stack_in[6]~output                                                             ; o                ;
; |Main|stack_in[6]                                                                    ; |Main|stack_in[6]                                                                    ; padout           ;
; |Main|stack_out[0]~output                                                            ; |Main|stack_out[0]~output                                                            ; o                ;
; |Main|stack_out[0]                                                                   ; |Main|stack_out[0]                                                                   ; padout           ;
; |Main|stack_out[1]~output                                                            ; |Main|stack_out[1]~output                                                            ; o                ;
; |Main|stack_out[1]                                                                   ; |Main|stack_out[1]                                                                   ; padout           ;
; |Main|stack_out[2]~output                                                            ; |Main|stack_out[2]~output                                                            ; o                ;
; |Main|stack_out[2]                                                                   ; |Main|stack_out[2]                                                                   ; padout           ;
; |Main|stack_out[3]~output                                                            ; |Main|stack_out[3]~output                                                            ; o                ;
; |Main|stack_out[3]                                                                   ; |Main|stack_out[3]                                                                   ; padout           ;
; |Main|ula_out[0]~output                                                              ; |Main|ula_out[0]~output                                                              ; o                ;
; |Main|ula_out[0]                                                                     ; |Main|ula_out[0]                                                                     ; padout           ;
; |Main|ula_out[1]~output                                                              ; |Main|ula_out[1]~output                                                              ; o                ;
; |Main|ula_out[1]                                                                     ; |Main|ula_out[1]                                                                     ; padout           ;
; |Main|ula_out[2]~output                                                              ; |Main|ula_out[2]~output                                                              ; o                ;
; |Main|ula_out[2]                                                                     ; |Main|ula_out[2]                                                                     ; padout           ;
; |Main|ula_out[3]~output                                                              ; |Main|ula_out[3]~output                                                              ; o                ;
; |Main|ula_out[3]                                                                     ; |Main|ula_out[3]                                                                     ; padout           ;
; |Main|ula_out[4]~output                                                              ; |Main|ula_out[4]~output                                                              ; o                ;
; |Main|ula_out[4]                                                                     ; |Main|ula_out[4]                                                                     ; padout           ;
; |Main|ula_out[5]~output                                                              ; |Main|ula_out[5]~output                                                              ; o                ;
; |Main|ula_out[5]                                                                     ; |Main|ula_out[5]                                                                     ; padout           ;
; |Main|ula_out[6]~output                                                              ; |Main|ula_out[6]~output                                                              ; o                ;
; |Main|ula_out[6]                                                                     ; |Main|ula_out[6]                                                                     ; padout           ;
; |Main|ula_out[7]~output                                                              ; |Main|ula_out[7]~output                                                              ; o                ;
; |Main|ula_out[7]                                                                     ; |Main|ula_out[7]                                                                     ; padout           ;
; |Main|b[2]~output                                                                    ; |Main|b[2]~output                                                                    ; o                ;
; |Main|b[2]                                                                           ; |Main|b[2]                                                                           ; padout           ;
; |Main|menor~output                                                                   ; |Main|menor~output                                                                   ; o                ;
; |Main|menor                                                                          ; |Main|menor                                                                          ; padout           ;
; |Main|clk_externo~input                                                              ; |Main|clk_externo~input                                                              ; o                ;
; |Main|clk_externo                                                                    ; |Main|clk_externo                                                                    ; padout           ;
; |Main|clk_externo~inputclkctrl                                                       ; |Main|clk_externo~inputclkctrl                                                       ; outclk           ;
; |Main|CONTROLE:control|increment_pc~clkctrl                                          ; |Main|CONTROLE:control|increment_pc~clkctrl                                          ; outclk           ;
; |Main|BRANCH:calc_branch|branch2[0]~feeder                                           ; |Main|BRANCH:calc_branch|branch2[0]~feeder                                           ; combout          ;
; |Main|BRANCH:calc_branch|branch1[1]~feeder                                           ; |Main|BRANCH:calc_branch|branch1[1]~feeder                                           ; combout          ;
; |Main|BRANCH:calc_branch|branch2[2]~feeder                                           ; |Main|BRANCH:calc_branch|branch2[2]~feeder                                           ; combout          ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; Node Name                                                                            ; Output Port Name                                                                     ; Output Port Type ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; |Main|PC:program_counter|pc[4]                                                       ; |Main|PC:program_counter|pc[4]                                                       ; q                ;
; |Main|PC:program_counter|pc[5]                                                       ; |Main|PC:program_counter|pc[5]                                                       ; q                ;
; |Main|PC:program_counter|pc[6]                                                       ; |Main|PC:program_counter|pc[6]                                                       ; q                ;
; |Main|PC:program_counter|pc[7]                                                       ; |Main|PC:program_counter|pc[7]                                                       ; q                ;
; |Main|PC:program_counter|pc[8]                                                       ; |Main|PC:program_counter|pc[8]                                                       ; q                ;
; |Main|PC:program_counter|pc[9]                                                       ; |Main|PC:program_counter|pc[9]                                                       ; q                ;
; |Main|PC:program_counter|pc[10]                                                      ; |Main|PC:program_counter|pc[10]                                                      ; q                ;
; |Main|PC:program_counter|pc[11]                                                      ; |Main|PC:program_counter|pc[11]                                                      ; q                ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; dataout2         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT1             ; dataout3         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT2             ; dataout4         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT4             ; dataout6         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT5             ; dataout7         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT6             ; dataout8         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT7             ; dataout9         ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; portadataout0    ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a3 ; portadataout3    ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a4 ; portadataout4    ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a5 ; portadataout5    ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a6 ; portadataout6    ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a7 ; portadataout7    ;
; |Main|STACK:pilha|top_of_stack[2]                                                    ; |Main|STACK:pilha|top_of_stack[2]                                                    ; q                ;
; |Main|STACK:pilha|top_of_stack[3]                                                    ; |Main|STACK:pilha|top_of_stack[3]                                                    ; q                ;
; |Main|STACK:pilha|top_of_stack[4]                                                    ; |Main|STACK:pilha|top_of_stack[4]                                                    ; q                ;
; |Main|ULA:myUla|LessThan0~1                                                          ; |Main|ULA:myUla|LessThan0~1                                                          ; cout             ;
; |Main|ULA:myUla|LessThan0~3                                                          ; |Main|ULA:myUla|LessThan0~3                                                          ; cout             ;
; |Main|ULA:myUla|LessThan0~7                                                          ; |Main|ULA:myUla|LessThan0~7                                                          ; cout             ;
; |Main|ULA:myUla|LessThan0~11                                                         ; |Main|ULA:myUla|LessThan0~11                                                         ; cout             ;
; |Main|ULA:myUla|LessThan1~1                                                          ; |Main|ULA:myUla|LessThan1~1                                                          ; cout             ;
; |Main|ULA:myUla|LessThan1~3                                                          ; |Main|ULA:myUla|LessThan1~3                                                          ; cout             ;
; |Main|PC:program_counter|pc[4]~20                                                    ; |Main|PC:program_counter|pc[4]~21                                                    ; cout             ;
; |Main|PC:program_counter|pc[5]~22                                                    ; |Main|PC:program_counter|pc[5]~22                                                    ; combout          ;
; |Main|PC:program_counter|pc[5]~22                                                    ; |Main|PC:program_counter|pc[5]~23                                                    ; cout             ;
; |Main|PC:program_counter|pc[6]~24                                                    ; |Main|PC:program_counter|pc[6]~24                                                    ; combout          ;
; |Main|PC:program_counter|pc[6]~24                                                    ; |Main|PC:program_counter|pc[6]~25                                                    ; cout             ;
; |Main|PC:program_counter|pc[7]~26                                                    ; |Main|PC:program_counter|pc[7]~26                                                    ; combout          ;
; |Main|PC:program_counter|pc[7]~26                                                    ; |Main|PC:program_counter|pc[7]~27                                                    ; cout             ;
; |Main|PC:program_counter|pc[8]~28                                                    ; |Main|PC:program_counter|pc[8]~28                                                    ; combout          ;
; |Main|PC:program_counter|pc[8]~28                                                    ; |Main|PC:program_counter|pc[8]~29                                                    ; cout             ;
; |Main|PC:program_counter|pc[9]~30                                                    ; |Main|PC:program_counter|pc[9]~30                                                    ; combout          ;
; |Main|PC:program_counter|pc[9]~30                                                    ; |Main|PC:program_counter|pc[9]~31                                                    ; cout             ;
; |Main|PC:program_counter|pc[10]~32                                                   ; |Main|PC:program_counter|pc[10]~32                                                   ; combout          ;
; |Main|PC:program_counter|pc[10]~32                                                   ; |Main|PC:program_counter|pc[10]~33                                                   ; cout             ;
; |Main|PC:program_counter|pc[11]~34                                                   ; |Main|PC:program_counter|pc[11]~34                                                   ; combout          ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~0                   ; dataout0         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~1                   ; dataout1         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; dataout2         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT1            ; dataout3         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT2            ; dataout4         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT4            ; dataout6         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT5            ; dataout7         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT6            ; dataout8         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT7            ; dataout9         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT8            ; dataout10        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT9            ; dataout11        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT10           ; dataout12        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT11           ; dataout13        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT12           ; dataout14        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT13           ; dataout15        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT14           ; dataout16        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT15           ; dataout17        ;
; |Main|RAM:mem|addr_reg[4]                                                            ; |Main|RAM:mem|addr_reg[4]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[5]                                                            ; |Main|RAM:mem|addr_reg[5]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[6]                                                            ; |Main|RAM:mem|addr_reg[6]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[7]                                                            ; |Main|RAM:mem|addr_reg[7]                                                            ; q                ;
; |Main|RAM:mem|ram~1                                                                  ; |Main|RAM:mem|ram~1                                                                  ; combout          ;
; |Main|RAM:mem|addr_reg[8]                                                            ; |Main|RAM:mem|addr_reg[8]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[9]                                                            ; |Main|RAM:mem|addr_reg[9]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[10]                                                           ; |Main|RAM:mem|addr_reg[10]                                                           ; q                ;
; |Main|RAM:mem|addr_reg[11]                                                           ; |Main|RAM:mem|addr_reg[11]                                                           ; q                ;
; |Main|RAM:mem|ram~2                                                                  ; |Main|RAM:mem|ram~2                                                                  ; combout          ;
; |Main|ULA:myUla|opB[0]                                                               ; |Main|ULA:myUla|opB[0]                                                               ; q                ;
; |Main|ULA:myUla|opA[0]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[0]~_Duplicate_1                                                  ; q                ;
; |Main|data_stack[0]~0                                                                ; |Main|data_stack[0]~0                                                                ; combout          ;
; |Main|CONTROLE:control|Equal14~0                                                     ; |Main|CONTROLE:control|Equal14~0                                                     ; combout          ;
; |Main|ULA:myUla|opB[1]                                                               ; |Main|ULA:myUla|opB[1]                                                               ; q                ;
; |Main|CONTROLE:control|opcode[2]                                                     ; |Main|CONTROLE:control|opcode[2]                                                     ; q                ;
; |Main|ULA:myUla|opA[2]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[2]~_Duplicate_1                                                  ; q                ;
; |Main|ULA:myUla|opB[3]                                                               ; |Main|ULA:myUla|opB[3]                                                               ; q                ;
; |Main|ULA:myUla|opA[3]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[3]~_Duplicate_1                                                  ; q                ;
; |Main|data_stack[3]~11                                                               ; |Main|data_stack[3]~11                                                               ; combout          ;
; |Main|ULA:myUla|opB[4]                                                               ; |Main|ULA:myUla|opB[4]                                                               ; q                ;
; |Main|ULA:myUla|opA[4]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[4]~_Duplicate_1                                                  ; q                ;
; |Main|ULA:myUla|opB[5]                                                               ; |Main|ULA:myUla|opB[5]                                                               ; q                ;
; |Main|ULA:myUla|opA[5]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[5]~_Duplicate_1                                                  ; q                ;
; |Main|ULA:myUla|opB[6]                                                               ; |Main|ULA:myUla|opB[6]                                                               ; q                ;
; |Main|ULA:myUla|opA[6]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[6]~_Duplicate_1                                                  ; q                ;
; |Main|ULA:myUla|opB[7]                                                               ; |Main|ULA:myUla|opB[7]                                                               ; q                ;
; |Main|ULA:myUla|opA[7]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[7]~_Duplicate_1                                                  ; q                ;
; |Main|STACK:pilha|ram[22][0]                                                         ; |Main|STACK:pilha|ram[22][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[26][0]                                                         ; |Main|STACK:pilha|ram[26][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][0]                                                         ; |Main|STACK:pilha|ram[18][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~0                                                             ; |Main|STACK:pilha|Mux7~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][0]                                                         ; |Main|STACK:pilha|ram[30][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~1                                                             ; |Main|STACK:pilha|Mux7~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[25][0]                                                         ; |Main|STACK:pilha|ram[25][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[21][0]                                                         ; |Main|STACK:pilha|ram[21][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][0]                                                         ; |Main|STACK:pilha|ram[17][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~2                                                             ; |Main|STACK:pilha|Mux7~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][0]                                                         ; |Main|STACK:pilha|ram[29][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~3                                                             ; |Main|STACK:pilha|Mux7~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[20][0]                                                         ; |Main|STACK:pilha|ram[20][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[24][0]                                                         ; |Main|STACK:pilha|ram[24][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][0]                                                         ; |Main|STACK:pilha|ram[16][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~4                                                             ; |Main|STACK:pilha|Mux7~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][0]                                                         ; |Main|STACK:pilha|ram[28][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~5                                                             ; |Main|STACK:pilha|Mux7~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[27][0]                                                         ; |Main|STACK:pilha|ram[27][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[23][0]                                                         ; |Main|STACK:pilha|ram[23][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][0]                                                         ; |Main|STACK:pilha|ram[19][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~7                                                             ; |Main|STACK:pilha|Mux7~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][0]                                                         ; |Main|STACK:pilha|ram[31][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~8                                                             ; |Main|STACK:pilha|Mux7~8                                                             ; combout          ;
; |Main|STACK:pilha|ram[10][0]                                                         ; |Main|STACK:pilha|ram[10][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[9][0]                                                          ; |Main|STACK:pilha|ram[9][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[8][0]                                                          ; |Main|STACK:pilha|ram[8][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][0]                                                         ; |Main|STACK:pilha|ram[11][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[5][0]                                                          ; |Main|STACK:pilha|ram[5][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[6][0]                                                          ; |Main|STACK:pilha|ram[6][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][0]                                                          ; |Main|STACK:pilha|ram[4][0]                                                          ; q                ;
; |Main|STACK:pilha|Mux7~12                                                            ; |Main|STACK:pilha|Mux7~12                                                            ; combout          ;
; |Main|STACK:pilha|ram[7][0]                                                          ; |Main|STACK:pilha|ram[7][0]                                                          ; q                ;
; |Main|STACK:pilha|Mux7~13                                                            ; |Main|STACK:pilha|Mux7~13                                                            ; combout          ;
; |Main|STACK:pilha|ram[2][0]                                                          ; |Main|STACK:pilha|ram[2][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[1][0]                                                          ; |Main|STACK:pilha|ram[1][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][0]                                                          ; |Main|STACK:pilha|ram[0][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][0]                                                          ; |Main|STACK:pilha|ram[3][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[13][0]                                                         ; |Main|STACK:pilha|ram[13][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[14][0]                                                         ; |Main|STACK:pilha|ram[14][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][0]                                                         ; |Main|STACK:pilha|ram[12][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][0]                                                         ; |Main|STACK:pilha|ram[15][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~18                                                            ; |Main|STACK:pilha|Mux7~18                                                            ; combout          ;
; |Main|STACK:pilha|ram[21][1]                                                         ; |Main|STACK:pilha|ram[21][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[25][1]                                                         ; |Main|STACK:pilha|ram[25][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][1]                                                         ; |Main|STACK:pilha|ram[17][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~0                                                             ; |Main|STACK:pilha|Mux6~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][1]                                                         ; |Main|STACK:pilha|ram[29][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~1                                                             ; |Main|STACK:pilha|Mux6~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[26][1]                                                         ; |Main|STACK:pilha|ram[26][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[22][1]                                                         ; |Main|STACK:pilha|ram[22][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][1]                                                         ; |Main|STACK:pilha|ram[18][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~2                                                             ; |Main|STACK:pilha|Mux6~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][1]                                                         ; |Main|STACK:pilha|ram[30][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~3                                                             ; |Main|STACK:pilha|Mux6~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[24][1]                                                         ; |Main|STACK:pilha|ram[24][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[20][1]                                                         ; |Main|STACK:pilha|ram[20][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][1]                                                         ; |Main|STACK:pilha|ram[16][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~4                                                             ; |Main|STACK:pilha|Mux6~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][1]                                                         ; |Main|STACK:pilha|ram[28][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~5                                                             ; |Main|STACK:pilha|Mux6~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[23][1]                                                         ; |Main|STACK:pilha|ram[23][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[27][1]                                                         ; |Main|STACK:pilha|ram[27][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][1]                                                         ; |Main|STACK:pilha|ram[19][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~7                                                             ; |Main|STACK:pilha|Mux6~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][1]                                                         ; |Main|STACK:pilha|ram[31][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~8                                                             ; |Main|STACK:pilha|Mux6~8                                                             ; combout          ;
; |Main|STACK:pilha|Mux6~9                                                             ; |Main|STACK:pilha|Mux6~9                                                             ; combout          ;
; |Main|STACK:pilha|ram[6][1]                                                          ; |Main|STACK:pilha|ram[6][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[5][1]                                                          ; |Main|STACK:pilha|ram[5][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][1]                                                          ; |Main|STACK:pilha|ram[4][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][1]                                                          ; |Main|STACK:pilha|ram[7][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[9][1]                                                          ; |Main|STACK:pilha|ram[9][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[10][1]                                                         ; |Main|STACK:pilha|ram[10][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[8][1]                                                          ; |Main|STACK:pilha|ram[8][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][1]                                                         ; |Main|STACK:pilha|ram[11][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~13                                                            ; |Main|STACK:pilha|Mux6~13                                                            ; combout          ;
; |Main|STACK:pilha|ram[1][1]                                                          ; |Main|STACK:pilha|ram[1][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[2][1]                                                          ; |Main|STACK:pilha|ram[2][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][1]                                                          ; |Main|STACK:pilha|ram[3][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[14][1]                                                         ; |Main|STACK:pilha|ram[14][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[13][1]                                                         ; |Main|STACK:pilha|ram[13][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][1]                                                         ; |Main|STACK:pilha|ram[12][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~17                                                            ; |Main|STACK:pilha|Mux6~17                                                            ; combout          ;
; |Main|STACK:pilha|ram[15][1]                                                         ; |Main|STACK:pilha|ram[15][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~18                                                            ; |Main|STACK:pilha|Mux6~18                                                            ; combout          ;
; |Main|STACK:pilha|ram[22][2]                                                         ; |Main|STACK:pilha|ram[22][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[26][2]                                                         ; |Main|STACK:pilha|ram[26][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][2]                                                         ; |Main|STACK:pilha|ram[18][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~0                                                             ; |Main|STACK:pilha|Mux5~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][2]                                                         ; |Main|STACK:pilha|ram[30][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~1                                                             ; |Main|STACK:pilha|Mux5~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[25][2]                                                         ; |Main|STACK:pilha|ram[25][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[21][2]                                                         ; |Main|STACK:pilha|ram[21][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][2]                                                         ; |Main|STACK:pilha|ram[17][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~2                                                             ; |Main|STACK:pilha|Mux5~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][2]                                                         ; |Main|STACK:pilha|ram[29][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~3                                                             ; |Main|STACK:pilha|Mux5~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[20][2]                                                         ; |Main|STACK:pilha|ram[20][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[24][2]                                                         ; |Main|STACK:pilha|ram[24][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][2]                                                         ; |Main|STACK:pilha|ram[16][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~4                                                             ; |Main|STACK:pilha|Mux5~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][2]                                                         ; |Main|STACK:pilha|ram[28][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~5                                                             ; |Main|STACK:pilha|Mux5~5                                                             ; combout          ;
; |Main|STACK:pilha|Mux5~6                                                             ; |Main|STACK:pilha|Mux5~6                                                             ; combout          ;
; |Main|STACK:pilha|ram[27][2]                                                         ; |Main|STACK:pilha|ram[27][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[23][2]                                                         ; |Main|STACK:pilha|ram[23][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][2]                                                         ; |Main|STACK:pilha|ram[19][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~7                                                             ; |Main|STACK:pilha|Mux5~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][2]                                                         ; |Main|STACK:pilha|ram[31][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~8                                                             ; |Main|STACK:pilha|Mux5~8                                                             ; combout          ;
; |Main|STACK:pilha|Mux5~9                                                             ; |Main|STACK:pilha|Mux5~9                                                             ; combout          ;
; |Main|STACK:pilha|ram[10][2]                                                         ; |Main|STACK:pilha|ram[10][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[9][2]                                                          ; |Main|STACK:pilha|ram[9][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[8][2]                                                          ; |Main|STACK:pilha|ram[8][2]                                                          ; q                ;
; |Main|STACK:pilha|Mux5~10                                                            ; |Main|STACK:pilha|Mux5~10                                                            ; combout          ;
; |Main|STACK:pilha|ram[11][2]                                                         ; |Main|STACK:pilha|ram[11][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~11                                                            ; |Main|STACK:pilha|Mux5~11                                                            ; combout          ;
; |Main|STACK:pilha|ram[5][2]                                                          ; |Main|STACK:pilha|ram[5][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[6][2]                                                          ; |Main|STACK:pilha|ram[6][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][2]                                                          ; |Main|STACK:pilha|ram[4][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][2]                                                          ; |Main|STACK:pilha|ram[7][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[2][2]                                                          ; |Main|STACK:pilha|ram[2][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][2]                                                          ; |Main|STACK:pilha|ram[3][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[13][2]                                                         ; |Main|STACK:pilha|ram[13][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[14][2]                                                         ; |Main|STACK:pilha|ram[14][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][2]                                                         ; |Main|STACK:pilha|ram[12][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][2]                                                         ; |Main|STACK:pilha|ram[15][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~18                                                            ; |Main|STACK:pilha|Mux5~18                                                            ; combout          ;
; |Main|STACK:pilha|ram[21][3]                                                         ; |Main|STACK:pilha|ram[21][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[25][3]                                                         ; |Main|STACK:pilha|ram[25][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][3]                                                         ; |Main|STACK:pilha|ram[17][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~0                                                             ; |Main|STACK:pilha|Mux4~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][3]                                                         ; |Main|STACK:pilha|ram[29][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~1                                                             ; |Main|STACK:pilha|Mux4~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[26][3]                                                         ; |Main|STACK:pilha|ram[26][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[22][3]                                                         ; |Main|STACK:pilha|ram[22][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][3]                                                         ; |Main|STACK:pilha|ram[18][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~2                                                             ; |Main|STACK:pilha|Mux4~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][3]                                                         ; |Main|STACK:pilha|ram[30][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~3                                                             ; |Main|STACK:pilha|Mux4~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[24][3]                                                         ; |Main|STACK:pilha|ram[24][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[20][3]                                                         ; |Main|STACK:pilha|ram[20][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][3]                                                         ; |Main|STACK:pilha|ram[16][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~4                                                             ; |Main|STACK:pilha|Mux4~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][3]                                                         ; |Main|STACK:pilha|ram[28][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~5                                                             ; |Main|STACK:pilha|Mux4~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[23][3]                                                         ; |Main|STACK:pilha|ram[23][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[27][3]                                                         ; |Main|STACK:pilha|ram[27][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][3]                                                         ; |Main|STACK:pilha|ram[19][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~7                                                             ; |Main|STACK:pilha|Mux4~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][3]                                                         ; |Main|STACK:pilha|ram[31][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~8                                                             ; |Main|STACK:pilha|Mux4~8                                                             ; combout          ;
; |Main|STACK:pilha|Mux4~9                                                             ; |Main|STACK:pilha|Mux4~9                                                             ; combout          ;
; |Main|STACK:pilha|ram[6][3]                                                          ; |Main|STACK:pilha|ram[6][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[5][3]                                                          ; |Main|STACK:pilha|ram[5][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][3]                                                          ; |Main|STACK:pilha|ram[4][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][3]                                                          ; |Main|STACK:pilha|ram[7][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[9][3]                                                          ; |Main|STACK:pilha|ram[9][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[10][3]                                                         ; |Main|STACK:pilha|ram[10][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[8][3]                                                          ; |Main|STACK:pilha|ram[8][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][3]                                                         ; |Main|STACK:pilha|ram[11][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~13                                                            ; |Main|STACK:pilha|Mux4~13                                                            ; combout          ;
; |Main|STACK:pilha|ram[1][3]                                                          ; |Main|STACK:pilha|ram[1][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[2][3]                                                          ; |Main|STACK:pilha|ram[2][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][3]                                                          ; |Main|STACK:pilha|ram[0][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][3]                                                          ; |Main|STACK:pilha|ram[3][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[14][3]                                                         ; |Main|STACK:pilha|ram[14][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[13][3]                                                         ; |Main|STACK:pilha|ram[13][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][3]                                                         ; |Main|STACK:pilha|ram[12][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][3]                                                         ; |Main|STACK:pilha|ram[15][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~18                                                            ; |Main|STACK:pilha|Mux4~18                                                            ; combout          ;
; |Main|STACK:pilha|ram[22][4]                                                         ; |Main|STACK:pilha|ram[22][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[26][4]                                                         ; |Main|STACK:pilha|ram[26][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][4]                                                         ; |Main|STACK:pilha|ram[18][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~0                                                             ; |Main|STACK:pilha|Mux3~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][4]                                                         ; |Main|STACK:pilha|ram[30][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~1                                                             ; |Main|STACK:pilha|Mux3~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[25][4]                                                         ; |Main|STACK:pilha|ram[25][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[21][4]                                                         ; |Main|STACK:pilha|ram[21][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][4]                                                         ; |Main|STACK:pilha|ram[17][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~2                                                             ; |Main|STACK:pilha|Mux3~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][4]                                                         ; |Main|STACK:pilha|ram[29][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~3                                                             ; |Main|STACK:pilha|Mux3~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[20][4]                                                         ; |Main|STACK:pilha|ram[20][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[24][4]                                                         ; |Main|STACK:pilha|ram[24][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][4]                                                         ; |Main|STACK:pilha|ram[16][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~4                                                             ; |Main|STACK:pilha|Mux3~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][4]                                                         ; |Main|STACK:pilha|ram[28][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~5                                                             ; |Main|STACK:pilha|Mux3~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[27][4]                                                         ; |Main|STACK:pilha|ram[27][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[23][4]                                                         ; |Main|STACK:pilha|ram[23][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][4]                                                         ; |Main|STACK:pilha|ram[19][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~7                                                             ; |Main|STACK:pilha|Mux3~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][4]                                                         ; |Main|STACK:pilha|ram[31][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~8                                                             ; |Main|STACK:pilha|Mux3~8                                                             ; combout          ;
; |Main|STACK:pilha|ram[10][4]                                                         ; |Main|STACK:pilha|ram[10][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[9][4]                                                          ; |Main|STACK:pilha|ram[9][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[8][4]                                                          ; |Main|STACK:pilha|ram[8][4]                                                          ; q                ;
; |Main|STACK:pilha|Mux3~10                                                            ; |Main|STACK:pilha|Mux3~10                                                            ; combout          ;
; |Main|STACK:pilha|ram[11][4]                                                         ; |Main|STACK:pilha|ram[11][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~11                                                            ; |Main|STACK:pilha|Mux3~11                                                            ; combout          ;
; |Main|STACK:pilha|ram[5][4]                                                          ; |Main|STACK:pilha|ram[5][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[6][4]                                                          ; |Main|STACK:pilha|ram[6][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][4]                                                          ; |Main|STACK:pilha|ram[4][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][4]                                                          ; |Main|STACK:pilha|ram[7][4]                                                          ; q                ;
; |Main|STACK:pilha|Mux3~13                                                            ; |Main|STACK:pilha|Mux3~13                                                            ; combout          ;
; |Main|STACK:pilha|ram[2][4]                                                          ; |Main|STACK:pilha|ram[2][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[1][4]                                                          ; |Main|STACK:pilha|ram[1][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][4]                                                          ; |Main|STACK:pilha|ram[0][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][4]                                                          ; |Main|STACK:pilha|ram[3][4]                                                          ; q                ;
; |Main|STACK:pilha|Mux3~15                                                            ; |Main|STACK:pilha|Mux3~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux3~16                                                            ; |Main|STACK:pilha|Mux3~16                                                            ; combout          ;
; |Main|STACK:pilha|ram[13][4]                                                         ; |Main|STACK:pilha|ram[13][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[14][4]                                                         ; |Main|STACK:pilha|ram[14][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][4]                                                         ; |Main|STACK:pilha|ram[12][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~17                                                            ; |Main|STACK:pilha|Mux3~17                                                            ; combout          ;
; |Main|STACK:pilha|ram[15][4]                                                         ; |Main|STACK:pilha|ram[15][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~18                                                            ; |Main|STACK:pilha|Mux3~18                                                            ; combout          ;
; |Main|STACK:pilha|Mux3~19                                                            ; |Main|STACK:pilha|Mux3~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux3~20                                                            ; |Main|STACK:pilha|Mux3~20                                                            ; combout          ;
; |Main|STACK:pilha|ram[21][5]                                                         ; |Main|STACK:pilha|ram[21][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[25][5]                                                         ; |Main|STACK:pilha|ram[25][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][5]                                                         ; |Main|STACK:pilha|ram[17][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~0                                                             ; |Main|STACK:pilha|Mux2~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][5]                                                         ; |Main|STACK:pilha|ram[29][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~1                                                             ; |Main|STACK:pilha|Mux2~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[26][5]                                                         ; |Main|STACK:pilha|ram[26][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[22][5]                                                         ; |Main|STACK:pilha|ram[22][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][5]                                                         ; |Main|STACK:pilha|ram[18][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~2                                                             ; |Main|STACK:pilha|Mux2~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][5]                                                         ; |Main|STACK:pilha|ram[30][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~3                                                             ; |Main|STACK:pilha|Mux2~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[24][5]                                                         ; |Main|STACK:pilha|ram[24][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[20][5]                                                         ; |Main|STACK:pilha|ram[20][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][5]                                                         ; |Main|STACK:pilha|ram[16][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~4                                                             ; |Main|STACK:pilha|Mux2~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][5]                                                         ; |Main|STACK:pilha|ram[28][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~5                                                             ; |Main|STACK:pilha|Mux2~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[23][5]                                                         ; |Main|STACK:pilha|ram[23][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[27][5]                                                         ; |Main|STACK:pilha|ram[27][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][5]                                                         ; |Main|STACK:pilha|ram[19][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~7                                                             ; |Main|STACK:pilha|Mux2~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][5]                                                         ; |Main|STACK:pilha|ram[31][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~8                                                             ; |Main|STACK:pilha|Mux2~8                                                             ; combout          ;
; |Main|STACK:pilha|ram[6][5]                                                          ; |Main|STACK:pilha|ram[6][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[5][5]                                                          ; |Main|STACK:pilha|ram[5][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][5]                                                          ; |Main|STACK:pilha|ram[4][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][5]                                                          ; |Main|STACK:pilha|ram[7][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[9][5]                                                          ; |Main|STACK:pilha|ram[9][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[10][5]                                                         ; |Main|STACK:pilha|ram[10][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[8][5]                                                          ; |Main|STACK:pilha|ram[8][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][5]                                                         ; |Main|STACK:pilha|ram[11][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[1][5]                                                          ; |Main|STACK:pilha|ram[1][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[2][5]                                                          ; |Main|STACK:pilha|ram[2][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][5]                                                          ; |Main|STACK:pilha|ram[0][5]                                                          ; q                ;
; |Main|STACK:pilha|Mux2~14                                                            ; |Main|STACK:pilha|Mux2~14                                                            ; combout          ;
; |Main|STACK:pilha|ram[3][5]                                                          ; |Main|STACK:pilha|ram[3][5]                                                          ; q                ;
; |Main|STACK:pilha|Mux2~15                                                            ; |Main|STACK:pilha|Mux2~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux2~16                                                            ; |Main|STACK:pilha|Mux2~16                                                            ; combout          ;
; |Main|STACK:pilha|ram[14][5]                                                         ; |Main|STACK:pilha|ram[14][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[13][5]                                                         ; |Main|STACK:pilha|ram[13][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][5]                                                         ; |Main|STACK:pilha|ram[12][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][5]                                                         ; |Main|STACK:pilha|ram[15][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~18                                                            ; |Main|STACK:pilha|Mux2~18                                                            ; combout          ;
; |Main|STACK:pilha|Mux2~19                                                            ; |Main|STACK:pilha|Mux2~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux2~20                                                            ; |Main|STACK:pilha|Mux2~20                                                            ; combout          ;
; |Main|STACK:pilha|ram[22][6]                                                         ; |Main|STACK:pilha|ram[22][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[26][6]                                                         ; |Main|STACK:pilha|ram[26][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][6]                                                         ; |Main|STACK:pilha|ram[18][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~0                                                             ; |Main|STACK:pilha|Mux1~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][6]                                                         ; |Main|STACK:pilha|ram[30][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~1                                                             ; |Main|STACK:pilha|Mux1~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[25][6]                                                         ; |Main|STACK:pilha|ram[25][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[21][6]                                                         ; |Main|STACK:pilha|ram[21][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][6]                                                         ; |Main|STACK:pilha|ram[17][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~2                                                             ; |Main|STACK:pilha|Mux1~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][6]                                                         ; |Main|STACK:pilha|ram[29][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~3                                                             ; |Main|STACK:pilha|Mux1~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[20][6]                                                         ; |Main|STACK:pilha|ram[20][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[24][6]                                                         ; |Main|STACK:pilha|ram[24][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][6]                                                         ; |Main|STACK:pilha|ram[16][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~4                                                             ; |Main|STACK:pilha|Mux1~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][6]                                                         ; |Main|STACK:pilha|ram[28][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~5                                                             ; |Main|STACK:pilha|Mux1~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[27][6]                                                         ; |Main|STACK:pilha|ram[27][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[23][6]                                                         ; |Main|STACK:pilha|ram[23][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][6]                                                         ; |Main|STACK:pilha|ram[19][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~7                                                             ; |Main|STACK:pilha|Mux1~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][6]                                                         ; |Main|STACK:pilha|ram[31][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~8                                                             ; |Main|STACK:pilha|Mux1~8                                                             ; combout          ;
; |Main|STACK:pilha|ram[10][6]                                                         ; |Main|STACK:pilha|ram[10][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[9][6]                                                          ; |Main|STACK:pilha|ram[9][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[8][6]                                                          ; |Main|STACK:pilha|ram[8][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][6]                                                         ; |Main|STACK:pilha|ram[11][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~11                                                            ; |Main|STACK:pilha|Mux1~11                                                            ; combout          ;
; |Main|STACK:pilha|ram[5][6]                                                          ; |Main|STACK:pilha|ram[5][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[6][6]                                                          ; |Main|STACK:pilha|ram[6][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][6]                                                          ; |Main|STACK:pilha|ram[4][6]                                                          ; q                ;
; |Main|STACK:pilha|Mux1~12                                                            ; |Main|STACK:pilha|Mux1~12                                                            ; combout          ;
; |Main|STACK:pilha|ram[7][6]                                                          ; |Main|STACK:pilha|ram[7][6]                                                          ; q                ;
; |Main|STACK:pilha|Mux1~13                                                            ; |Main|STACK:pilha|Mux1~13                                                            ; combout          ;
; |Main|STACK:pilha|ram[2][6]                                                          ; |Main|STACK:pilha|ram[2][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[1][6]                                                          ; |Main|STACK:pilha|ram[1][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][6]                                                          ; |Main|STACK:pilha|ram[0][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][6]                                                          ; |Main|STACK:pilha|ram[3][6]                                                          ; q                ;
; |Main|STACK:pilha|Mux1~15                                                            ; |Main|STACK:pilha|Mux1~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux1~16                                                            ; |Main|STACK:pilha|Mux1~16                                                            ; combout          ;
; |Main|STACK:pilha|ram[13][6]                                                         ; |Main|STACK:pilha|ram[13][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[14][6]                                                         ; |Main|STACK:pilha|ram[14][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][6]                                                         ; |Main|STACK:pilha|ram[12][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][6]                                                         ; |Main|STACK:pilha|ram[15][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~19                                                            ; |Main|STACK:pilha|Mux1~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux1~20                                                            ; |Main|STACK:pilha|Mux1~20                                                            ; combout          ;
; |Main|STACK:pilha|ram[21][7]                                                         ; |Main|STACK:pilha|ram[21][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[25][7]                                                         ; |Main|STACK:pilha|ram[25][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][7]                                                         ; |Main|STACK:pilha|ram[17][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~0                                                             ; |Main|STACK:pilha|Mux0~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][7]                                                         ; |Main|STACK:pilha|ram[29][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~1                                                             ; |Main|STACK:pilha|Mux0~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[26][7]                                                         ; |Main|STACK:pilha|ram[26][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[22][7]                                                         ; |Main|STACK:pilha|ram[22][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][7]                                                         ; |Main|STACK:pilha|ram[18][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~2                                                             ; |Main|STACK:pilha|Mux0~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][7]                                                         ; |Main|STACK:pilha|ram[30][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~3                                                             ; |Main|STACK:pilha|Mux0~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[24][7]                                                         ; |Main|STACK:pilha|ram[24][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[20][7]                                                         ; |Main|STACK:pilha|ram[20][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][7]                                                         ; |Main|STACK:pilha|ram[16][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~4                                                             ; |Main|STACK:pilha|Mux0~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][7]                                                         ; |Main|STACK:pilha|ram[28][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~5                                                             ; |Main|STACK:pilha|Mux0~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[23][7]                                                         ; |Main|STACK:pilha|ram[23][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[27][7]                                                         ; |Main|STACK:pilha|ram[27][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][7]                                                         ; |Main|STACK:pilha|ram[19][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~7                                                             ; |Main|STACK:pilha|Mux0~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][7]                                                         ; |Main|STACK:pilha|ram[31][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~8                                                             ; |Main|STACK:pilha|Mux0~8                                                             ; combout          ;
; |Main|STACK:pilha|ram[6][7]                                                          ; |Main|STACK:pilha|ram[6][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[5][7]                                                          ; |Main|STACK:pilha|ram[5][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][7]                                                          ; |Main|STACK:pilha|ram[4][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][7]                                                          ; |Main|STACK:pilha|ram[7][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[9][7]                                                          ; |Main|STACK:pilha|ram[9][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[10][7]                                                         ; |Main|STACK:pilha|ram[10][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[8][7]                                                          ; |Main|STACK:pilha|ram[8][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][7]                                                         ; |Main|STACK:pilha|ram[11][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[1][7]                                                          ; |Main|STACK:pilha|ram[1][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[2][7]                                                          ; |Main|STACK:pilha|ram[2][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][7]                                                          ; |Main|STACK:pilha|ram[0][7]                                                          ; q                ;
; |Main|STACK:pilha|Mux0~14                                                            ; |Main|STACK:pilha|Mux0~14                                                            ; combout          ;
; |Main|STACK:pilha|ram[3][7]                                                          ; |Main|STACK:pilha|ram[3][7]                                                          ; q                ;
; |Main|STACK:pilha|Mux0~15                                                            ; |Main|STACK:pilha|Mux0~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux0~16                                                            ; |Main|STACK:pilha|Mux0~16                                                            ; combout          ;
; |Main|STACK:pilha|ram[14][7]                                                         ; |Main|STACK:pilha|ram[14][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[13][7]                                                         ; |Main|STACK:pilha|ram[13][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][7]                                                         ; |Main|STACK:pilha|ram[12][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][7]                                                         ; |Main|STACK:pilha|ram[15][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~19                                                            ; |Main|STACK:pilha|Mux0~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux0~20                                                            ; |Main|STACK:pilha|Mux0~20                                                            ; combout          ;
; |Main|BRANCH:calc_branch|branch2[0]                                                  ; |Main|BRANCH:calc_branch|branch2[0]                                                  ; q                ;
; |Main|CONTROLE:control|state.leBranch3                                               ; |Main|CONTROLE:control|state.leBranch3                                               ; q                ;
; |Main|CONTROLE:control|state.leBranch4                                               ; |Main|CONTROLE:control|state.leBranch4                                               ; q                ;
; |Main|BRANCH:calc_branch|outAddr[0]~0                                                ; |Main|BRANCH:calc_branch|outAddr[0]~0                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch2[1]                                                  ; |Main|BRANCH:calc_branch|branch2[1]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[1]~1                                                ; |Main|BRANCH:calc_branch|outAddr[1]~1                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch2[2]                                                  ; |Main|BRANCH:calc_branch|branch2[2]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[2]~2                                                ; |Main|BRANCH:calc_branch|outAddr[2]~2                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[0]                                                  ; |Main|BRANCH:calc_branch|branch1[0]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[4]~3                                                ; |Main|BRANCH:calc_branch|outAddr[4]~3                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[1]                                                  ; |Main|BRANCH:calc_branch|branch1[1]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[5]~4                                                ; |Main|BRANCH:calc_branch|outAddr[5]~4                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[2]                                                  ; |Main|BRANCH:calc_branch|branch1[2]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[6]~5                                                ; |Main|BRANCH:calc_branch|outAddr[6]~5                                                ; combout          ;
; |Main|BRANCH:calc_branch|outAddr[7]~6                                                ; |Main|BRANCH:calc_branch|outAddr[7]~6                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[4]                                                  ; |Main|BRANCH:calc_branch|branch1[4]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[8]~7                                                ; |Main|BRANCH:calc_branch|outAddr[8]~7                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[5]                                                  ; |Main|BRANCH:calc_branch|branch1[5]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[9]~8                                                ; |Main|BRANCH:calc_branch|outAddr[9]~8                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[6]                                                  ; |Main|BRANCH:calc_branch|branch1[6]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[10]~9                                               ; |Main|BRANCH:calc_branch|outAddr[10]~9                                               ; combout          ;
; |Main|BRANCH:calc_branch|branch1[7]                                                  ; |Main|BRANCH:calc_branch|branch1[7]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[11]~10                                              ; |Main|BRANCH:calc_branch|outAddr[11]~10                                              ; combout          ;
; |Main|ULA:myUla|Equal2~0                                                             ; |Main|ULA:myUla|Equal2~0                                                             ; combout          ;
; |Main|ULA:myUla|Equal2~2                                                             ; |Main|ULA:myUla|Equal2~2                                                             ; combout          ;
; |Main|ULA:myUla|Equal2~3                                                             ; |Main|ULA:myUla|Equal2~3                                                             ; combout          ;
; |Main|ULA:myUla|Equal2~4                                                             ; |Main|ULA:myUla|Equal2~4                                                             ; combout          ;
; |Main|CONTROLE:control|jump~1                                                        ; |Main|CONTROLE:control|jump~1                                                        ; combout          ;
; |Main|CONTROLE:control|state.verificaComparacao                                      ; |Main|CONTROLE:control|state.verificaComparacao                                      ; q                ;
; |Main|CONTROLE:control|state.leBranch2                                               ; |Main|CONTROLE:control|state.leBranch2                                               ; q                ;
; |Main|CONTROLE:control|state.leBranch1                                               ; |Main|CONTROLE:control|state.leBranch1                                               ; q                ;
; |Main|CONTROLE:control|Equal13~0                                                     ; |Main|CONTROLE:control|Equal13~0                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~0                                                         ; |Main|STACK:pilha|Decoder0~0                                                         ; combout          ;
; |Main|STACK:pilha|ram[22][1]~256                                                     ; |Main|STACK:pilha|ram[22][1]~256                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~1                                                         ; |Main|STACK:pilha|Decoder0~1                                                         ; combout          ;
; |Main|STACK:pilha|ram[26][4]~257                                                     ; |Main|STACK:pilha|ram[26][4]~257                                                     ; combout          ;
; |Main|STACK:pilha|ram[18][2]~258                                                     ; |Main|STACK:pilha|ram[18][2]~258                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~3                                                         ; |Main|STACK:pilha|Decoder0~3                                                         ; combout          ;
; |Main|STACK:pilha|ram[30][1]~259                                                     ; |Main|STACK:pilha|ram[30][1]~259                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~4                                                         ; |Main|STACK:pilha|Decoder0~4                                                         ; combout          ;
; |Main|STACK:pilha|ram[25][7]~260                                                     ; |Main|STACK:pilha|ram[25][7]~260                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~5                                                         ; |Main|STACK:pilha|Decoder0~5                                                         ; combout          ;
; |Main|STACK:pilha|ram[21][1]~261                                                     ; |Main|STACK:pilha|ram[21][1]~261                                                     ; combout          ;
; |Main|STACK:pilha|ram[17][6]~262                                                     ; |Main|STACK:pilha|ram[17][6]~262                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~7                                                         ; |Main|STACK:pilha|Decoder0~7                                                         ; combout          ;
; |Main|STACK:pilha|ram[29][3]~263                                                     ; |Main|STACK:pilha|ram[29][3]~263                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~8                                                         ; |Main|STACK:pilha|Decoder0~8                                                         ; combout          ;
; |Main|STACK:pilha|ram[20][4]~264                                                     ; |Main|STACK:pilha|ram[20][4]~264                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~9                                                         ; |Main|STACK:pilha|Decoder0~9                                                         ; combout          ;
; |Main|STACK:pilha|ram[24][1]~265                                                     ; |Main|STACK:pilha|ram[24][1]~265                                                     ; combout          ;
; |Main|STACK:pilha|ram[16][0]~266                                                     ; |Main|STACK:pilha|ram[16][0]~266                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~11                                                        ; |Main|STACK:pilha|Decoder0~11                                                        ; combout          ;
; |Main|STACK:pilha|ram[28][5]~267                                                     ; |Main|STACK:pilha|ram[28][5]~267                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~12                                                        ; |Main|STACK:pilha|Decoder0~12                                                        ; combout          ;
; |Main|STACK:pilha|ram[27][3]~268                                                     ; |Main|STACK:pilha|ram[27][3]~268                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~13                                                        ; |Main|STACK:pilha|Decoder0~13                                                        ; combout          ;
; |Main|STACK:pilha|ram[23][1]~269                                                     ; |Main|STACK:pilha|ram[23][1]~269                                                     ; combout          ;
; |Main|STACK:pilha|ram[19][0]~270                                                     ; |Main|STACK:pilha|ram[19][0]~270                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~15                                                        ; |Main|STACK:pilha|Decoder0~15                                                        ; combout          ;
; |Main|STACK:pilha|ram[31][5]~271                                                     ; |Main|STACK:pilha|ram[31][5]~271                                                     ; combout          ;
; |Main|STACK:pilha|ram[10][6]~272                                                     ; |Main|STACK:pilha|ram[10][6]~272                                                     ; combout          ;
; |Main|STACK:pilha|ram[9][6]~273                                                      ; |Main|STACK:pilha|ram[9][6]~273                                                      ; combout          ;
; |Main|STACK:pilha|ram[8][6]~274                                                      ; |Main|STACK:pilha|ram[8][6]~274                                                      ; combout          ;
; |Main|STACK:pilha|ram[11][0]~275                                                     ; |Main|STACK:pilha|ram[11][0]~275                                                     ; combout          ;
; |Main|STACK:pilha|ram[5][4]~276                                                      ; |Main|STACK:pilha|ram[5][4]~276                                                      ; combout          ;
; |Main|STACK:pilha|ram[6][4]~277                                                      ; |Main|STACK:pilha|ram[6][4]~277                                                      ; combout          ;
; |Main|STACK:pilha|ram[4][4]~278                                                      ; |Main|STACK:pilha|ram[4][4]~278                                                      ; combout          ;
; |Main|STACK:pilha|ram[7][2]~279                                                      ; |Main|STACK:pilha|ram[7][2]~279                                                      ; combout          ;
; |Main|STACK:pilha|ram[0][4]~282                                                      ; |Main|STACK:pilha|ram[0][4]~282                                                      ; combout          ;
; |Main|STACK:pilha|ram[3][4]~283                                                      ; |Main|STACK:pilha|ram[3][4]~283                                                      ; combout          ;
; |Main|STACK:pilha|ram[13][0]~284                                                     ; |Main|STACK:pilha|ram[13][0]~284                                                     ; combout          ;
; |Main|STACK:pilha|ram[14][5]~285                                                     ; |Main|STACK:pilha|ram[14][5]~285                                                     ; combout          ;
; |Main|STACK:pilha|ram[12][2]~286                                                     ; |Main|STACK:pilha|ram[12][2]~286                                                     ; combout          ;
; |Main|STACK:pilha|ram[15][5]~287                                                     ; |Main|STACK:pilha|ram[15][5]~287                                                     ; combout          ;
; |Main|BRANCH:calc_branch|branch2[0]~0                                                ; |Main|BRANCH:calc_branch|branch2[0]~0                                                ; combout          ;
; |Main|CONTROLE:control|Equal2~0                                                      ; |Main|CONTROLE:control|Equal2~0                                                      ; combout          ;
; |Main|CONTROLE:control|cont_operandos[1]                                             ; |Main|CONTROLE:control|cont_operandos[1]                                             ; q                ;
; |Main|CONTROLE:control|state~28                                                      ; |Main|CONTROLE:control|state~28                                                      ; combout          ;
; |Main|CONTROLE:control|state~29                                                      ; |Main|CONTROLE:control|state~29                                                      ; combout          ;
; |Main|CONTROLE:control|state~30                                                      ; |Main|CONTROLE:control|state~30                                                      ; combout          ;
; |Main|CONTROLE:control|cont_salto                                                    ; |Main|CONTROLE:control|cont_salto                                                    ; q                ;
; |Main|CONTROLE:control|state~32                                                      ; |Main|CONTROLE:control|state~32                                                      ; combout          ;
; |Main|CONTROLE:control|state~44                                                      ; |Main|CONTROLE:control|state~44                                                      ; combout          ;
; |Main|CONTROLE:control|state~46                                                      ; |Main|CONTROLE:control|state~46                                                      ; combout          ;
; |Main|CONTROLE:control|state~47                                                      ; |Main|CONTROLE:control|state~47                                                      ; combout          ;
; |Main|CONTROLE:control|state~55                                                      ; |Main|CONTROLE:control|state~55                                                      ; combout          ;
; |Main|CONTROLE:control|cont_operandos[1]~3                                           ; |Main|CONTROLE:control|cont_operandos[1]~3                                           ; combout          ;
; |Main|CONTROLE:control|cont_operandos[1]~5                                           ; |Main|CONTROLE:control|cont_operandos[1]~5                                           ; combout          ;
; |Main|CONTROLE:control|cont_salto~0                                                  ; |Main|CONTROLE:control|cont_salto~0                                                  ; combout          ;
; |Main|CONTROLE:control|cont_salto~1                                                  ; |Main|CONTROLE:control|cont_salto~1                                                  ; combout          ;
; |Main|CONTROLE:control|cont_salto~2                                                  ; |Main|CONTROLE:control|cont_salto~2                                                  ; combout          ;
; |Main|CONTROLE:control|cont_salto~4                                                  ; |Main|CONTROLE:control|cont_salto~4                                                  ; combout          ;
; |Main|CONTROLE:control|cont_salto~5                                                  ; |Main|CONTROLE:control|cont_salto~5                                                  ; combout          ;
; |Main|STACK:pilha|ram[22][1]~417                                                     ; |Main|STACK:pilha|ram[22][1]~417                                                     ; combout          ;
; |Main|STACK:pilha|ram[26][4]~419                                                     ; |Main|STACK:pilha|ram[26][4]~419                                                     ; combout          ;
; |Main|STACK:pilha|ram[18][2]~421                                                     ; |Main|STACK:pilha|ram[18][2]~421                                                     ; combout          ;
; |Main|STACK:pilha|ram[30][1]~423                                                     ; |Main|STACK:pilha|ram[30][1]~423                                                     ; combout          ;
; |Main|STACK:pilha|ram[25][7]~425                                                     ; |Main|STACK:pilha|ram[25][7]~425                                                     ; combout          ;
; |Main|STACK:pilha|ram[21][1]~427                                                     ; |Main|STACK:pilha|ram[21][1]~427                                                     ; combout          ;
; |Main|STACK:pilha|ram[17][6]~429                                                     ; |Main|STACK:pilha|ram[17][6]~429                                                     ; combout          ;
; |Main|STACK:pilha|ram[29][3]~431                                                     ; |Main|STACK:pilha|ram[29][3]~431                                                     ; combout          ;
; |Main|STACK:pilha|ram[20][4]~433                                                     ; |Main|STACK:pilha|ram[20][4]~433                                                     ; combout          ;
; |Main|STACK:pilha|ram[24][1]~435                                                     ; |Main|STACK:pilha|ram[24][1]~435                                                     ; combout          ;
; |Main|STACK:pilha|ram[16][0]~437                                                     ; |Main|STACK:pilha|ram[16][0]~437                                                     ; combout          ;
; |Main|STACK:pilha|ram[28][5]~439                                                     ; |Main|STACK:pilha|ram[28][5]~439                                                     ; combout          ;
; |Main|STACK:pilha|ram[27][3]~441                                                     ; |Main|STACK:pilha|ram[27][3]~441                                                     ; combout          ;
; |Main|STACK:pilha|ram[23][1]~443                                                     ; |Main|STACK:pilha|ram[23][1]~443                                                     ; combout          ;
; |Main|STACK:pilha|ram[19][0]~445                                                     ; |Main|STACK:pilha|ram[19][0]~445                                                     ; combout          ;
; |Main|STACK:pilha|ram[31][5]~447                                                     ; |Main|STACK:pilha|ram[31][5]~447                                                     ; combout          ;
; |Main|STACK:pilha|ram[10][6]~449                                                     ; |Main|STACK:pilha|ram[10][6]~449                                                     ; combout          ;
; |Main|STACK:pilha|ram[9][6]~451                                                      ; |Main|STACK:pilha|ram[9][6]~451                                                      ; combout          ;
; |Main|STACK:pilha|ram[8][6]~453                                                      ; |Main|STACK:pilha|ram[8][6]~453                                                      ; combout          ;
; |Main|STACK:pilha|ram[11][0]~455                                                     ; |Main|STACK:pilha|ram[11][0]~455                                                     ; combout          ;
; |Main|STACK:pilha|ram[5][4]~457                                                      ; |Main|STACK:pilha|ram[5][4]~457                                                      ; combout          ;
; |Main|STACK:pilha|ram[6][4]~459                                                      ; |Main|STACK:pilha|ram[6][4]~459                                                      ; combout          ;
; |Main|STACK:pilha|ram[4][4]~461                                                      ; |Main|STACK:pilha|ram[4][4]~461                                                      ; combout          ;
; |Main|STACK:pilha|ram[7][2]~463                                                      ; |Main|STACK:pilha|ram[7][2]~463                                                      ; combout          ;
; |Main|STACK:pilha|ram[3][4]~471                                                      ; |Main|STACK:pilha|ram[3][4]~471                                                      ; combout          ;
; |Main|STACK:pilha|ram[13][0]~473                                                     ; |Main|STACK:pilha|ram[13][0]~473                                                     ; combout          ;
; |Main|STACK:pilha|ram[14][5]~475                                                     ; |Main|STACK:pilha|ram[14][5]~475                                                     ; combout          ;
; |Main|STACK:pilha|ram[12][2]~477                                                     ; |Main|STACK:pilha|ram[12][2]~477                                                     ; combout          ;
; |Main|STACK:pilha|ram[15][5]~479                                                     ; |Main|STACK:pilha|ram[15][5]~479                                                     ; combout          ;
; |Main|~GND                                                                           ; |Main|~GND                                                                           ; combout          ;
; |Main|pc_counter[4]~output                                                           ; |Main|pc_counter[4]~output                                                           ; o                ;
; |Main|pc_counter[4]                                                                  ; |Main|pc_counter[4]                                                                  ; padout           ;
; |Main|pc_counter[5]~output                                                           ; |Main|pc_counter[5]~output                                                           ; o                ;
; |Main|pc_counter[5]                                                                  ; |Main|pc_counter[5]                                                                  ; padout           ;
; |Main|pc_counter[6]~output                                                           ; |Main|pc_counter[6]~output                                                           ; o                ;
; |Main|pc_counter[6]                                                                  ; |Main|pc_counter[6]                                                                  ; padout           ;
; |Main|pc_counter[7]~output                                                           ; |Main|pc_counter[7]~output                                                           ; o                ;
; |Main|pc_counter[7]                                                                  ; |Main|pc_counter[7]                                                                  ; padout           ;
; |Main|pc_counter[8]~output                                                           ; |Main|pc_counter[8]~output                                                           ; o                ;
; |Main|pc_counter[8]                                                                  ; |Main|pc_counter[8]                                                                  ; padout           ;
; |Main|pc_counter[9]~output                                                           ; |Main|pc_counter[9]~output                                                           ; o                ;
; |Main|pc_counter[9]                                                                  ; |Main|pc_counter[9]                                                                  ; padout           ;
; |Main|pc_counter[10]~output                                                          ; |Main|pc_counter[10]~output                                                          ; o                ;
; |Main|pc_counter[10]                                                                 ; |Main|pc_counter[10]                                                                 ; padout           ;
; |Main|pc_counter[11]~output                                                          ; |Main|pc_counter[11]~output                                                          ; o                ;
; |Main|pc_counter[11]                                                                 ; |Main|pc_counter[11]                                                                 ; padout           ;
; |Main|data_out[3]~output                                                             ; |Main|data_out[3]~output                                                             ; o                ;
; |Main|data_out[3]                                                                    ; |Main|data_out[3]                                                                    ; padout           ;
; |Main|stack_in[3]~output                                                             ; |Main|stack_in[3]~output                                                             ; o                ;
; |Main|stack_in[3]                                                                    ; |Main|stack_in[3]                                                                    ; padout           ;
; |Main|stack_out[4]~output                                                            ; |Main|stack_out[4]~output                                                            ; o                ;
; |Main|stack_out[4]                                                                   ; |Main|stack_out[4]                                                                   ; padout           ;
; |Main|stack_out[5]~output                                                            ; |Main|stack_out[5]~output                                                            ; o                ;
; |Main|stack_out[5]                                                                   ; |Main|stack_out[5]                                                                   ; padout           ;
; |Main|stack_out[6]~output                                                            ; |Main|stack_out[6]~output                                                            ; o                ;
; |Main|stack_out[6]                                                                   ; |Main|stack_out[6]                                                                   ; padout           ;
; |Main|stack_out[7]~output                                                            ; |Main|stack_out[7]~output                                                            ; o                ;
; |Main|stack_out[7]                                                                   ; |Main|stack_out[7]                                                                   ; padout           ;
; |Main|a[0]~output                                                                    ; |Main|a[0]~output                                                                    ; o                ;
; |Main|a[0]                                                                           ; |Main|a[0]                                                                           ; padout           ;
; |Main|a[2]~output                                                                    ; |Main|a[2]~output                                                                    ; o                ;
; |Main|a[2]                                                                           ; |Main|a[2]                                                                           ; padout           ;
; |Main|a[3]~output                                                                    ; |Main|a[3]~output                                                                    ; o                ;
; |Main|a[3]                                                                           ; |Main|a[3]                                                                           ; padout           ;
; |Main|a[4]~output                                                                    ; |Main|a[4]~output                                                                    ; o                ;
; |Main|a[4]                                                                           ; |Main|a[4]                                                                           ; padout           ;
; |Main|a[5]~output                                                                    ; |Main|a[5]~output                                                                    ; o                ;
; |Main|a[5]                                                                           ; |Main|a[5]                                                                           ; padout           ;
; |Main|a[6]~output                                                                    ; |Main|a[6]~output                                                                    ; o                ;
; |Main|a[6]                                                                           ; |Main|a[6]                                                                           ; padout           ;
; |Main|a[7]~output                                                                    ; |Main|a[7]~output                                                                    ; o                ;
; |Main|a[7]                                                                           ; |Main|a[7]                                                                           ; padout           ;
; |Main|b[0]~output                                                                    ; |Main|b[0]~output                                                                    ; o                ;
; |Main|b[0]                                                                           ; |Main|b[0]                                                                           ; padout           ;
; |Main|b[1]~output                                                                    ; |Main|b[1]~output                                                                    ; o                ;
; |Main|b[1]                                                                           ; |Main|b[1]                                                                           ; padout           ;
; |Main|b[3]~output                                                                    ; |Main|b[3]~output                                                                    ; o                ;
; |Main|b[3]                                                                           ; |Main|b[3]                                                                           ; padout           ;
; |Main|b[4]~output                                                                    ; |Main|b[4]~output                                                                    ; o                ;
; |Main|b[4]                                                                           ; |Main|b[4]                                                                           ; padout           ;
; |Main|b[5]~output                                                                    ; |Main|b[5]~output                                                                    ; o                ;
; |Main|b[5]                                                                           ; |Main|b[5]                                                                           ; padout           ;
; |Main|b[6]~output                                                                    ; |Main|b[6]~output                                                                    ; o                ;
; |Main|b[6]                                                                           ; |Main|b[6]                                                                           ; padout           ;
; |Main|b[7]~output                                                                    ; |Main|b[7]~output                                                                    ; o                ;
; |Main|b[7]                                                                           ; |Main|b[7]                                                                           ; padout           ;
; |Main|out_addr[0]~output                                                             ; |Main|out_addr[0]~output                                                             ; o                ;
; |Main|out_addr[0]                                                                    ; |Main|out_addr[0]                                                                    ; padout           ;
; |Main|out_addr[1]~output                                                             ; |Main|out_addr[1]~output                                                             ; o                ;
; |Main|out_addr[1]                                                                    ; |Main|out_addr[1]                                                                    ; padout           ;
; |Main|out_addr[2]~output                                                             ; |Main|out_addr[2]~output                                                             ; o                ;
; |Main|out_addr[2]                                                                    ; |Main|out_addr[2]                                                                    ; padout           ;
; |Main|out_addr[3]~output                                                             ; |Main|out_addr[3]~output                                                             ; o                ;
; |Main|out_addr[3]                                                                    ; |Main|out_addr[3]                                                                    ; padout           ;
; |Main|out_addr[4]~output                                                             ; |Main|out_addr[4]~output                                                             ; o                ;
; |Main|out_addr[4]                                                                    ; |Main|out_addr[4]                                                                    ; padout           ;
; |Main|out_addr[5]~output                                                             ; |Main|out_addr[5]~output                                                             ; o                ;
; |Main|out_addr[5]                                                                    ; |Main|out_addr[5]                                                                    ; padout           ;
; |Main|out_addr[6]~output                                                             ; |Main|out_addr[6]~output                                                             ; o                ;
; |Main|out_addr[6]                                                                    ; |Main|out_addr[6]                                                                    ; padout           ;
; |Main|out_addr[7]~output                                                             ; |Main|out_addr[7]~output                                                             ; o                ;
; |Main|out_addr[7]                                                                    ; |Main|out_addr[7]                                                                    ; padout           ;
; |Main|out_addr[8]~output                                                             ; |Main|out_addr[8]~output                                                             ; o                ;
; |Main|out_addr[8]                                                                    ; |Main|out_addr[8]                                                                    ; padout           ;
; |Main|out_addr[9]~output                                                             ; |Main|out_addr[9]~output                                                             ; o                ;
; |Main|out_addr[9]                                                                    ; |Main|out_addr[9]                                                                    ; padout           ;
; |Main|out_addr[10]~output                                                            ; |Main|out_addr[10]~output                                                            ; o                ;
; |Main|out_addr[10]                                                                   ; |Main|out_addr[10]                                                                   ; padout           ;
; |Main|out_addr[11]~output                                                            ; |Main|out_addr[11]~output                                                            ; o                ;
; |Main|out_addr[11]                                                                   ; |Main|out_addr[11]                                                                   ; padout           ;
; |Main|igual~output                                                                   ; |Main|igual~output                                                                   ; o                ;
; |Main|igual                                                                          ; |Main|igual                                                                          ; padout           ;
; |Main|rst_externo~input                                                              ; |Main|rst_externo~input                                                              ; o                ;
; |Main|rst_externo                                                                    ; |Main|rst_externo                                                                    ; padout           ;
; |Main|rst_externo~inputclkctrl                                                       ; |Main|rst_externo~inputclkctrl                                                       ; outclk           ;
; |Main|RAM:mem|addr_reg[5]~feeder                                                     ; |Main|RAM:mem|addr_reg[5]~feeder                                                     ; combout          ;
; |Main|RAM:mem|addr_reg[6]~feeder                                                     ; |Main|RAM:mem|addr_reg[6]~feeder                                                     ; combout          ;
; |Main|RAM:mem|addr_reg[7]~feeder                                                     ; |Main|RAM:mem|addr_reg[7]~feeder                                                     ; combout          ;
; |Main|RAM:mem|addr_reg[9]~feeder                                                     ; |Main|RAM:mem|addr_reg[9]~feeder                                                     ; combout          ;
; |Main|RAM:mem|addr_reg[10]~feeder                                                    ; |Main|RAM:mem|addr_reg[10]~feeder                                                    ; combout          ;
; |Main|RAM:mem|addr_reg[11]~feeder                                                    ; |Main|RAM:mem|addr_reg[11]~feeder                                                    ; combout          ;
; |Main|STACK:pilha|ram[23][3]~feeder                                                  ; |Main|STACK:pilha|ram[23][3]~feeder                                                  ; combout          ;
; |Main|STACK:pilha|ram[2][3]~feeder                                                   ; |Main|STACK:pilha|ram[2][3]~feeder                                                   ; combout          ;
; |Main|STACK:pilha|ram[14][3]~feeder                                                  ; |Main|STACK:pilha|ram[14][3]~feeder                                                  ; combout          ;
; |Main|STACK:pilha|ram[13][3]~feeder                                                  ; |Main|STACK:pilha|ram[13][3]~feeder                                                  ; combout          ;
; |Main|STACK:pilha|ram[26][3]~feeder                                                  ; |Main|STACK:pilha|ram[26][3]~feeder                                                  ; combout          ;
; |Main|STACK:pilha|ram[1][3]~feeder                                                   ; |Main|STACK:pilha|ram[1][3]~feeder                                                   ; combout          ;
; |Main|STACK:pilha|ram[25][3]~feeder                                                  ; |Main|STACK:pilha|ram[25][3]~feeder                                                  ; combout          ;
; |Main|STACK:pilha|ram[22][3]~feeder                                                  ; |Main|STACK:pilha|ram[22][3]~feeder                                                  ; combout          ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; Node Name                                                                            ; Output Port Name                                                                     ; Output Port Type ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+
; |Main|PC:program_counter|pc[3]                                                       ; |Main|PC:program_counter|pc[3]                                                       ; q                ;
; |Main|PC:program_counter|pc[4]                                                       ; |Main|PC:program_counter|pc[4]                                                       ; q                ;
; |Main|PC:program_counter|pc[5]                                                       ; |Main|PC:program_counter|pc[5]                                                       ; q                ;
; |Main|PC:program_counter|pc[6]                                                       ; |Main|PC:program_counter|pc[6]                                                       ; q                ;
; |Main|PC:program_counter|pc[7]                                                       ; |Main|PC:program_counter|pc[7]                                                       ; q                ;
; |Main|PC:program_counter|pc[8]                                                       ; |Main|PC:program_counter|pc[8]                                                       ; q                ;
; |Main|PC:program_counter|pc[9]                                                       ; |Main|PC:program_counter|pc[9]                                                       ; q                ;
; |Main|PC:program_counter|pc[10]                                                      ; |Main|PC:program_counter|pc[10]                                                      ; q                ;
; |Main|PC:program_counter|pc[11]                                                      ; |Main|PC:program_counter|pc[11]                                                      ; q                ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; dataout2         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT1             ; dataout3         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT2             ; dataout4         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT4             ; dataout6         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT5             ; dataout7         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT6             ; dataout8         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2                      ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_out2~DATAOUT7             ; dataout9         ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; portadataout0    ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a3 ; portadataout3    ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a4 ; portadataout4    ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a5 ; portadataout5    ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a6 ; portadataout6    ;
; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a0 ; |Main|VAR:variables|altsyncram:ram_rtl_0|altsyncram_ra41:auto_generated|ram_block1a7 ; portadataout7    ;
; |Main|STACK:pilha|top_of_stack[2]                                                    ; |Main|STACK:pilha|top_of_stack[2]                                                    ; q                ;
; |Main|STACK:pilha|top_of_stack[3]                                                    ; |Main|STACK:pilha|top_of_stack[3]                                                    ; q                ;
; |Main|STACK:pilha|top_of_stack[4]                                                    ; |Main|STACK:pilha|top_of_stack[4]                                                    ; q                ;
; |Main|ULA:myUla|LessThan0~1                                                          ; |Main|ULA:myUla|LessThan0~1                                                          ; cout             ;
; |Main|ULA:myUla|LessThan0~5                                                          ; |Main|ULA:myUla|LessThan0~5                                                          ; cout             ;
; |Main|ULA:myUla|LessThan0~9                                                          ; |Main|ULA:myUla|LessThan0~9                                                          ; cout             ;
; |Main|ULA:myUla|LessThan0~13                                                         ; |Main|ULA:myUla|LessThan0~13                                                         ; cout             ;
; |Main|ULA:myUla|LessThan0~14                                                         ; |Main|ULA:myUla|LessThan0~14                                                         ; combout          ;
; |Main|ULA:myUla|LessThan1~1                                                          ; |Main|ULA:myUla|LessThan1~1                                                          ; cout             ;
; |Main|ULA:myUla|LessThan1~3                                                          ; |Main|ULA:myUla|LessThan1~3                                                          ; cout             ;
; |Main|PC:program_counter|pc[4]~20                                                    ; |Main|PC:program_counter|pc[4]~21                                                    ; cout             ;
; |Main|PC:program_counter|pc[5]~22                                                    ; |Main|PC:program_counter|pc[5]~22                                                    ; combout          ;
; |Main|PC:program_counter|pc[5]~22                                                    ; |Main|PC:program_counter|pc[5]~23                                                    ; cout             ;
; |Main|PC:program_counter|pc[6]~24                                                    ; |Main|PC:program_counter|pc[6]~24                                                    ; combout          ;
; |Main|PC:program_counter|pc[6]~24                                                    ; |Main|PC:program_counter|pc[6]~25                                                    ; cout             ;
; |Main|PC:program_counter|pc[7]~26                                                    ; |Main|PC:program_counter|pc[7]~26                                                    ; combout          ;
; |Main|PC:program_counter|pc[7]~26                                                    ; |Main|PC:program_counter|pc[7]~27                                                    ; cout             ;
; |Main|PC:program_counter|pc[8]~28                                                    ; |Main|PC:program_counter|pc[8]~28                                                    ; combout          ;
; |Main|PC:program_counter|pc[8]~28                                                    ; |Main|PC:program_counter|pc[8]~29                                                    ; cout             ;
; |Main|PC:program_counter|pc[9]~30                                                    ; |Main|PC:program_counter|pc[9]~30                                                    ; combout          ;
; |Main|PC:program_counter|pc[9]~30                                                    ; |Main|PC:program_counter|pc[9]~31                                                    ; cout             ;
; |Main|PC:program_counter|pc[10]~32                                                   ; |Main|PC:program_counter|pc[10]~32                                                   ; combout          ;
; |Main|PC:program_counter|pc[10]~32                                                   ; |Main|PC:program_counter|pc[10]~33                                                   ; cout             ;
; |Main|PC:program_counter|pc[11]~34                                                   ; |Main|PC:program_counter|pc[11]~34                                                   ; combout          ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~0                   ; dataout0         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~1                   ; dataout1         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; dataout2         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT1            ; dataout3         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT2            ; dataout4         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT4            ; dataout6         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT5            ; dataout7         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT6            ; dataout8         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT7            ; dataout9         ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT8            ; dataout10        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT9            ; dataout11        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT10           ; dataout12        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT11           ; dataout13        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT12           ; dataout14        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT13           ; dataout15        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT14           ; dataout16        ;
; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1                     ; |Main|ULA:myUla|lpm_mult:Mult0|mult_19t:auto_generated|mac_mult1~DATAOUT15           ; dataout17        ;
; |Main|RAM:mem|addr_reg[3]                                                            ; |Main|RAM:mem|addr_reg[3]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[4]                                                            ; |Main|RAM:mem|addr_reg[4]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[5]                                                            ; |Main|RAM:mem|addr_reg[5]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[6]                                                            ; |Main|RAM:mem|addr_reg[6]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[7]                                                            ; |Main|RAM:mem|addr_reg[7]                                                            ; q                ;
; |Main|RAM:mem|ram~1                                                                  ; |Main|RAM:mem|ram~1                                                                  ; combout          ;
; |Main|RAM:mem|addr_reg[8]                                                            ; |Main|RAM:mem|addr_reg[8]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[9]                                                            ; |Main|RAM:mem|addr_reg[9]                                                            ; q                ;
; |Main|RAM:mem|addr_reg[10]                                                           ; |Main|RAM:mem|addr_reg[10]                                                           ; q                ;
; |Main|RAM:mem|addr_reg[11]                                                           ; |Main|RAM:mem|addr_reg[11]                                                           ; q                ;
; |Main|RAM:mem|ram~2                                                                  ; |Main|RAM:mem|ram~2                                                                  ; combout          ;
; |Main|RAM:mem|ram~14                                                                 ; |Main|RAM:mem|ram~14                                                                 ; combout          ;
; |Main|ULA:myUla|opB[0]                                                               ; |Main|ULA:myUla|opB[0]                                                               ; q                ;
; |Main|ULA:myUla|opA[0]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[0]~_Duplicate_1                                                  ; q                ;
; |Main|data_stack[0]~0                                                                ; |Main|data_stack[0]~0                                                                ; combout          ;
; |Main|CONTROLE:control|opcode[7]                                                     ; |Main|CONTROLE:control|opcode[7]                                                     ; q                ;
; |Main|ULA:myUla|opB[1]                                                               ; |Main|ULA:myUla|opB[1]                                                               ; q                ;
; |Main|ULA:myUla|opA[1]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[1]~_Duplicate_1                                                  ; q                ;
; |Main|CONTROLE:control|opcode[2]                                                     ; |Main|CONTROLE:control|opcode[2]                                                     ; q                ;
; |Main|ULA:myUla|opA[2]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[2]~_Duplicate_1                                                  ; q                ;
; |Main|ULA:myUla|opB[3]                                                               ; |Main|ULA:myUla|opB[3]                                                               ; q                ;
; |Main|ULA:myUla|opA[3]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[3]~_Duplicate_1                                                  ; q                ;
; |Main|data_stack[3]~11                                                               ; |Main|data_stack[3]~11                                                               ; combout          ;
; |Main|ULA:myUla|opB[4]                                                               ; |Main|ULA:myUla|opB[4]                                                               ; q                ;
; |Main|ULA:myUla|opA[4]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[4]~_Duplicate_1                                                  ; q                ;
; |Main|ULA:myUla|opB[5]                                                               ; |Main|ULA:myUla|opB[5]                                                               ; q                ;
; |Main|ULA:myUla|opA[5]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[5]~_Duplicate_1                                                  ; q                ;
; |Main|ULA:myUla|opB[6]                                                               ; |Main|ULA:myUla|opB[6]                                                               ; q                ;
; |Main|ULA:myUla|opA[6]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[6]~_Duplicate_1                                                  ; q                ;
; |Main|data_stack[7]~18                                                               ; |Main|data_stack[7]~18                                                               ; combout          ;
; |Main|ULA:myUla|opB[7]                                                               ; |Main|ULA:myUla|opB[7]                                                               ; q                ;
; |Main|ULA:myUla|opA[7]~_Duplicate_1                                                  ; |Main|ULA:myUla|opA[7]~_Duplicate_1                                                  ; q                ;
; |Main|data_stack[7]~19                                                               ; |Main|data_stack[7]~19                                                               ; combout          ;
; |Main|STACK:pilha|ram[22][0]                                                         ; |Main|STACK:pilha|ram[22][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[26][0]                                                         ; |Main|STACK:pilha|ram[26][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][0]                                                         ; |Main|STACK:pilha|ram[18][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~0                                                             ; |Main|STACK:pilha|Mux7~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][0]                                                         ; |Main|STACK:pilha|ram[30][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~1                                                             ; |Main|STACK:pilha|Mux7~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[25][0]                                                         ; |Main|STACK:pilha|ram[25][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[21][0]                                                         ; |Main|STACK:pilha|ram[21][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][0]                                                         ; |Main|STACK:pilha|ram[17][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~2                                                             ; |Main|STACK:pilha|Mux7~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][0]                                                         ; |Main|STACK:pilha|ram[29][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~3                                                             ; |Main|STACK:pilha|Mux7~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[20][0]                                                         ; |Main|STACK:pilha|ram[20][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[24][0]                                                         ; |Main|STACK:pilha|ram[24][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][0]                                                         ; |Main|STACK:pilha|ram[16][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~4                                                             ; |Main|STACK:pilha|Mux7~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][0]                                                         ; |Main|STACK:pilha|ram[28][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~5                                                             ; |Main|STACK:pilha|Mux7~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[27][0]                                                         ; |Main|STACK:pilha|ram[27][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[23][0]                                                         ; |Main|STACK:pilha|ram[23][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][0]                                                         ; |Main|STACK:pilha|ram[19][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~7                                                             ; |Main|STACK:pilha|Mux7~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][0]                                                         ; |Main|STACK:pilha|ram[31][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~8                                                             ; |Main|STACK:pilha|Mux7~8                                                             ; combout          ;
; |Main|STACK:pilha|ram[10][0]                                                         ; |Main|STACK:pilha|ram[10][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[9][0]                                                          ; |Main|STACK:pilha|ram[9][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[8][0]                                                          ; |Main|STACK:pilha|ram[8][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][0]                                                         ; |Main|STACK:pilha|ram[11][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[5][0]                                                          ; |Main|STACK:pilha|ram[5][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[6][0]                                                          ; |Main|STACK:pilha|ram[6][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][0]                                                          ; |Main|STACK:pilha|ram[4][0]                                                          ; q                ;
; |Main|STACK:pilha|Mux7~12                                                            ; |Main|STACK:pilha|Mux7~12                                                            ; combout          ;
; |Main|STACK:pilha|ram[7][0]                                                          ; |Main|STACK:pilha|ram[7][0]                                                          ; q                ;
; |Main|STACK:pilha|Mux7~13                                                            ; |Main|STACK:pilha|Mux7~13                                                            ; combout          ;
; |Main|STACK:pilha|ram[2][0]                                                          ; |Main|STACK:pilha|ram[2][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[1][0]                                                          ; |Main|STACK:pilha|ram[1][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][0]                                                          ; |Main|STACK:pilha|ram[0][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][0]                                                          ; |Main|STACK:pilha|ram[3][0]                                                          ; q                ;
; |Main|STACK:pilha|ram[13][0]                                                         ; |Main|STACK:pilha|ram[13][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[14][0]                                                         ; |Main|STACK:pilha|ram[14][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][0]                                                         ; |Main|STACK:pilha|ram[12][0]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][0]                                                         ; |Main|STACK:pilha|ram[15][0]                                                         ; q                ;
; |Main|STACK:pilha|Mux7~18                                                            ; |Main|STACK:pilha|Mux7~18                                                            ; combout          ;
; |Main|STACK:pilha|ram[21][1]                                                         ; |Main|STACK:pilha|ram[21][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[25][1]                                                         ; |Main|STACK:pilha|ram[25][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][1]                                                         ; |Main|STACK:pilha|ram[17][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~0                                                             ; |Main|STACK:pilha|Mux6~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][1]                                                         ; |Main|STACK:pilha|ram[29][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~1                                                             ; |Main|STACK:pilha|Mux6~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[26][1]                                                         ; |Main|STACK:pilha|ram[26][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[22][1]                                                         ; |Main|STACK:pilha|ram[22][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][1]                                                         ; |Main|STACK:pilha|ram[18][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~2                                                             ; |Main|STACK:pilha|Mux6~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][1]                                                         ; |Main|STACK:pilha|ram[30][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~3                                                             ; |Main|STACK:pilha|Mux6~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[24][1]                                                         ; |Main|STACK:pilha|ram[24][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[20][1]                                                         ; |Main|STACK:pilha|ram[20][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][1]                                                         ; |Main|STACK:pilha|ram[16][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~4                                                             ; |Main|STACK:pilha|Mux6~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][1]                                                         ; |Main|STACK:pilha|ram[28][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~5                                                             ; |Main|STACK:pilha|Mux6~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[23][1]                                                         ; |Main|STACK:pilha|ram[23][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[27][1]                                                         ; |Main|STACK:pilha|ram[27][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][1]                                                         ; |Main|STACK:pilha|ram[19][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~7                                                             ; |Main|STACK:pilha|Mux6~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][1]                                                         ; |Main|STACK:pilha|ram[31][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~8                                                             ; |Main|STACK:pilha|Mux6~8                                                             ; combout          ;
; |Main|STACK:pilha|Mux6~9                                                             ; |Main|STACK:pilha|Mux6~9                                                             ; combout          ;
; |Main|STACK:pilha|ram[6][1]                                                          ; |Main|STACK:pilha|ram[6][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[5][1]                                                          ; |Main|STACK:pilha|ram[5][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][1]                                                          ; |Main|STACK:pilha|ram[4][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][1]                                                          ; |Main|STACK:pilha|ram[7][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[9][1]                                                          ; |Main|STACK:pilha|ram[9][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[10][1]                                                         ; |Main|STACK:pilha|ram[10][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[8][1]                                                          ; |Main|STACK:pilha|ram[8][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][1]                                                         ; |Main|STACK:pilha|ram[11][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~13                                                            ; |Main|STACK:pilha|Mux6~13                                                            ; combout          ;
; |Main|STACK:pilha|ram[1][1]                                                          ; |Main|STACK:pilha|ram[1][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[2][1]                                                          ; |Main|STACK:pilha|ram[2][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][1]                                                          ; |Main|STACK:pilha|ram[3][1]                                                          ; q                ;
; |Main|STACK:pilha|ram[14][1]                                                         ; |Main|STACK:pilha|ram[14][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[13][1]                                                         ; |Main|STACK:pilha|ram[13][1]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][1]                                                         ; |Main|STACK:pilha|ram[12][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~17                                                            ; |Main|STACK:pilha|Mux6~17                                                            ; combout          ;
; |Main|STACK:pilha|ram[15][1]                                                         ; |Main|STACK:pilha|ram[15][1]                                                         ; q                ;
; |Main|STACK:pilha|Mux6~18                                                            ; |Main|STACK:pilha|Mux6~18                                                            ; combout          ;
; |Main|STACK:pilha|ram[22][2]                                                         ; |Main|STACK:pilha|ram[22][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[26][2]                                                         ; |Main|STACK:pilha|ram[26][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][2]                                                         ; |Main|STACK:pilha|ram[18][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~0                                                             ; |Main|STACK:pilha|Mux5~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][2]                                                         ; |Main|STACK:pilha|ram[30][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~1                                                             ; |Main|STACK:pilha|Mux5~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[25][2]                                                         ; |Main|STACK:pilha|ram[25][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[21][2]                                                         ; |Main|STACK:pilha|ram[21][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][2]                                                         ; |Main|STACK:pilha|ram[17][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~2                                                             ; |Main|STACK:pilha|Mux5~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][2]                                                         ; |Main|STACK:pilha|ram[29][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~3                                                             ; |Main|STACK:pilha|Mux5~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[20][2]                                                         ; |Main|STACK:pilha|ram[20][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[24][2]                                                         ; |Main|STACK:pilha|ram[24][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][2]                                                         ; |Main|STACK:pilha|ram[16][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~4                                                             ; |Main|STACK:pilha|Mux5~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][2]                                                         ; |Main|STACK:pilha|ram[28][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~5                                                             ; |Main|STACK:pilha|Mux5~5                                                             ; combout          ;
; |Main|STACK:pilha|Mux5~6                                                             ; |Main|STACK:pilha|Mux5~6                                                             ; combout          ;
; |Main|STACK:pilha|ram[27][2]                                                         ; |Main|STACK:pilha|ram[27][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[23][2]                                                         ; |Main|STACK:pilha|ram[23][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][2]                                                         ; |Main|STACK:pilha|ram[19][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~7                                                             ; |Main|STACK:pilha|Mux5~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][2]                                                         ; |Main|STACK:pilha|ram[31][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~8                                                             ; |Main|STACK:pilha|Mux5~8                                                             ; combout          ;
; |Main|STACK:pilha|Mux5~9                                                             ; |Main|STACK:pilha|Mux5~9                                                             ; combout          ;
; |Main|STACK:pilha|ram[10][2]                                                         ; |Main|STACK:pilha|ram[10][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[9][2]                                                          ; |Main|STACK:pilha|ram[9][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[8][2]                                                          ; |Main|STACK:pilha|ram[8][2]                                                          ; q                ;
; |Main|STACK:pilha|Mux5~10                                                            ; |Main|STACK:pilha|Mux5~10                                                            ; combout          ;
; |Main|STACK:pilha|ram[11][2]                                                         ; |Main|STACK:pilha|ram[11][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~11                                                            ; |Main|STACK:pilha|Mux5~11                                                            ; combout          ;
; |Main|STACK:pilha|ram[5][2]                                                          ; |Main|STACK:pilha|ram[5][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[6][2]                                                          ; |Main|STACK:pilha|ram[6][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][2]                                                          ; |Main|STACK:pilha|ram[4][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][2]                                                          ; |Main|STACK:pilha|ram[7][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[2][2]                                                          ; |Main|STACK:pilha|ram[2][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][2]                                                          ; |Main|STACK:pilha|ram[3][2]                                                          ; q                ;
; |Main|STACK:pilha|ram[13][2]                                                         ; |Main|STACK:pilha|ram[13][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[14][2]                                                         ; |Main|STACK:pilha|ram[14][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][2]                                                         ; |Main|STACK:pilha|ram[12][2]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][2]                                                         ; |Main|STACK:pilha|ram[15][2]                                                         ; q                ;
; |Main|STACK:pilha|Mux5~18                                                            ; |Main|STACK:pilha|Mux5~18                                                            ; combout          ;
; |Main|STACK:pilha|ram[21][3]                                                         ; |Main|STACK:pilha|ram[21][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[25][3]                                                         ; |Main|STACK:pilha|ram[25][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][3]                                                         ; |Main|STACK:pilha|ram[17][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~0                                                             ; |Main|STACK:pilha|Mux4~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][3]                                                         ; |Main|STACK:pilha|ram[29][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~1                                                             ; |Main|STACK:pilha|Mux4~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[26][3]                                                         ; |Main|STACK:pilha|ram[26][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[22][3]                                                         ; |Main|STACK:pilha|ram[22][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][3]                                                         ; |Main|STACK:pilha|ram[18][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~2                                                             ; |Main|STACK:pilha|Mux4~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][3]                                                         ; |Main|STACK:pilha|ram[30][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~3                                                             ; |Main|STACK:pilha|Mux4~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[24][3]                                                         ; |Main|STACK:pilha|ram[24][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[20][3]                                                         ; |Main|STACK:pilha|ram[20][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][3]                                                         ; |Main|STACK:pilha|ram[16][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~4                                                             ; |Main|STACK:pilha|Mux4~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][3]                                                         ; |Main|STACK:pilha|ram[28][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~5                                                             ; |Main|STACK:pilha|Mux4~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[23][3]                                                         ; |Main|STACK:pilha|ram[23][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[27][3]                                                         ; |Main|STACK:pilha|ram[27][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][3]                                                         ; |Main|STACK:pilha|ram[19][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~7                                                             ; |Main|STACK:pilha|Mux4~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][3]                                                         ; |Main|STACK:pilha|ram[31][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~8                                                             ; |Main|STACK:pilha|Mux4~8                                                             ; combout          ;
; |Main|STACK:pilha|Mux4~9                                                             ; |Main|STACK:pilha|Mux4~9                                                             ; combout          ;
; |Main|STACK:pilha|ram[6][3]                                                          ; |Main|STACK:pilha|ram[6][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[5][3]                                                          ; |Main|STACK:pilha|ram[5][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][3]                                                          ; |Main|STACK:pilha|ram[4][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][3]                                                          ; |Main|STACK:pilha|ram[7][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[9][3]                                                          ; |Main|STACK:pilha|ram[9][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[10][3]                                                         ; |Main|STACK:pilha|ram[10][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[8][3]                                                          ; |Main|STACK:pilha|ram[8][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][3]                                                         ; |Main|STACK:pilha|ram[11][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~13                                                            ; |Main|STACK:pilha|Mux4~13                                                            ; combout          ;
; |Main|STACK:pilha|ram[1][3]                                                          ; |Main|STACK:pilha|ram[1][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[2][3]                                                          ; |Main|STACK:pilha|ram[2][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][3]                                                          ; |Main|STACK:pilha|ram[0][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][3]                                                          ; |Main|STACK:pilha|ram[3][3]                                                          ; q                ;
; |Main|STACK:pilha|ram[14][3]                                                         ; |Main|STACK:pilha|ram[14][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[13][3]                                                         ; |Main|STACK:pilha|ram[13][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][3]                                                         ; |Main|STACK:pilha|ram[12][3]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][3]                                                         ; |Main|STACK:pilha|ram[15][3]                                                         ; q                ;
; |Main|STACK:pilha|Mux4~18                                                            ; |Main|STACK:pilha|Mux4~18                                                            ; combout          ;
; |Main|STACK:pilha|ram[22][4]                                                         ; |Main|STACK:pilha|ram[22][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[26][4]                                                         ; |Main|STACK:pilha|ram[26][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][4]                                                         ; |Main|STACK:pilha|ram[18][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~0                                                             ; |Main|STACK:pilha|Mux3~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][4]                                                         ; |Main|STACK:pilha|ram[30][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~1                                                             ; |Main|STACK:pilha|Mux3~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[25][4]                                                         ; |Main|STACK:pilha|ram[25][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[21][4]                                                         ; |Main|STACK:pilha|ram[21][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][4]                                                         ; |Main|STACK:pilha|ram[17][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~2                                                             ; |Main|STACK:pilha|Mux3~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][4]                                                         ; |Main|STACK:pilha|ram[29][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~3                                                             ; |Main|STACK:pilha|Mux3~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[20][4]                                                         ; |Main|STACK:pilha|ram[20][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[24][4]                                                         ; |Main|STACK:pilha|ram[24][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][4]                                                         ; |Main|STACK:pilha|ram[16][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~4                                                             ; |Main|STACK:pilha|Mux3~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][4]                                                         ; |Main|STACK:pilha|ram[28][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~5                                                             ; |Main|STACK:pilha|Mux3~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[27][4]                                                         ; |Main|STACK:pilha|ram[27][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[23][4]                                                         ; |Main|STACK:pilha|ram[23][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][4]                                                         ; |Main|STACK:pilha|ram[19][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~7                                                             ; |Main|STACK:pilha|Mux3~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][4]                                                         ; |Main|STACK:pilha|ram[31][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~8                                                             ; |Main|STACK:pilha|Mux3~8                                                             ; combout          ;
; |Main|STACK:pilha|ram[10][4]                                                         ; |Main|STACK:pilha|ram[10][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[9][4]                                                          ; |Main|STACK:pilha|ram[9][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[8][4]                                                          ; |Main|STACK:pilha|ram[8][4]                                                          ; q                ;
; |Main|STACK:pilha|Mux3~10                                                            ; |Main|STACK:pilha|Mux3~10                                                            ; combout          ;
; |Main|STACK:pilha|ram[11][4]                                                         ; |Main|STACK:pilha|ram[11][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~11                                                            ; |Main|STACK:pilha|Mux3~11                                                            ; combout          ;
; |Main|STACK:pilha|ram[5][4]                                                          ; |Main|STACK:pilha|ram[5][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[6][4]                                                          ; |Main|STACK:pilha|ram[6][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][4]                                                          ; |Main|STACK:pilha|ram[4][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][4]                                                          ; |Main|STACK:pilha|ram[7][4]                                                          ; q                ;
; |Main|STACK:pilha|Mux3~13                                                            ; |Main|STACK:pilha|Mux3~13                                                            ; combout          ;
; |Main|STACK:pilha|ram[2][4]                                                          ; |Main|STACK:pilha|ram[2][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[1][4]                                                          ; |Main|STACK:pilha|ram[1][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][4]                                                          ; |Main|STACK:pilha|ram[0][4]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][4]                                                          ; |Main|STACK:pilha|ram[3][4]                                                          ; q                ;
; |Main|STACK:pilha|Mux3~15                                                            ; |Main|STACK:pilha|Mux3~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux3~16                                                            ; |Main|STACK:pilha|Mux3~16                                                            ; combout          ;
; |Main|STACK:pilha|ram[13][4]                                                         ; |Main|STACK:pilha|ram[13][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[14][4]                                                         ; |Main|STACK:pilha|ram[14][4]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][4]                                                         ; |Main|STACK:pilha|ram[12][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~17                                                            ; |Main|STACK:pilha|Mux3~17                                                            ; combout          ;
; |Main|STACK:pilha|ram[15][4]                                                         ; |Main|STACK:pilha|ram[15][4]                                                         ; q                ;
; |Main|STACK:pilha|Mux3~18                                                            ; |Main|STACK:pilha|Mux3~18                                                            ; combout          ;
; |Main|STACK:pilha|Mux3~19                                                            ; |Main|STACK:pilha|Mux3~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux3~20                                                            ; |Main|STACK:pilha|Mux3~20                                                            ; combout          ;
; |Main|STACK:pilha|ram[21][5]                                                         ; |Main|STACK:pilha|ram[21][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[25][5]                                                         ; |Main|STACK:pilha|ram[25][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][5]                                                         ; |Main|STACK:pilha|ram[17][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~0                                                             ; |Main|STACK:pilha|Mux2~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][5]                                                         ; |Main|STACK:pilha|ram[29][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~1                                                             ; |Main|STACK:pilha|Mux2~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[26][5]                                                         ; |Main|STACK:pilha|ram[26][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[22][5]                                                         ; |Main|STACK:pilha|ram[22][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][5]                                                         ; |Main|STACK:pilha|ram[18][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~2                                                             ; |Main|STACK:pilha|Mux2~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][5]                                                         ; |Main|STACK:pilha|ram[30][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~3                                                             ; |Main|STACK:pilha|Mux2~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[24][5]                                                         ; |Main|STACK:pilha|ram[24][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[20][5]                                                         ; |Main|STACK:pilha|ram[20][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][5]                                                         ; |Main|STACK:pilha|ram[16][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~4                                                             ; |Main|STACK:pilha|Mux2~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][5]                                                         ; |Main|STACK:pilha|ram[28][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~5                                                             ; |Main|STACK:pilha|Mux2~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[23][5]                                                         ; |Main|STACK:pilha|ram[23][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[27][5]                                                         ; |Main|STACK:pilha|ram[27][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][5]                                                         ; |Main|STACK:pilha|ram[19][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~7                                                             ; |Main|STACK:pilha|Mux2~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][5]                                                         ; |Main|STACK:pilha|ram[31][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~8                                                             ; |Main|STACK:pilha|Mux2~8                                                             ; combout          ;
; |Main|STACK:pilha|ram[6][5]                                                          ; |Main|STACK:pilha|ram[6][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[5][5]                                                          ; |Main|STACK:pilha|ram[5][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][5]                                                          ; |Main|STACK:pilha|ram[4][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][5]                                                          ; |Main|STACK:pilha|ram[7][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[9][5]                                                          ; |Main|STACK:pilha|ram[9][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[10][5]                                                         ; |Main|STACK:pilha|ram[10][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[8][5]                                                          ; |Main|STACK:pilha|ram[8][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][5]                                                         ; |Main|STACK:pilha|ram[11][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[1][5]                                                          ; |Main|STACK:pilha|ram[1][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[2][5]                                                          ; |Main|STACK:pilha|ram[2][5]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][5]                                                          ; |Main|STACK:pilha|ram[0][5]                                                          ; q                ;
; |Main|STACK:pilha|Mux2~14                                                            ; |Main|STACK:pilha|Mux2~14                                                            ; combout          ;
; |Main|STACK:pilha|ram[3][5]                                                          ; |Main|STACK:pilha|ram[3][5]                                                          ; q                ;
; |Main|STACK:pilha|Mux2~15                                                            ; |Main|STACK:pilha|Mux2~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux2~16                                                            ; |Main|STACK:pilha|Mux2~16                                                            ; combout          ;
; |Main|STACK:pilha|ram[14][5]                                                         ; |Main|STACK:pilha|ram[14][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[13][5]                                                         ; |Main|STACK:pilha|ram[13][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][5]                                                         ; |Main|STACK:pilha|ram[12][5]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][5]                                                         ; |Main|STACK:pilha|ram[15][5]                                                         ; q                ;
; |Main|STACK:pilha|Mux2~18                                                            ; |Main|STACK:pilha|Mux2~18                                                            ; combout          ;
; |Main|STACK:pilha|Mux2~19                                                            ; |Main|STACK:pilha|Mux2~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux2~20                                                            ; |Main|STACK:pilha|Mux2~20                                                            ; combout          ;
; |Main|STACK:pilha|ram[22][6]                                                         ; |Main|STACK:pilha|ram[22][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[26][6]                                                         ; |Main|STACK:pilha|ram[26][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][6]                                                         ; |Main|STACK:pilha|ram[18][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~0                                                             ; |Main|STACK:pilha|Mux1~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][6]                                                         ; |Main|STACK:pilha|ram[30][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~1                                                             ; |Main|STACK:pilha|Mux1~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[25][6]                                                         ; |Main|STACK:pilha|ram[25][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[21][6]                                                         ; |Main|STACK:pilha|ram[21][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][6]                                                         ; |Main|STACK:pilha|ram[17][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~2                                                             ; |Main|STACK:pilha|Mux1~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][6]                                                         ; |Main|STACK:pilha|ram[29][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~3                                                             ; |Main|STACK:pilha|Mux1~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[20][6]                                                         ; |Main|STACK:pilha|ram[20][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[24][6]                                                         ; |Main|STACK:pilha|ram[24][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][6]                                                         ; |Main|STACK:pilha|ram[16][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~4                                                             ; |Main|STACK:pilha|Mux1~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][6]                                                         ; |Main|STACK:pilha|ram[28][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~5                                                             ; |Main|STACK:pilha|Mux1~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[27][6]                                                         ; |Main|STACK:pilha|ram[27][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[23][6]                                                         ; |Main|STACK:pilha|ram[23][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][6]                                                         ; |Main|STACK:pilha|ram[19][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~7                                                             ; |Main|STACK:pilha|Mux1~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][6]                                                         ; |Main|STACK:pilha|ram[31][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~8                                                             ; |Main|STACK:pilha|Mux1~8                                                             ; combout          ;
; |Main|STACK:pilha|ram[10][6]                                                         ; |Main|STACK:pilha|ram[10][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[9][6]                                                          ; |Main|STACK:pilha|ram[9][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[8][6]                                                          ; |Main|STACK:pilha|ram[8][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][6]                                                         ; |Main|STACK:pilha|ram[11][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~11                                                            ; |Main|STACK:pilha|Mux1~11                                                            ; combout          ;
; |Main|STACK:pilha|ram[5][6]                                                          ; |Main|STACK:pilha|ram[5][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[6][6]                                                          ; |Main|STACK:pilha|ram[6][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][6]                                                          ; |Main|STACK:pilha|ram[4][6]                                                          ; q                ;
; |Main|STACK:pilha|Mux1~12                                                            ; |Main|STACK:pilha|Mux1~12                                                            ; combout          ;
; |Main|STACK:pilha|ram[7][6]                                                          ; |Main|STACK:pilha|ram[7][6]                                                          ; q                ;
; |Main|STACK:pilha|Mux1~13                                                            ; |Main|STACK:pilha|Mux1~13                                                            ; combout          ;
; |Main|STACK:pilha|ram[2][6]                                                          ; |Main|STACK:pilha|ram[2][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[1][6]                                                          ; |Main|STACK:pilha|ram[1][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][6]                                                          ; |Main|STACK:pilha|ram[0][6]                                                          ; q                ;
; |Main|STACK:pilha|ram[3][6]                                                          ; |Main|STACK:pilha|ram[3][6]                                                          ; q                ;
; |Main|STACK:pilha|Mux1~15                                                            ; |Main|STACK:pilha|Mux1~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux1~16                                                            ; |Main|STACK:pilha|Mux1~16                                                            ; combout          ;
; |Main|STACK:pilha|ram[13][6]                                                         ; |Main|STACK:pilha|ram[13][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[14][6]                                                         ; |Main|STACK:pilha|ram[14][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][6]                                                         ; |Main|STACK:pilha|ram[12][6]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][6]                                                         ; |Main|STACK:pilha|ram[15][6]                                                         ; q                ;
; |Main|STACK:pilha|Mux1~19                                                            ; |Main|STACK:pilha|Mux1~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux1~20                                                            ; |Main|STACK:pilha|Mux1~20                                                            ; combout          ;
; |Main|STACK:pilha|ram[21][7]                                                         ; |Main|STACK:pilha|ram[21][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[25][7]                                                         ; |Main|STACK:pilha|ram[25][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[17][7]                                                         ; |Main|STACK:pilha|ram[17][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~0                                                             ; |Main|STACK:pilha|Mux0~0                                                             ; combout          ;
; |Main|STACK:pilha|ram[29][7]                                                         ; |Main|STACK:pilha|ram[29][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~1                                                             ; |Main|STACK:pilha|Mux0~1                                                             ; combout          ;
; |Main|STACK:pilha|ram[26][7]                                                         ; |Main|STACK:pilha|ram[26][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[22][7]                                                         ; |Main|STACK:pilha|ram[22][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[18][7]                                                         ; |Main|STACK:pilha|ram[18][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~2                                                             ; |Main|STACK:pilha|Mux0~2                                                             ; combout          ;
; |Main|STACK:pilha|ram[30][7]                                                         ; |Main|STACK:pilha|ram[30][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~3                                                             ; |Main|STACK:pilha|Mux0~3                                                             ; combout          ;
; |Main|STACK:pilha|ram[24][7]                                                         ; |Main|STACK:pilha|ram[24][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[20][7]                                                         ; |Main|STACK:pilha|ram[20][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[16][7]                                                         ; |Main|STACK:pilha|ram[16][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~4                                                             ; |Main|STACK:pilha|Mux0~4                                                             ; combout          ;
; |Main|STACK:pilha|ram[28][7]                                                         ; |Main|STACK:pilha|ram[28][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~5                                                             ; |Main|STACK:pilha|Mux0~5                                                             ; combout          ;
; |Main|STACK:pilha|ram[23][7]                                                         ; |Main|STACK:pilha|ram[23][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[27][7]                                                         ; |Main|STACK:pilha|ram[27][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[19][7]                                                         ; |Main|STACK:pilha|ram[19][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~7                                                             ; |Main|STACK:pilha|Mux0~7                                                             ; combout          ;
; |Main|STACK:pilha|ram[31][7]                                                         ; |Main|STACK:pilha|ram[31][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~8                                                             ; |Main|STACK:pilha|Mux0~8                                                             ; combout          ;
; |Main|STACK:pilha|ram[6][7]                                                          ; |Main|STACK:pilha|ram[6][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[5][7]                                                          ; |Main|STACK:pilha|ram[5][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[4][7]                                                          ; |Main|STACK:pilha|ram[4][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[7][7]                                                          ; |Main|STACK:pilha|ram[7][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[9][7]                                                          ; |Main|STACK:pilha|ram[9][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[10][7]                                                         ; |Main|STACK:pilha|ram[10][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[8][7]                                                          ; |Main|STACK:pilha|ram[8][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[11][7]                                                         ; |Main|STACK:pilha|ram[11][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[1][7]                                                          ; |Main|STACK:pilha|ram[1][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[2][7]                                                          ; |Main|STACK:pilha|ram[2][7]                                                          ; q                ;
; |Main|STACK:pilha|ram[0][7]                                                          ; |Main|STACK:pilha|ram[0][7]                                                          ; q                ;
; |Main|STACK:pilha|Mux0~14                                                            ; |Main|STACK:pilha|Mux0~14                                                            ; combout          ;
; |Main|STACK:pilha|ram[3][7]                                                          ; |Main|STACK:pilha|ram[3][7]                                                          ; q                ;
; |Main|STACK:pilha|Mux0~15                                                            ; |Main|STACK:pilha|Mux0~15                                                            ; combout          ;
; |Main|STACK:pilha|Mux0~16                                                            ; |Main|STACK:pilha|Mux0~16                                                            ; combout          ;
; |Main|STACK:pilha|ram[14][7]                                                         ; |Main|STACK:pilha|ram[14][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[13][7]                                                         ; |Main|STACK:pilha|ram[13][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[12][7]                                                         ; |Main|STACK:pilha|ram[12][7]                                                         ; q                ;
; |Main|STACK:pilha|ram[15][7]                                                         ; |Main|STACK:pilha|ram[15][7]                                                         ; q                ;
; |Main|STACK:pilha|Mux0~19                                                            ; |Main|STACK:pilha|Mux0~19                                                            ; combout          ;
; |Main|STACK:pilha|Mux0~20                                                            ; |Main|STACK:pilha|Mux0~20                                                            ; combout          ;
; |Main|BRANCH:calc_branch|branch2[0]                                                  ; |Main|BRANCH:calc_branch|branch2[0]                                                  ; q                ;
; |Main|CONTROLE:control|state.leBranch3                                               ; |Main|CONTROLE:control|state.leBranch3                                               ; q                ;
; |Main|CONTROLE:control|state.leBranch4                                               ; |Main|CONTROLE:control|state.leBranch4                                               ; q                ;
; |Main|BRANCH:calc_branch|outAddr[0]~0                                                ; |Main|BRANCH:calc_branch|outAddr[0]~0                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch2[1]                                                  ; |Main|BRANCH:calc_branch|branch2[1]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[1]~1                                                ; |Main|BRANCH:calc_branch|outAddr[1]~1                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch2[2]                                                  ; |Main|BRANCH:calc_branch|branch2[2]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[2]~2                                                ; |Main|BRANCH:calc_branch|outAddr[2]~2                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[0]                                                  ; |Main|BRANCH:calc_branch|branch1[0]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[4]~3                                                ; |Main|BRANCH:calc_branch|outAddr[4]~3                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[1]                                                  ; |Main|BRANCH:calc_branch|branch1[1]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[5]~4                                                ; |Main|BRANCH:calc_branch|outAddr[5]~4                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[2]                                                  ; |Main|BRANCH:calc_branch|branch1[2]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[6]~5                                                ; |Main|BRANCH:calc_branch|outAddr[6]~5                                                ; combout          ;
; |Main|BRANCH:calc_branch|outAddr[7]~6                                                ; |Main|BRANCH:calc_branch|outAddr[7]~6                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[4]                                                  ; |Main|BRANCH:calc_branch|branch1[4]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[8]~7                                                ; |Main|BRANCH:calc_branch|outAddr[8]~7                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[5]                                                  ; |Main|BRANCH:calc_branch|branch1[5]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[9]~8                                                ; |Main|BRANCH:calc_branch|outAddr[9]~8                                                ; combout          ;
; |Main|BRANCH:calc_branch|branch1[6]                                                  ; |Main|BRANCH:calc_branch|branch1[6]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[10]~9                                               ; |Main|BRANCH:calc_branch|outAddr[10]~9                                               ; combout          ;
; |Main|BRANCH:calc_branch|branch1[7]                                                  ; |Main|BRANCH:calc_branch|branch1[7]                                                  ; q                ;
; |Main|BRANCH:calc_branch|outAddr[11]~10                                              ; |Main|BRANCH:calc_branch|outAddr[11]~10                                              ; combout          ;
; |Main|ULA:myUla|Equal2~2                                                             ; |Main|ULA:myUla|Equal2~2                                                             ; combout          ;
; |Main|ULA:myUla|Equal2~3                                                             ; |Main|ULA:myUla|Equal2~3                                                             ; combout          ;
; |Main|CONTROLE:control|jump~1                                                        ; |Main|CONTROLE:control|jump~1                                                        ; combout          ;
; |Main|CONTROLE:control|state.verificaComparacao                                      ; |Main|CONTROLE:control|state.verificaComparacao                                      ; q                ;
; |Main|CONTROLE:control|state.leBranch2                                               ; |Main|CONTROLE:control|state.leBranch2                                               ; q                ;
; |Main|CONTROLE:control|state.leBranch1                                               ; |Main|CONTROLE:control|state.leBranch1                                               ; q                ;
; |Main|CONTROLE:control|state.resetPC                                                 ; |Main|CONTROLE:control|state.resetPC                                                 ; q                ;
; |Main|CONTROLE:control|state.NOP                                                     ; |Main|CONTROLE:control|state.NOP                                                     ; q                ;
; |Main|CONTROLE:control|Equal13~0                                                     ; |Main|CONTROLE:control|Equal13~0                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~0                                                         ; |Main|STACK:pilha|Decoder0~0                                                         ; combout          ;
; |Main|STACK:pilha|ram[22][1]~256                                                     ; |Main|STACK:pilha|ram[22][1]~256                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~1                                                         ; |Main|STACK:pilha|Decoder0~1                                                         ; combout          ;
; |Main|STACK:pilha|ram[26][4]~257                                                     ; |Main|STACK:pilha|ram[26][4]~257                                                     ; combout          ;
; |Main|STACK:pilha|ram[18][2]~258                                                     ; |Main|STACK:pilha|ram[18][2]~258                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~3                                                         ; |Main|STACK:pilha|Decoder0~3                                                         ; combout          ;
; |Main|STACK:pilha|ram[30][1]~259                                                     ; |Main|STACK:pilha|ram[30][1]~259                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~4                                                         ; |Main|STACK:pilha|Decoder0~4                                                         ; combout          ;
; |Main|STACK:pilha|ram[25][7]~260                                                     ; |Main|STACK:pilha|ram[25][7]~260                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~5                                                         ; |Main|STACK:pilha|Decoder0~5                                                         ; combout          ;
; |Main|STACK:pilha|ram[21][1]~261                                                     ; |Main|STACK:pilha|ram[21][1]~261                                                     ; combout          ;
; |Main|STACK:pilha|ram[17][6]~262                                                     ; |Main|STACK:pilha|ram[17][6]~262                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~7                                                         ; |Main|STACK:pilha|Decoder0~7                                                         ; combout          ;
; |Main|STACK:pilha|ram[29][3]~263                                                     ; |Main|STACK:pilha|ram[29][3]~263                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~8                                                         ; |Main|STACK:pilha|Decoder0~8                                                         ; combout          ;
; |Main|STACK:pilha|ram[20][4]~264                                                     ; |Main|STACK:pilha|ram[20][4]~264                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~9                                                         ; |Main|STACK:pilha|Decoder0~9                                                         ; combout          ;
; |Main|STACK:pilha|ram[24][1]~265                                                     ; |Main|STACK:pilha|ram[24][1]~265                                                     ; combout          ;
; |Main|STACK:pilha|ram[16][0]~266                                                     ; |Main|STACK:pilha|ram[16][0]~266                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~11                                                        ; |Main|STACK:pilha|Decoder0~11                                                        ; combout          ;
; |Main|STACK:pilha|ram[28][5]~267                                                     ; |Main|STACK:pilha|ram[28][5]~267                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~12                                                        ; |Main|STACK:pilha|Decoder0~12                                                        ; combout          ;
; |Main|STACK:pilha|ram[27][3]~268                                                     ; |Main|STACK:pilha|ram[27][3]~268                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~13                                                        ; |Main|STACK:pilha|Decoder0~13                                                        ; combout          ;
; |Main|STACK:pilha|ram[23][1]~269                                                     ; |Main|STACK:pilha|ram[23][1]~269                                                     ; combout          ;
; |Main|STACK:pilha|ram[19][0]~270                                                     ; |Main|STACK:pilha|ram[19][0]~270                                                     ; combout          ;
; |Main|STACK:pilha|Decoder0~15                                                        ; |Main|STACK:pilha|Decoder0~15                                                        ; combout          ;
; |Main|STACK:pilha|ram[31][5]~271                                                     ; |Main|STACK:pilha|ram[31][5]~271                                                     ; combout          ;
; |Main|STACK:pilha|ram[10][6]~272                                                     ; |Main|STACK:pilha|ram[10][6]~272                                                     ; combout          ;
; |Main|STACK:pilha|ram[9][6]~273                                                      ; |Main|STACK:pilha|ram[9][6]~273                                                      ; combout          ;
; |Main|STACK:pilha|ram[8][6]~274                                                      ; |Main|STACK:pilha|ram[8][6]~274                                                      ; combout          ;
; |Main|STACK:pilha|ram[11][0]~275                                                     ; |Main|STACK:pilha|ram[11][0]~275                                                     ; combout          ;
; |Main|STACK:pilha|ram[5][4]~276                                                      ; |Main|STACK:pilha|ram[5][4]~276                                                      ; combout          ;
; |Main|STACK:pilha|ram[6][4]~277                                                      ; |Main|STACK:pilha|ram[6][4]~277                                                      ; combout          ;
; |Main|STACK:pilha|ram[4][4]~278                                                      ; |Main|STACK:pilha|ram[4][4]~278                                                      ; combout          ;
; |Main|STACK:pilha|ram[7][2]~279                                                      ; |Main|STACK:pilha|ram[7][2]~279                                                      ; combout          ;
; |Main|STACK:pilha|ram[0][4]~282                                                      ; |Main|STACK:pilha|ram[0][4]~282                                                      ; combout          ;
; |Main|STACK:pilha|ram[3][4]~283                                                      ; |Main|STACK:pilha|ram[3][4]~283                                                      ; combout          ;
; |Main|STACK:pilha|ram[13][0]~284                                                     ; |Main|STACK:pilha|ram[13][0]~284                                                     ; combout          ;
; |Main|STACK:pilha|ram[14][5]~285                                                     ; |Main|STACK:pilha|ram[14][5]~285                                                     ; combout          ;
; |Main|STACK:pilha|ram[12][2]~286                                                     ; |Main|STACK:pilha|ram[12][2]~286                                                     ; combout          ;
; |Main|STACK:pilha|ram[15][5]~287                                                     ; |Main|STACK:pilha|ram[15][5]~287                                                     ; combout          ;
; |Main|STACK:pilha|ram~384                                                            ; |Main|STACK:pilha|ram~384                                                            ; combout          ;
; |Main|STACK:pilha|ram~385                                                            ; |Main|STACK:pilha|ram~385                                                            ; combout          ;
; |Main|STACK:pilha|ram~386                                                            ; |Main|STACK:pilha|ram~386                                                            ; combout          ;
; |Main|STACK:pilha|ram~387                                                            ; |Main|STACK:pilha|ram~387                                                            ; combout          ;
; |Main|STACK:pilha|ram~388                                                            ; |Main|STACK:pilha|ram~388                                                            ; combout          ;
; |Main|STACK:pilha|ram~389                                                            ; |Main|STACK:pilha|ram~389                                                            ; combout          ;
; |Main|STACK:pilha|ram~390                                                            ; |Main|STACK:pilha|ram~390                                                            ; combout          ;
; |Main|STACK:pilha|ram~391                                                            ; |Main|STACK:pilha|ram~391                                                            ; combout          ;
; |Main|STACK:pilha|ram~392                                                            ; |Main|STACK:pilha|ram~392                                                            ; combout          ;
; |Main|STACK:pilha|ram~393                                                            ; |Main|STACK:pilha|ram~393                                                            ; combout          ;
; |Main|STACK:pilha|ram~394                                                            ; |Main|STACK:pilha|ram~394                                                            ; combout          ;
; |Main|STACK:pilha|ram~395                                                            ; |Main|STACK:pilha|ram~395                                                            ; combout          ;
; |Main|STACK:pilha|ram~396                                                            ; |Main|STACK:pilha|ram~396                                                            ; combout          ;
; |Main|STACK:pilha|ram~397                                                            ; |Main|STACK:pilha|ram~397                                                            ; combout          ;
; |Main|STACK:pilha|ram~398                                                            ; |Main|STACK:pilha|ram~398                                                            ; combout          ;
; |Main|STACK:pilha|ram~399                                                            ; |Main|STACK:pilha|ram~399                                                            ; combout          ;
; |Main|STACK:pilha|ram~400                                                            ; |Main|STACK:pilha|ram~400                                                            ; combout          ;
; |Main|STACK:pilha|ram~401                                                            ; |Main|STACK:pilha|ram~401                                                            ; combout          ;
; |Main|STACK:pilha|ram~402                                                            ; |Main|STACK:pilha|ram~402                                                            ; combout          ;
; |Main|STACK:pilha|ram~403                                                            ; |Main|STACK:pilha|ram~403                                                            ; combout          ;
; |Main|STACK:pilha|ram~404                                                            ; |Main|STACK:pilha|ram~404                                                            ; combout          ;
; |Main|STACK:pilha|ram~405                                                            ; |Main|STACK:pilha|ram~405                                                            ; combout          ;
; |Main|STACK:pilha|ram~406                                                            ; |Main|STACK:pilha|ram~406                                                            ; combout          ;
; |Main|STACK:pilha|ram~407                                                            ; |Main|STACK:pilha|ram~407                                                            ; combout          ;
; |Main|STACK:pilha|ram~408                                                            ; |Main|STACK:pilha|ram~408                                                            ; combout          ;
; |Main|STACK:pilha|ram~409                                                            ; |Main|STACK:pilha|ram~409                                                            ; combout          ;
; |Main|STACK:pilha|ram~410                                                            ; |Main|STACK:pilha|ram~410                                                            ; combout          ;
; |Main|STACK:pilha|ram~411                                                            ; |Main|STACK:pilha|ram~411                                                            ; combout          ;
; |Main|STACK:pilha|ram~412                                                            ; |Main|STACK:pilha|ram~412                                                            ; combout          ;
; |Main|STACK:pilha|ram~413                                                            ; |Main|STACK:pilha|ram~413                                                            ; combout          ;
; |Main|STACK:pilha|ram~414                                                            ; |Main|STACK:pilha|ram~414                                                            ; combout          ;
; |Main|STACK:pilha|ram~415                                                            ; |Main|STACK:pilha|ram~415                                                            ; combout          ;
; |Main|BRANCH:calc_branch|branch2[0]~0                                                ; |Main|BRANCH:calc_branch|branch2[0]~0                                                ; combout          ;
; |Main|CONTROLE:control|Equal2~0                                                      ; |Main|CONTROLE:control|Equal2~0                                                      ; combout          ;
; |Main|CONTROLE:control|cont_operandos[1]                                             ; |Main|CONTROLE:control|cont_operandos[1]                                             ; q                ;
; |Main|CONTROLE:control|state~28                                                      ; |Main|CONTROLE:control|state~28                                                      ; combout          ;
; |Main|CONTROLE:control|state~29                                                      ; |Main|CONTROLE:control|state~29                                                      ; combout          ;
; |Main|CONTROLE:control|state~30                                                      ; |Main|CONTROLE:control|state~30                                                      ; combout          ;
; |Main|CONTROLE:control|cont_salto                                                    ; |Main|CONTROLE:control|cont_salto                                                    ; q                ;
; |Main|CONTROLE:control|state~32                                                      ; |Main|CONTROLE:control|state~32                                                      ; combout          ;
; |Main|CONTROLE:control|state~44                                                      ; |Main|CONTROLE:control|state~44                                                      ; combout          ;
; |Main|CONTROLE:control|state~46                                                      ; |Main|CONTROLE:control|state~46                                                      ; combout          ;
; |Main|CONTROLE:control|state~47                                                      ; |Main|CONTROLE:control|state~47                                                      ; combout          ;
; |Main|CONTROLE:control|state~55                                                      ; |Main|CONTROLE:control|state~55                                                      ; combout          ;
; |Main|CONTROLE:control|cont_operandos[1]~3                                           ; |Main|CONTROLE:control|cont_operandos[1]~3                                           ; combout          ;
; |Main|CONTROLE:control|cont_operandos[1]~5                                           ; |Main|CONTROLE:control|cont_operandos[1]~5                                           ; combout          ;
; |Main|CONTROLE:control|cont_salto~0                                                  ; |Main|CONTROLE:control|cont_salto~0                                                  ; combout          ;
; |Main|CONTROLE:control|cont_salto~1                                                  ; |Main|CONTROLE:control|cont_salto~1                                                  ; combout          ;
; |Main|CONTROLE:control|cont_salto~2                                                  ; |Main|CONTROLE:control|cont_salto~2                                                  ; combout          ;
; |Main|CONTROLE:control|cont_salto~4                                                  ; |Main|CONTROLE:control|cont_salto~4                                                  ; combout          ;
; |Main|CONTROLE:control|cont_salto~5                                                  ; |Main|CONTROLE:control|cont_salto~5                                                  ; combout          ;
; |Main|STACK:pilha|ram[22][1]~417                                                     ; |Main|STACK:pilha|ram[22][1]~417                                                     ; combout          ;
; |Main|STACK:pilha|ram[26][4]~419                                                     ; |Main|STACK:pilha|ram[26][4]~419                                                     ; combout          ;
; |Main|STACK:pilha|ram[18][2]~421                                                     ; |Main|STACK:pilha|ram[18][2]~421                                                     ; combout          ;
; |Main|STACK:pilha|ram[30][1]~423                                                     ; |Main|STACK:pilha|ram[30][1]~423                                                     ; combout          ;
; |Main|STACK:pilha|ram[25][7]~425                                                     ; |Main|STACK:pilha|ram[25][7]~425                                                     ; combout          ;
; |Main|STACK:pilha|ram[21][1]~427                                                     ; |Main|STACK:pilha|ram[21][1]~427                                                     ; combout          ;
; |Main|STACK:pilha|ram[17][6]~429                                                     ; |Main|STACK:pilha|ram[17][6]~429                                                     ; combout          ;
; |Main|STACK:pilha|ram[29][3]~431                                                     ; |Main|STACK:pilha|ram[29][3]~431                                                     ; combout          ;
; |Main|STACK:pilha|ram[20][4]~433                                                     ; |Main|STACK:pilha|ram[20][4]~433                                                     ; combout          ;
; |Main|STACK:pilha|ram[24][1]~435                                                     ; |Main|STACK:pilha|ram[24][1]~435                                                     ; combout          ;
; |Main|STACK:pilha|ram[16][0]~437                                                     ; |Main|STACK:pilha|ram[16][0]~437                                                     ; combout          ;
; |Main|STACK:pilha|ram[28][5]~439                                                     ; |Main|STACK:pilha|ram[28][5]~439                                                     ; combout          ;
; |Main|STACK:pilha|ram[27][3]~441                                                     ; |Main|STACK:pilha|ram[27][3]~441                                                     ; combout          ;
; |Main|STACK:pilha|ram[23][1]~443                                                     ; |Main|STACK:pilha|ram[23][1]~443                                                     ; combout          ;
; |Main|STACK:pilha|ram[19][0]~445                                                     ; |Main|STACK:pilha|ram[19][0]~445                                                     ; combout          ;
; |Main|STACK:pilha|ram[31][5]~447                                                     ; |Main|STACK:pilha|ram[31][5]~447                                                     ; combout          ;
; |Main|STACK:pilha|ram[10][6]~449                                                     ; |Main|STACK:pilha|ram[10][6]~449                                                     ; combout          ;
; |Main|STACK:pilha|ram[9][6]~451                                                      ; |Main|STACK:pilha|ram[9][6]~451                                                      ; combout          ;
; |Main|STACK:pilha|ram[8][6]~453                                                      ; |Main|STACK:pilha|ram[8][6]~453                                                      ; combout          ;
; |Main|STACK:pilha|ram[11][0]~455                                                     ; |Main|STACK:pilha|ram[11][0]~455                                                     ; combout          ;
; |Main|STACK:pilha|ram[5][4]~457                                                      ; |Main|STACK:pilha|ram[5][4]~457                                                      ; combout          ;
; |Main|STACK:pilha|ram[6][4]~459                                                      ; |Main|STACK:pilha|ram[6][4]~459                                                      ; combout          ;
; |Main|STACK:pilha|ram[4][4]~461                                                      ; |Main|STACK:pilha|ram[4][4]~461                                                      ; combout          ;
; |Main|STACK:pilha|ram[7][2]~463                                                      ; |Main|STACK:pilha|ram[7][2]~463                                                      ; combout          ;
; |Main|STACK:pilha|ram[3][4]~471                                                      ; |Main|STACK:pilha|ram[3][4]~471                                                      ; combout          ;
; |Main|STACK:pilha|ram[13][0]~473                                                     ; |Main|STACK:pilha|ram[13][0]~473                                                     ; combout          ;
; |Main|STACK:pilha|ram[14][5]~475                                                     ; |Main|STACK:pilha|ram[14][5]~475                                                     ; combout          ;
; |Main|STACK:pilha|ram[12][2]~477                                                     ; |Main|STACK:pilha|ram[12][2]~477                                                     ; combout          ;
; |Main|STACK:pilha|ram[15][5]~479                                                     ; |Main|STACK:pilha|ram[15][5]~479                                                     ; combout          ;
; |Main|~GND                                                                           ; |Main|~GND                                                                           ; combout          ;
; |Main|pc_counter[3]~output                                                           ; |Main|pc_counter[3]~output                                                           ; o                ;
; |Main|pc_counter[3]                                                                  ; |Main|pc_counter[3]                                                                  ; padout           ;
; |Main|pc_counter[4]~output                                                           ; |Main|pc_counter[4]~output                                                           ; o                ;
; |Main|pc_counter[4]                                                                  ; |Main|pc_counter[4]                                                                  ; padout           ;
; |Main|pc_counter[5]~output                                                           ; |Main|pc_counter[5]~output                                                           ; o                ;
; |Main|pc_counter[5]                                                                  ; |Main|pc_counter[5]                                                                  ; padout           ;
; |Main|pc_counter[6]~output                                                           ; |Main|pc_counter[6]~output                                                           ; o                ;
; |Main|pc_counter[6]                                                                  ; |Main|pc_counter[6]                                                                  ; padout           ;
; |Main|pc_counter[7]~output                                                           ; |Main|pc_counter[7]~output                                                           ; o                ;
; |Main|pc_counter[7]                                                                  ; |Main|pc_counter[7]                                                                  ; padout           ;
; |Main|pc_counter[8]~output                                                           ; |Main|pc_counter[8]~output                                                           ; o                ;
; |Main|pc_counter[8]                                                                  ; |Main|pc_counter[8]                                                                  ; padout           ;
; |Main|pc_counter[9]~output                                                           ; |Main|pc_counter[9]~output                                                           ; o                ;
; |Main|pc_counter[9]                                                                  ; |Main|pc_counter[9]                                                                  ; padout           ;
; |Main|pc_counter[10]~output                                                          ; |Main|pc_counter[10]~output                                                          ; o                ;
; |Main|pc_counter[10]                                                                 ; |Main|pc_counter[10]                                                                 ; padout           ;
; |Main|pc_counter[11]~output                                                          ; |Main|pc_counter[11]~output                                                          ; o                ;
; |Main|pc_counter[11]                                                                 ; |Main|pc_counter[11]                                                                 ; padout           ;
; |Main|data_out[3]~output                                                             ; |Main|data_out[3]~output                                                             ; o                ;
; |Main|data_out[3]                                                                    ; |Main|data_out[3]                                                                    ; padout           ;
; |Main|data_out[7]~output                                                             ; |Main|data_out[7]~output                                                             ; o                ;
; |Main|data_out[7]                                                                    ; |Main|data_out[7]                                                                    ; padout           ;
; |Main|stack_in[3]~output                                                             ; |Main|stack_in[3]~output                                                             ; o                ;
; |Main|stack_in[3]                                                                    ; |Main|stack_in[3]                                                                    ; padout           ;
; |Main|stack_in[7]~output                                                             ; |Main|stack_in[7]~output                                                             ; o                ;
; |Main|stack_in[7]                                                                    ; |Main|stack_in[7]                                                                    ; padout           ;
; |Main|stack_out[4]~output                                                            ; |Main|stack_out[4]~output                                                            ; o                ;
; |Main|stack_out[4]                                                                   ; |Main|stack_out[4]                                                                   ; padout           ;
; |Main|stack_out[5]~output                                                            ; |Main|stack_out[5]~output                                                            ; o                ;
; |Main|stack_out[5]                                                                   ; |Main|stack_out[5]                                                                   ; padout           ;
; |Main|stack_out[6]~output                                                            ; |Main|stack_out[6]~output                                                            ; o                ;
; |Main|stack_out[6]                                                                   ; |Main|stack_out[6]                                                                   ; padout           ;
; |Main|stack_out[7]~output                                                            ; |Main|stack_out[7]~output                                                            ; o                ;
; |Main|stack_out[7]                                                                   ; |Main|stack_out[7]                                                                   ; padout           ;
; |Main|a[0]~output                                                                    ; |Main|a[0]~output                                                                    ; o                ;
; |Main|a[0]                                                                           ; |Main|a[0]                                                                           ; padout           ;
; |Main|a[1]~output                                                                    ; |Main|a[1]~output                                                                    ; o                ;
; |Main|a[1]                                                                           ; |Main|a[1]                                                                           ; padout           ;
; |Main|a[2]~output                                                                    ; |Main|a[2]~output                                                                    ; o                ;
; |Main|a[2]                                                                           ; |Main|a[2]                                                                           ; padout           ;
; |Main|a[3]~output                                                                    ; |Main|a[3]~output                                                                    ; o                ;
; |Main|a[3]                                                                           ; |Main|a[3]                                                                           ; padout           ;
; |Main|a[4]~output                                                                    ; |Main|a[4]~output                                                                    ; o                ;
; |Main|a[4]                                                                           ; |Main|a[4]                                                                           ; padout           ;
; |Main|a[5]~output                                                                    ; |Main|a[5]~output                                                                    ; o                ;
; |Main|a[5]                                                                           ; |Main|a[5]                                                                           ; padout           ;
; |Main|a[6]~output                                                                    ; |Main|a[6]~output                                                                    ; o                ;
; |Main|a[6]                                                                           ; |Main|a[6]                                                                           ; padout           ;
; |Main|a[7]~output                                                                    ; |Main|a[7]~output                                                                    ; o                ;
; |Main|a[7]                                                                           ; |Main|a[7]                                                                           ; padout           ;
; |Main|b[0]~output                                                                    ; |Main|b[0]~output                                                                    ; o                ;
; |Main|b[0]                                                                           ; |Main|b[0]                                                                           ; padout           ;
; |Main|b[1]~output                                                                    ; |Main|b[1]~output                                                                    ; o                ;
; |Main|b[1]                                                                           ; |Main|b[1]                                                                           ; padout           ;
; |Main|b[3]~output                                                                    ; |Main|b[3]~output                                                                    ; o                ;
; |Main|b[3]                                                                           ; |Main|b[3]                                                                           ; padout           ;
; |Main|b[4]~output                                                                    ; |Main|b[4]~output                                                                    ; o                ;
; |Main|b[4]                                                                           ; |Main|b[4]                                                                           ; padout           ;
; |Main|b[5]~output                                                                    ; |Main|b[5]~output                                                                    ; o                ;
; |Main|b[5]                                                                           ; |Main|b[5]                                                                           ; padout           ;
; |Main|b[6]~output                                                                    ; |Main|b[6]~output                                                                    ; o                ;
; |Main|b[6]                                                                           ; |Main|b[6]                                                                           ; padout           ;
; |Main|b[7]~output                                                                    ; |Main|b[7]~output                                                                    ; o                ;
; |Main|b[7]                                                                           ; |Main|b[7]                                                                           ; padout           ;
; |Main|out_addr[0]~output                                                             ; |Main|out_addr[0]~output                                                             ; o                ;
; |Main|out_addr[0]                                                                    ; |Main|out_addr[0]                                                                    ; padout           ;
; |Main|out_addr[1]~output                                                             ; |Main|out_addr[1]~output                                                             ; o                ;
; |Main|out_addr[1]                                                                    ; |Main|out_addr[1]                                                                    ; padout           ;
; |Main|out_addr[2]~output                                                             ; |Main|out_addr[2]~output                                                             ; o                ;
; |Main|out_addr[2]                                                                    ; |Main|out_addr[2]                                                                    ; padout           ;
; |Main|out_addr[3]~output                                                             ; |Main|out_addr[3]~output                                                             ; o                ;
; |Main|out_addr[3]                                                                    ; |Main|out_addr[3]                                                                    ; padout           ;
; |Main|out_addr[4]~output                                                             ; |Main|out_addr[4]~output                                                             ; o                ;
; |Main|out_addr[4]                                                                    ; |Main|out_addr[4]                                                                    ; padout           ;
; |Main|out_addr[5]~output                                                             ; |Main|out_addr[5]~output                                                             ; o                ;
; |Main|out_addr[5]                                                                    ; |Main|out_addr[5]                                                                    ; padout           ;
; |Main|out_addr[6]~output                                                             ; |Main|out_addr[6]~output                                                             ; o                ;
; |Main|out_addr[6]                                                                    ; |Main|out_addr[6]                                                                    ; padout           ;
; |Main|out_addr[7]~output                                                             ; |Main|out_addr[7]~output                                                             ; o                ;
; |Main|out_addr[7]                                                                    ; |Main|out_addr[7]                                                                    ; padout           ;
; |Main|out_addr[8]~output                                                             ; |Main|out_addr[8]~output                                                             ; o                ;
; |Main|out_addr[8]                                                                    ; |Main|out_addr[8]                                                                    ; padout           ;
; |Main|out_addr[9]~output                                                             ; |Main|out_addr[9]~output                                                             ; o                ;
; |Main|out_addr[9]                                                                    ; |Main|out_addr[9]                                                                    ; padout           ;
; |Main|out_addr[10]~output                                                            ; |Main|out_addr[10]~output                                                            ; o                ;
; |Main|out_addr[10]                                                                   ; |Main|out_addr[10]                                                                   ; padout           ;
; |Main|out_addr[11]~output                                                            ; |Main|out_addr[11]~output                                                            ; o                ;
; |Main|out_addr[11]                                                                   ; |Main|out_addr[11]                                                                   ; padout           ;
; |Main|maior~output                                                                   ; |Main|maior~output                                                                   ; o                ;
; |Main|maior                                                                          ; |Main|maior                                                                          ; padout           ;
; |Main|rst_externo~input                                                              ; |Main|rst_externo~input                                                              ; o                ;
; |Main|rst_externo                                                                    ; |Main|rst_externo                                                                    ; padout           ;
; |Main|rst_externo~inputclkctrl                                                       ; |Main|rst_externo~inputclkctrl                                                       ; outclk           ;
; |Main|RAM:mem|addr_reg[5]~feeder                                                     ; |Main|RAM:mem|addr_reg[5]~feeder                                                     ; combout          ;
; |Main|RAM:mem|addr_reg[6]~feeder                                                     ; |Main|RAM:mem|addr_reg[6]~feeder                                                     ; combout          ;
; |Main|RAM:mem|addr_reg[7]~feeder                                                     ; |Main|RAM:mem|addr_reg[7]~feeder                                                     ; combout          ;
; |Main|RAM:mem|addr_reg[9]~feeder                                                     ; |Main|RAM:mem|addr_reg[9]~feeder                                                     ; combout          ;
; |Main|RAM:mem|addr_reg[10]~feeder                                                    ; |Main|RAM:mem|addr_reg[10]~feeder                                                    ; combout          ;
; |Main|RAM:mem|addr_reg[11]~feeder                                                    ; |Main|RAM:mem|addr_reg[11]~feeder                                                    ; combout          ;
; |Main|STACK:pilha|ram[23][3]~feeder                                                  ; |Main|STACK:pilha|ram[23][3]~feeder                                                  ; combout          ;
; |Main|STACK:pilha|ram[2][3]~feeder                                                   ; |Main|STACK:pilha|ram[2][3]~feeder                                                   ; combout          ;
; |Main|STACK:pilha|ram[14][3]~feeder                                                  ; |Main|STACK:pilha|ram[14][3]~feeder                                                  ; combout          ;
; |Main|STACK:pilha|ram[13][3]~feeder                                                  ; |Main|STACK:pilha|ram[13][3]~feeder                                                  ; combout          ;
; |Main|STACK:pilha|ram[26][3]~feeder                                                  ; |Main|STACK:pilha|ram[26][3]~feeder                                                  ; combout          ;
; |Main|STACK:pilha|ram[1][3]~feeder                                                   ; |Main|STACK:pilha|ram[1][3]~feeder                                                   ; combout          ;
; |Main|STACK:pilha|ram[25][3]~feeder                                                  ; |Main|STACK:pilha|ram[25][3]~feeder                                                  ; combout          ;
; |Main|STACK:pilha|ram[22][3]~feeder                                                  ; |Main|STACK:pilha|ram[22][3]~feeder                                                  ; combout          ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 24 21:13:28 2018
Info: Command: quartus_sim --simulation_results_format=VWF Java -c Java
Info (324025): Using vector source file "/home/hime/Documentos/Java/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      41.10 %
Info (328052): Number of transitions in simulation is 4612
Info (324045): Vector file Java.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 291 megabytes
    Info: Processing ended: Wed Oct 24 21:13:30 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


