xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Sep 21, 2025 at 04:58:30 EDT
xrun
	+xm64bit
	-sv
	-f ../02_sim/flist.f
		../00_src_wave/lfsr.sv
		../00_src_wave/sine_gen.sv
		../00_src_wave/noise_gen.sv
		../00_src_wave/single_port_RAM.sv
		../00_src_wave/wave_rec.sv
		../00_src/fir_sym_trans.sv
		../00_src/fir_top.sv
		../00_src_wave/codec_data.sv
		../00_src_wave/sin_gen_test.sv
		../01_tb/dac_tb.sv
	-timescale 1ns/1ns
	+ntb_random_seed=automatic
	+access+rcw

   User defined plus("+") options:
	+ntb_random_seed=automatic

Recompiling... reason: file '../00_src_wave/codec_data.sv' is newer than expected.
	expected: Sun Sep 21 04:30:56 2025
	actual:   Sun Sep 21 04:58:05 2025
file: ../00_src_wave/codec_data.sv
	module worklib.codec_data:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		sine_gen
		wave_rec
		fir_top
		dac_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
        .i_phase_step('d0), 
                        |
xmelab: *W,CUVMPW (../01_tb/dac_tb.sv,42|24): port sizes differ in port connection(32/16) for the instance(dac_tb) .
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.codec_data:sv <0x76edc587>
			streams:  11, words:  7965
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                13      11
		Registers:              78      72
		Scalar wires:           36       -
		Vectored wires:         45       -
		Always blocks:          22      20
		Initial blocks:          7       5
		Final blocks:            1       1
		Cont. assignments:      24      22
		Pseudo assignments:     30      30
		Simulation timescale:  1ns
	Writing initial simulation snapshot: worklib.sine_gen:sv
Loading snapshot worklib.sine_gen:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,RMEMNOF: $readmem error: open failed on file "../04_fir_cof/sine_wave.txt".
            File: ../00_src_wave/single_port_RAM.sv, line = 16, pos = 34
           Scope: sine_gen.sine_RAM
            Time: 0 FS + 0

Simulation complete via $finish(1) at time 500060 NS + 0
../01_tb/dac_tb.sv:120         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Sep 21, 2025 at 04:58:32 EDT  (total: 00:00:02)
