 Timing Path to c_reg[61]/D 
  
 Path Start Point : a[0] 
 Path End Point   : c_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Fall  0.2000 0.0000 0.7070 0        0.77983  0.77983           1       55.5903  c             | 
|    drc_ipo_c56/A            CLKBUF_X1 Fall  0.2000 0.0000 0.7070          0.699202                                                  | 
|    drc_ipo_c56/Z            CLKBUF_X1 Fall  0.3740 0.1740 0.0420 4.83828  4.96109  9.79938           3       55.5903                | 
|    i_64_194/a[0]                      Fall  0.3740 0.0000                                                                           | 
|    i_64_194/i_127/A         INV_X1    Fall  0.3740 0.0000 0.0420          1.54936                                                   | 
|    i_64_194/i_127/ZN        INV_X1    Rise  0.4000 0.0260 0.0150 0.42588  1.6642   2.09008           1       57.2721                | 
|    i_64_194/i_126/A2        NAND2_X1  Rise  0.4000 0.0000 0.0150          1.6642                                                    | 
|    i_64_194/i_126/ZN        NAND2_X1  Fall  0.4200 0.0200 0.0110 0.538669 3.37708  3.91575           2       57.2721                | 
|    i_64_194/i_125/A         INV_X1    Fall  0.4200 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_125/ZN        INV_X1    Rise  0.4400 0.0200 0.0130 1.14593  3.22538  4.37131           2       57.2721                | 
|    i_64_194/i_124/A1        NAND2_X1  Rise  0.4400 0.0000 0.0130          1.59903                                                   | 
|    i_64_194/i_124/ZN        NAND2_X1  Fall  0.4590 0.0190 0.0110 0.757507 3.37708  4.13459           2       57.2721                | 
|    i_64_194/i_123/A         INV_X1    Fall  0.4590 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_123/ZN        INV_X1    Rise  0.4780 0.0190 0.0110 0.483678 3.22538  3.70906           2       57.2721                | 
|    i_64_194/i_122/A1        NAND2_X1  Rise  0.4780 0.0000 0.0110          1.59903                                                   | 
|    i_64_194/i_122/ZN        NAND2_X1  Fall  0.5020 0.0240 0.0160 1.7433   5.09155  6.83485           3       57.2721                | 
|    i_64_194/i_121/A         INV_X1    Fall  0.5020 0.0000 0.0160          1.54936                                                   | 
|    i_64_194/i_121/ZN        INV_X1    Rise  0.5330 0.0310 0.0200 2.82663  4.88958  7.71621           3       57.2721                | 
|    i_64_194/i_24/A1         NAND2_X1  Rise  0.5330 0.0000 0.0200          1.59903                                                   | 
|    i_64_194/i_24/ZN         NAND2_X1  Fall  0.5550 0.0220 0.0130 0.50193  3.93298  4.43491           2       57.2721                | 
|    i_64_194/i_22/A          XNOR2_X1  Fall  0.5550 0.0000 0.0130          2.12585                                                   | 
|    i_64_194/i_22/ZN         XNOR2_X1  Fall  0.5950 0.0400 0.0110 0.592308 1.54721  2.13952           1       57.2721                | 
|    i_64_194/p_0[5]                    Fall  0.5950 0.0000                                                                           | 
|    i_64_1_323/C1            AOI222_X1 Fall  0.5950 0.0000 0.0110          1.5329                                                    | 
|    i_64_1_323/ZN            AOI222_X1 Rise  0.6830 0.0880 0.0510 0.42588  1.70023  2.12611           1       57.2721                | 
|    i_64_1_322/A             INV_X1    Rise  0.6830 0.0000 0.0510          1.70023                                                   | 
|    i_64_1_322/ZN            INV_X1    Fall  0.7200 0.0370 0.0230 2.30253  10.9882  13.2908           7       57.2721                | 
|    i_64_197/multiplicand[5]           Fall  0.7200 0.0000                                                                           | 
|    i_64_197/i_179/A1        NOR2_X1   Fall  0.7210 0.0010 0.0230          1.41309                                                   | 
|    i_64_197/i_179/ZN        NOR2_X1   Rise  0.7740 0.0530 0.0370 1.41375  4.92568  6.33942           3       57.2721                | 
|    i_64_197/i_177/A3        OR3_X2    Rise  0.7740 0.0000 0.0370          1.67297                                                   | 
|    i_64_197/i_177/ZN        OR3_X2    Rise  0.8120 0.0380 0.0110 0.919865 4.99154  5.91141           2       57.2721                | 
|    i_64_197/i_175/A1        NOR3_X2   Rise  0.8120 0.0000 0.0110          3.36519                                                   | 
|    i_64_197/i_175/ZN        NOR3_X2   Fall  0.8210 0.0090 0.0100 0.506612 1.60595  2.11256           1       57.2721                | 
|    i_64_197/i_167/A4        NOR4_X1   Fall  0.8210 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1   Rise  0.9500 0.1290 0.0860 0.812214 5.49605  6.30827           3       56.1199                | 
|    i_64_197/i_161/A3        NOR3_X1   Rise  0.9500 0.0000 0.0860          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1   Fall  0.9690 0.0190 0.0220 0.739999 1.60595  2.34595           1       56.1199                | 
|    i_64_197/i_153/A4        NOR4_X1   Fall  0.9690 0.0000 0.0220          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1   Rise  1.1230 0.1540 0.1050 0.99364  7.32194  8.31558           3       55.3922                | 
|    i_64_197/i_147/A3        NOR3_X2   Rise  1.1230 0.0000 0.1050          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2   Fall  1.1390 0.0160 0.0230 1.35411  1.60595  2.96006           1       55.3922                | 
|    i_64_197/i_139/A4        NOR4_X1   Fall  1.1390 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1   Rise  1.2960 0.1570 0.1080 1.25338  7.32194  8.57532           3       55.3922                | 
|    i_64_197/i_133/A3        NOR3_X2   Rise  1.2960 0.0000 0.1080          3.44279                                                   | 
|    i_64_197/i_133/ZN        NOR3_X2   Fall  1.3120 0.0160 0.0240 1.45723  1.7368   3.19403           1       55.3922                | 
|    i_64_197/i_201/A1        NOR4_X1   Fall  1.3120 0.0000 0.0240          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1   Rise  1.4310 0.1190 0.1030 1.59218  6.43738  8.02957           4       54.6046                | 
|    i_64_197/i_109/A3        NOR3_X1   Rise  1.4310 0.0000 0.1030          1.6163                                                    | 
|    i_64_197/i_109/ZN        NOR3_X1   Fall  1.4510 0.0200 0.0250 0.998589 1.60595  2.60454           1       54.6046                | 
|    i_64_197/i_96/A4         NOR4_X1   Fall  1.4510 0.0000 0.0250          1.55423                                                   | 
|    i_64_197/i_96/ZN         NOR4_X1   Rise  1.6250 0.1740 0.1220 6.2213   3.87976  10.1011           2       56.4146                | 
|    i_64_197/i_82/A          XNOR2_X1  Rise  1.6260 0.0010 0.1220          2.23275                                                   | 
|    i_64_197/i_82/ZN         XNOR2_X1  Fall  1.6490 0.0230 0.0300 0.559728 1.63668  2.19641           1       56.4146                | 
|    i_64_197/p_0[28]                   Fall  1.6490 0.0000                                                                           | 
|    i_64_1_299/A1            AOI222_X1 Fall  1.6490 0.0000 0.0300          1.40277                                                   | 
|    i_64_1_299/ZN            AOI222_X1 Rise  1.7510 0.1020 0.0850 1.90539  5.01363  6.91901           3       56.4146                | 
|    i_64_1_298/A             INV_X1    Rise  1.7510 0.0000 0.0850          1.70023                                                   | 
|    i_64_1_298/ZN            INV_X1    Fall  1.7680 0.0170 0.0200 1.27174  2.58825  3.85999           2       51.7718                | 
|    i_64_203/p_1[59]                   Fall  1.7680 0.0000                                                                           | 
|    i_64_203/i_190/A1        OR4_X1    Fall  1.7680 0.0000 0.0200          0.748896                                                  | 
|    i_64_203/i_190/ZN        OR4_X1    Fall  1.8570 0.0890 0.0180 0.42588  1.70023  2.12611           1       51.7718                | 
|    i_64_203/i_189/A         INV_X1    Fall  1.8570 0.0000 0.0180          1.54936                                                   | 
|    i_64_203/i_189/ZN        INV_X1    Rise  1.8800 0.0230 0.0120 0.541476 3.31983  3.8613            2       51.7718                | 
|    i_64_203/i_188/A4        NAND4_X1  Rise  1.8800 0.0000 0.0120          1.65991                                                   | 
|    i_64_203/i_188/ZN        NAND4_X1  Fall  1.9230 0.0430 0.0260 0.909665 3.93298  4.84265           2       51.7718                | 
|    i_64_203/i_187/A         INV_X1    Fall  1.9230 0.0000 0.0260          1.54936                                                   | 
|    i_64_203/i_187/ZN        INV_X1    Rise  1.9550 0.0320 0.0190 1.51317  4.79545  6.30862           3       51.7718                | 
|    i_64_203/i_162/B1        AOI21_X1  Rise  1.9550 0.0000 0.0190          1.647                                                     | 
|    i_64_203/i_162/ZN        AOI21_X1  Fall  1.9730 0.0180 0.0100 0.42588  1.71447  2.14035           1       51.7718                | 
|    i_64_203/i_161/A1        NOR2_X1   Fall  1.9730 0.0000 0.0100          1.41309                                                   | 
|    i_64_203/i_161/ZN        NOR2_X1   Rise  1.9980 0.0250 0.0170 0.42588  1.59903  2.02491           1       51.7718                | 
|    i_64_203/p_0[61]                   Rise  1.9980 0.0000                                                                           | 
|    i_64_1_142/A1            NAND2_X1  Rise  1.9980 0.0000 0.0170          1.59903                                                   | 
|    i_64_1_142/ZN            NAND2_X1  Fall  2.0140 0.0160 0.0160 0.42588  1.67072  2.0966            1       51.7718                | 
|    i_64_1_140/A             OAI21_X1  Fall  2.0140 0.0000 0.0160          1.51857                                                   | 
|    i_64_1_140/ZN            OAI21_X1  Rise  2.0370 0.0230 0.0370 0.42588  1.14029  1.56617           1       51.7718                | 
|    c_reg[61]/D              DFF_X1    Rise  2.0370 0.0000 0.0370          1.14029                                                   | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[61]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_c_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_c_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2440 50.987   54.8122  105.799           64      56.4146  AL   K        | 
|    c_reg[61]/CK       DFF_X1        Rise  0.0960 0.0420 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.0960 2.0960 | 
| library setup check                      | -0.0480 2.0480 | 
| data required time                       |  2.0480        | 
|                                          |                | 
| data required time                       |  2.0480        | 
| data arrival time                        | -2.0370        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0110        | 
-------------------------------------------------------------


 Timing Path to c_reg[62]/D 
  
 Path Start Point : a[0] 
 Path End Point   : c_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Fall  0.2000 0.0000 0.7070 0        0.77983  0.77983           1       55.5903  c             | 
|    drc_ipo_c56/A            CLKBUF_X1 Fall  0.2000 0.0000 0.7070          0.699202                                                  | 
|    drc_ipo_c56/Z            CLKBUF_X1 Fall  0.3740 0.1740 0.0420 4.83828  4.96109  9.79938           3       55.5903                | 
|    i_64_194/a[0]                      Fall  0.3740 0.0000                                                                           | 
|    i_64_194/i_127/A         INV_X1    Fall  0.3740 0.0000 0.0420          1.54936                                                   | 
|    i_64_194/i_127/ZN        INV_X1    Rise  0.4000 0.0260 0.0150 0.42588  1.6642   2.09008           1       57.2721                | 
|    i_64_194/i_126/A2        NAND2_X1  Rise  0.4000 0.0000 0.0150          1.6642                                                    | 
|    i_64_194/i_126/ZN        NAND2_X1  Fall  0.4200 0.0200 0.0110 0.538669 3.37708  3.91575           2       57.2721                | 
|    i_64_194/i_125/A         INV_X1    Fall  0.4200 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_125/ZN        INV_X1    Rise  0.4400 0.0200 0.0130 1.14593  3.22538  4.37131           2       57.2721                | 
|    i_64_194/i_124/A1        NAND2_X1  Rise  0.4400 0.0000 0.0130          1.59903                                                   | 
|    i_64_194/i_124/ZN        NAND2_X1  Fall  0.4590 0.0190 0.0110 0.757507 3.37708  4.13459           2       57.2721                | 
|    i_64_194/i_123/A         INV_X1    Fall  0.4590 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_123/ZN        INV_X1    Rise  0.4780 0.0190 0.0110 0.483678 3.22538  3.70906           2       57.2721                | 
|    i_64_194/i_122/A1        NAND2_X1  Rise  0.4780 0.0000 0.0110          1.59903                                                   | 
|    i_64_194/i_122/ZN        NAND2_X1  Fall  0.5020 0.0240 0.0160 1.7433   5.09155  6.83485           3       57.2721                | 
|    i_64_194/i_121/A         INV_X1    Fall  0.5020 0.0000 0.0160          1.54936                                                   | 
|    i_64_194/i_121/ZN        INV_X1    Rise  0.5330 0.0310 0.0200 2.82663  4.88958  7.71621           3       57.2721                | 
|    i_64_194/i_24/A1         NAND2_X1  Rise  0.5330 0.0000 0.0200          1.59903                                                   | 
|    i_64_194/i_24/ZN         NAND2_X1  Fall  0.5550 0.0220 0.0130 0.50193  3.93298  4.43491           2       57.2721                | 
|    i_64_194/i_22/A          XNOR2_X1  Fall  0.5550 0.0000 0.0130          2.12585                                                   | 
|    i_64_194/i_22/ZN         XNOR2_X1  Fall  0.5950 0.0400 0.0110 0.592308 1.54721  2.13952           1       57.2721                | 
|    i_64_194/p_0[5]                    Fall  0.5950 0.0000                                                                           | 
|    i_64_1_323/C1            AOI222_X1 Fall  0.5950 0.0000 0.0110          1.5329                                                    | 
|    i_64_1_323/ZN            AOI222_X1 Rise  0.6830 0.0880 0.0510 0.42588  1.70023  2.12611           1       57.2721                | 
|    i_64_1_322/A             INV_X1    Rise  0.6830 0.0000 0.0510          1.70023                                                   | 
|    i_64_1_322/ZN            INV_X1    Fall  0.7200 0.0370 0.0230 2.30253  10.9882  13.2908           7       57.2721                | 
|    i_64_197/multiplicand[5]           Fall  0.7200 0.0000                                                                           | 
|    i_64_197/i_179/A1        NOR2_X1   Fall  0.7210 0.0010 0.0230          1.41309                                                   | 
|    i_64_197/i_179/ZN        NOR2_X1   Rise  0.7740 0.0530 0.0370 1.41375  4.92568  6.33942           3       57.2721                | 
|    i_64_197/i_177/A3        OR3_X2    Rise  0.7740 0.0000 0.0370          1.67297                                                   | 
|    i_64_197/i_177/ZN        OR3_X2    Rise  0.8120 0.0380 0.0110 0.919865 4.99154  5.91141           2       57.2721                | 
|    i_64_197/i_175/A1        NOR3_X2   Rise  0.8120 0.0000 0.0110          3.36519                                                   | 
|    i_64_197/i_175/ZN        NOR3_X2   Fall  0.8210 0.0090 0.0100 0.506612 1.60595  2.11256           1       57.2721                | 
|    i_64_197/i_167/A4        NOR4_X1   Fall  0.8210 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1   Rise  0.9500 0.1290 0.0860 0.812214 5.49605  6.30827           3       56.1199                | 
|    i_64_197/i_161/A3        NOR3_X1   Rise  0.9500 0.0000 0.0860          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1   Fall  0.9690 0.0190 0.0220 0.739999 1.60595  2.34595           1       56.1199                | 
|    i_64_197/i_153/A4        NOR4_X1   Fall  0.9690 0.0000 0.0220          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1   Rise  1.1230 0.1540 0.1050 0.99364  7.32194  8.31558           3       55.3922                | 
|    i_64_197/i_147/A3        NOR3_X2   Rise  1.1230 0.0000 0.1050          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2   Fall  1.1390 0.0160 0.0230 1.35411  1.60595  2.96006           1       55.3922                | 
|    i_64_197/i_139/A4        NOR4_X1   Fall  1.1390 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1   Rise  1.2960 0.1570 0.1080 1.25338  7.32194  8.57532           3       55.3922                | 
|    i_64_197/i_133/A3        NOR3_X2   Rise  1.2960 0.0000 0.1080          3.44279                                                   | 
|    i_64_197/i_133/ZN        NOR3_X2   Fall  1.3120 0.0160 0.0240 1.45723  1.7368   3.19403           1       55.3922                | 
|    i_64_197/i_201/A1        NOR4_X1   Fall  1.3120 0.0000 0.0240          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1   Rise  1.4310 0.1190 0.1030 1.59218  6.43738  8.02957           4       54.6046                | 
|    i_64_197/i_65/B1         AOI21_X1  Rise  1.4310 0.0000 0.1030          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1  Fall  1.4650 0.0340 0.0310 0.675324 3.80404  4.47936           2       54.6046                | 
|    i_64_197/i_64/B2         OAI21_X1  Fall  1.4650 0.0000 0.0310          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1  Rise  1.5070 0.0420 0.0220 0.42588  1.70023  2.12611           1       54.6046                | 
|    i_64_197/i_63/A          INV_X1    Rise  1.5070 0.0000 0.0220          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1    Fall  1.5220 0.0150 0.0090 0.42588  3.80404  4.22992           2       54.6046                | 
|    i_64_197/i_58/A          XOR2_X1   Fall  1.5220 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1   Fall  1.5730 0.0510 0.0120 0.42588  1.63668  2.06256           1       54.6046                | 
|    i_64_197/p_0[22]                   Fall  1.5730 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1 Fall  1.5730 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1 Rise  1.6580 0.0850 0.0760 0.702411 5.01363  5.71604           3       54.6046                | 
|    i_64_1_286/A             INV_X1    Rise  1.6580 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1    Fall  1.6790 0.0210 0.0210 0.768866 4.35233  5.1212            3       54.6046                | 
|    i_64_203/p_1[53]                   Fall  1.6790 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2    Fall  1.6790 0.0000 0.0210          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2    Fall  1.7580 0.0790 0.0140 1.9821   3.40752  5.38962           2       54.6046                | 
|    i_64_203/i_195/A2        OR3_X2    Fall  1.7580 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2    Fall  1.8320 0.0740 0.0130 0.473031 3.25089  3.72392           1       51.7718                | 
|    i_64_203/i_194/A         INV_X2    Fall  1.8320 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2    Rise  1.8500 0.0180 0.0100 0.473031 5.45951  5.93254           2       51.7718                | 
|    i_64_203/i_169/A4        NAND4_X2  Rise  1.8500 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2  Fall  1.8940 0.0440 0.0270 1.40373  8.35275  9.75647           5       51.7718                | 
|    i_64_203/i_168/A         INV_X1    Fall  1.8940 0.0000 0.0270          1.54936                                                   | 
|    i_64_203/i_168/ZN        INV_X1    Rise  1.9210 0.0270 0.0150 0.879278 3.14844  4.02772           2       51.7718                | 
|    i_64_203/i_167/A1        NAND4_X1  Rise  1.9210 0.0000 0.0150          1.52136                                                   | 
|    i_64_203/i_167/ZN        NAND4_X1  Fall  1.9570 0.0360 0.0250 1.18914  3.29926  4.48841           2       51.7718                | 
|    i_64_203/i_166/A1        NAND2_X1  Fall  1.9570 0.0000 0.0250          1.5292                                                    | 
|    i_64_203/i_166/ZN        NAND2_X1  Rise  1.9790 0.0220 0.0150 0.444132 1.59903  2.04316           1       51.7718                | 
|    i_64_203/i_165/A1        NAND2_X1  Rise  1.9790 0.0000 0.0150          1.59903                                                   | 
|    i_64_203/i_165/ZN        NAND2_X1  Fall  1.9940 0.0150 0.0090 0.42588  1.70023  2.12611           1       51.7718                | 
|    i_64_203/i_164/A         INV_X1    Fall  1.9940 0.0000 0.0090          1.54936                                                   | 
|    i_64_203/i_164/ZN        INV_X1    Rise  2.0070 0.0130 0.0080 0.42588  1.59903  2.02491           1       51.7718                | 
|    i_64_203/p_0[62]                   Rise  2.0070 0.0000                                                                           | 
|    i_64_1_191/A1            NAND2_X1  Rise  2.0070 0.0000 0.0080          1.59903                                                   | 
|    i_64_1_191/ZN            NAND2_X1  Fall  2.0200 0.0130 0.0150 0.42588  1.59903  2.02491           1       51.7718                | 
|    i_64_1_143/A1            NAND2_X1  Fall  2.0200 0.0000 0.0150          1.5292                                                    | 
|    i_64_1_143/ZN            NAND2_X1  Rise  2.0370 0.0170 0.0110 0.42588  1.14029  1.56617           1       51.7718                | 
|    c_reg[62]/D              DFF_X1    Rise  2.0370 0.0000 0.0110          1.14029                                                   | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[62]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_c_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_c_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2440 50.987   54.8122  105.799           64      56.4146  AL   K        | 
|    c_reg[62]/CK       DFF_X1        Rise  0.0960 0.0420 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.0960 2.0960 | 
| library setup check                      | -0.0440 2.0520 | 
| data required time                       |  2.0520        | 
|                                          |                | 
| data required time                       |  2.0520        | 
| data arrival time                        | -2.0370        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0150        | 
-------------------------------------------------------------


 Timing Path to c_reg[57]/D 
  
 Path Start Point : a[0] 
 Path End Point   : c_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Fall  0.2000 0.0000 0.7070 0        0.77983  0.77983           1       55.5903  c             | 
|    drc_ipo_c56/A            CLKBUF_X1 Fall  0.2000 0.0000 0.7070          0.699202                                                  | 
|    drc_ipo_c56/Z            CLKBUF_X1 Fall  0.3740 0.1740 0.0420 4.83828  4.96109  9.79938           3       55.5903                | 
|    i_64_194/a[0]                      Fall  0.3740 0.0000                                                                           | 
|    i_64_194/i_127/A         INV_X1    Fall  0.3740 0.0000 0.0420          1.54936                                                   | 
|    i_64_194/i_127/ZN        INV_X1    Rise  0.4000 0.0260 0.0150 0.42588  1.6642   2.09008           1       57.2721                | 
|    i_64_194/i_126/A2        NAND2_X1  Rise  0.4000 0.0000 0.0150          1.6642                                                    | 
|    i_64_194/i_126/ZN        NAND2_X1  Fall  0.4200 0.0200 0.0110 0.538669 3.37708  3.91575           2       57.2721                | 
|    i_64_194/i_125/A         INV_X1    Fall  0.4200 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_125/ZN        INV_X1    Rise  0.4400 0.0200 0.0130 1.14593  3.22538  4.37131           2       57.2721                | 
|    i_64_194/i_124/A1        NAND2_X1  Rise  0.4400 0.0000 0.0130          1.59903                                                   | 
|    i_64_194/i_124/ZN        NAND2_X1  Fall  0.4590 0.0190 0.0110 0.757507 3.37708  4.13459           2       57.2721                | 
|    i_64_194/i_123/A         INV_X1    Fall  0.4590 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_123/ZN        INV_X1    Rise  0.4780 0.0190 0.0110 0.483678 3.22538  3.70906           2       57.2721                | 
|    i_64_194/i_122/A1        NAND2_X1  Rise  0.4780 0.0000 0.0110          1.59903                                                   | 
|    i_64_194/i_122/ZN        NAND2_X1  Fall  0.5020 0.0240 0.0160 1.7433   5.09155  6.83485           3       57.2721                | 
|    i_64_194/i_121/A         INV_X1    Fall  0.5020 0.0000 0.0160          1.54936                                                   | 
|    i_64_194/i_121/ZN        INV_X1    Rise  0.5330 0.0310 0.0200 2.82663  4.88958  7.71621           3       57.2721                | 
|    i_64_194/i_24/A1         NAND2_X1  Rise  0.5330 0.0000 0.0200          1.59903                                                   | 
|    i_64_194/i_24/ZN         NAND2_X1  Fall  0.5550 0.0220 0.0130 0.50193  3.93298  4.43491           2       57.2721                | 
|    i_64_194/i_22/A          XNOR2_X1  Fall  0.5550 0.0000 0.0130          2.12585                                                   | 
|    i_64_194/i_22/ZN         XNOR2_X1  Fall  0.5950 0.0400 0.0110 0.592308 1.54721  2.13952           1       57.2721                | 
|    i_64_194/p_0[5]                    Fall  0.5950 0.0000                                                                           | 
|    i_64_1_323/C1            AOI222_X1 Fall  0.5950 0.0000 0.0110          1.5329                                                    | 
|    i_64_1_323/ZN            AOI222_X1 Rise  0.6830 0.0880 0.0510 0.42588  1.70023  2.12611           1       57.2721                | 
|    i_64_1_322/A             INV_X1    Rise  0.6830 0.0000 0.0510          1.70023                                                   | 
|    i_64_1_322/ZN            INV_X1    Fall  0.7200 0.0370 0.0230 2.30253  10.9882  13.2908           7       57.2721                | 
|    i_64_197/multiplicand[5]           Fall  0.7200 0.0000                                                                           | 
|    i_64_197/i_179/A1        NOR2_X1   Fall  0.7210 0.0010 0.0230          1.41309                                                   | 
|    i_64_197/i_179/ZN        NOR2_X1   Rise  0.7740 0.0530 0.0370 1.41375  4.92568  6.33942           3       57.2721                | 
|    i_64_197/i_177/A3        OR3_X2    Rise  0.7740 0.0000 0.0370          1.67297                                                   | 
|    i_64_197/i_177/ZN        OR3_X2    Rise  0.8120 0.0380 0.0110 0.919865 4.99154  5.91141           2       57.2721                | 
|    i_64_197/i_175/A1        NOR3_X2   Rise  0.8120 0.0000 0.0110          3.36519                                                   | 
|    i_64_197/i_175/ZN        NOR3_X2   Fall  0.8210 0.0090 0.0100 0.506612 1.60595  2.11256           1       57.2721                | 
|    i_64_197/i_167/A4        NOR4_X1   Fall  0.8210 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1   Rise  0.9500 0.1290 0.0860 0.812214 5.49605  6.30827           3       56.1199                | 
|    i_64_197/i_161/A3        NOR3_X1   Rise  0.9500 0.0000 0.0860          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1   Fall  0.9690 0.0190 0.0220 0.739999 1.60595  2.34595           1       56.1199                | 
|    i_64_197/i_153/A4        NOR4_X1   Fall  0.9690 0.0000 0.0220          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1   Rise  1.1230 0.1540 0.1050 0.99364  7.32194  8.31558           3       55.3922                | 
|    i_64_197/i_147/A3        NOR3_X2   Rise  1.1230 0.0000 0.1050          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2   Fall  1.1390 0.0160 0.0230 1.35411  1.60595  2.96006           1       55.3922                | 
|    i_64_197/i_139/A4        NOR4_X1   Fall  1.1390 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1   Rise  1.2960 0.1570 0.1080 1.25338  7.32194  8.57532           3       55.3922                | 
|    i_64_197/i_133/A3        NOR3_X2   Rise  1.2960 0.0000 0.1080          3.44279                                                   | 
|    i_64_197/i_133/ZN        NOR3_X2   Fall  1.3120 0.0160 0.0240 1.45723  1.7368   3.19403           1       55.3922                | 
|    i_64_197/i_201/A1        NOR4_X1   Fall  1.3120 0.0000 0.0240          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1   Rise  1.4310 0.1190 0.1030 1.59218  6.43738  8.02957           4       54.6046                | 
|    i_64_197/i_65/B1         AOI21_X1  Rise  1.4310 0.0000 0.1030          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1  Fall  1.4650 0.0340 0.0310 0.675324 3.80404  4.47936           2       54.6046                | 
|    i_64_197/i_64/B2         OAI21_X1  Fall  1.4650 0.0000 0.0310          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1  Rise  1.5070 0.0420 0.0220 0.42588  1.70023  2.12611           1       54.6046                | 
|    i_64_197/i_63/A          INV_X1    Rise  1.5070 0.0000 0.0220          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1    Fall  1.5220 0.0150 0.0090 0.42588  3.80404  4.22992           2       54.6046                | 
|    i_64_197/i_58/A          XOR2_X1   Fall  1.5220 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1   Fall  1.5730 0.0510 0.0120 0.42588  1.63668  2.06256           1       54.6046                | 
|    i_64_197/p_0[22]                   Fall  1.5730 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1 Fall  1.5730 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1 Rise  1.6580 0.0850 0.0760 0.702411 5.01363  5.71604           3       54.6046                | 
|    i_64_1_286/A             INV_X1    Rise  1.6580 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1    Fall  1.6790 0.0210 0.0210 0.768866 4.35233  5.1212            3       54.6046                | 
|    i_64_203/p_1[53]                   Fall  1.6790 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2    Fall  1.6790 0.0000 0.0210          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2    Fall  1.7580 0.0790 0.0140 1.9821   3.40752  5.38962           2       54.6046                | 
|    i_64_203/i_195/A2        OR3_X2    Fall  1.7580 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2    Fall  1.8320 0.0740 0.0130 0.473031 3.25089  3.72392           1       51.7718                | 
|    i_64_203/i_194/A         INV_X2    Fall  1.8320 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2    Rise  1.8500 0.0180 0.0100 0.473031 5.45951  5.93254           2       51.7718                | 
|    i_64_203/i_169/A4        NAND4_X2  Rise  1.8500 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2  Fall  1.8940 0.0440 0.0270 1.40373  8.35275  9.75647           5       51.7718                | 
|    i_64_203/i_110/A3        OR3_X2    Fall  1.8940 0.0000 0.0270          1.60629                                                   | 
|    i_64_203/i_110/ZN        OR3_X2    Fall  1.9770 0.0830 0.0130 0.678559 3.34757  4.02613           2       51.7718                | 
|    i_64_203/i_107/A         OAI21_X1  Fall  1.9770 0.0000 0.0130          1.51857                                                   | 
|    i_64_203/i_107/ZN        OAI21_X1  Rise  2.0010 0.0240 0.0220 0.706117 1.70023  2.40635           1       51.7718                | 
|    i_64_203/i_106/A         INV_X1    Rise  2.0010 0.0000 0.0220          1.70023                                                   | 
|    i_64_203/i_106/ZN        INV_X1    Fall  2.0110 0.0100 0.0070 0.42588  1.59903  2.02491           1       56.4146                | 
|    i_64_203/p_0[57]                   Fall  2.0110 0.0000                                                                           | 
|    i_64_1_132/A1            NAND2_X1  Fall  2.0110 0.0000 0.0070          1.5292                                                    | 
|    i_64_1_132/ZN            NAND2_X1  Rise  2.0250 0.0140 0.0220 0.42588  1.67072  2.0966            1       56.4146                | 
|    i_64_1_131/A             OAI21_X1  Rise  2.0250 0.0000 0.0220          1.67072                                                   | 
|    i_64_1_131/ZN            OAI21_X1  Fall  2.0470 0.0220 0.0220 0.588627 1.14029  1.72892           1       56.4146                | 
|    c_reg[57]/D              DFF_X1    Fall  2.0470 0.0000 0.0220          1.06234                                                   | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[57]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_c_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_c_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2440 50.987   54.8122  105.799           64      56.4146  AL   K        | 
|    c_reg[57]/CK       DFF_X1        Rise  0.0960 0.0420 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.0960 2.0960 | 
| library setup check                      | -0.0220 2.0740 | 
| data required time                       |  2.0740        | 
|                                          |                | 
| data required time                       |  2.0740        | 
| data arrival time                        | -2.0470        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to c_reg[59]/D 
  
 Path Start Point : a[0] 
 Path End Point   : c_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Fall  0.2000 0.0000 0.7070 0        0.77983  0.77983           1       55.5903  c             | 
|    drc_ipo_c56/A            CLKBUF_X1 Fall  0.2000 0.0000 0.7070          0.699202                                                  | 
|    drc_ipo_c56/Z            CLKBUF_X1 Fall  0.3740 0.1740 0.0420 4.83828  4.96109  9.79938           3       55.5903                | 
|    i_64_194/a[0]                      Fall  0.3740 0.0000                                                                           | 
|    i_64_194/i_127/A         INV_X1    Fall  0.3740 0.0000 0.0420          1.54936                                                   | 
|    i_64_194/i_127/ZN        INV_X1    Rise  0.4000 0.0260 0.0150 0.42588  1.6642   2.09008           1       57.2721                | 
|    i_64_194/i_126/A2        NAND2_X1  Rise  0.4000 0.0000 0.0150          1.6642                                                    | 
|    i_64_194/i_126/ZN        NAND2_X1  Fall  0.4200 0.0200 0.0110 0.538669 3.37708  3.91575           2       57.2721                | 
|    i_64_194/i_125/A         INV_X1    Fall  0.4200 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_125/ZN        INV_X1    Rise  0.4400 0.0200 0.0130 1.14593  3.22538  4.37131           2       57.2721                | 
|    i_64_194/i_124/A1        NAND2_X1  Rise  0.4400 0.0000 0.0130          1.59903                                                   | 
|    i_64_194/i_124/ZN        NAND2_X1  Fall  0.4590 0.0190 0.0110 0.757507 3.37708  4.13459           2       57.2721                | 
|    i_64_194/i_123/A         INV_X1    Fall  0.4590 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_123/ZN        INV_X1    Rise  0.4780 0.0190 0.0110 0.483678 3.22538  3.70906           2       57.2721                | 
|    i_64_194/i_122/A1        NAND2_X1  Rise  0.4780 0.0000 0.0110          1.59903                                                   | 
|    i_64_194/i_122/ZN        NAND2_X1  Fall  0.5020 0.0240 0.0160 1.7433   5.09155  6.83485           3       57.2721                | 
|    i_64_194/i_121/A         INV_X1    Fall  0.5020 0.0000 0.0160          1.54936                                                   | 
|    i_64_194/i_121/ZN        INV_X1    Rise  0.5330 0.0310 0.0200 2.82663  4.88958  7.71621           3       57.2721                | 
|    i_64_194/i_24/A1         NAND2_X1  Rise  0.5330 0.0000 0.0200          1.59903                                                   | 
|    i_64_194/i_24/ZN         NAND2_X1  Fall  0.5550 0.0220 0.0130 0.50193  3.93298  4.43491           2       57.2721                | 
|    i_64_194/i_22/A          XNOR2_X1  Fall  0.5550 0.0000 0.0130          2.12585                                                   | 
|    i_64_194/i_22/ZN         XNOR2_X1  Fall  0.5950 0.0400 0.0110 0.592308 1.54721  2.13952           1       57.2721                | 
|    i_64_194/p_0[5]                    Fall  0.5950 0.0000                                                                           | 
|    i_64_1_323/C1            AOI222_X1 Fall  0.5950 0.0000 0.0110          1.5329                                                    | 
|    i_64_1_323/ZN            AOI222_X1 Rise  0.6830 0.0880 0.0510 0.42588  1.70023  2.12611           1       57.2721                | 
|    i_64_1_322/A             INV_X1    Rise  0.6830 0.0000 0.0510          1.70023                                                   | 
|    i_64_1_322/ZN            INV_X1    Fall  0.7200 0.0370 0.0230 2.30253  10.9882  13.2908           7       57.2721                | 
|    i_64_197/multiplicand[5]           Fall  0.7200 0.0000                                                                           | 
|    i_64_197/i_179/A1        NOR2_X1   Fall  0.7210 0.0010 0.0230          1.41309                                                   | 
|    i_64_197/i_179/ZN        NOR2_X1   Rise  0.7740 0.0530 0.0370 1.41375  4.92568  6.33942           3       57.2721                | 
|    i_64_197/i_177/A3        OR3_X2    Rise  0.7740 0.0000 0.0370          1.67297                                                   | 
|    i_64_197/i_177/ZN        OR3_X2    Rise  0.8120 0.0380 0.0110 0.919865 4.99154  5.91141           2       57.2721                | 
|    i_64_197/i_175/A1        NOR3_X2   Rise  0.8120 0.0000 0.0110          3.36519                                                   | 
|    i_64_197/i_175/ZN        NOR3_X2   Fall  0.8210 0.0090 0.0100 0.506612 1.60595  2.11256           1       57.2721                | 
|    i_64_197/i_167/A4        NOR4_X1   Fall  0.8210 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1   Rise  0.9500 0.1290 0.0860 0.812214 5.49605  6.30827           3       56.1199                | 
|    i_64_197/i_161/A3        NOR3_X1   Rise  0.9500 0.0000 0.0860          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1   Fall  0.9690 0.0190 0.0220 0.739999 1.60595  2.34595           1       56.1199                | 
|    i_64_197/i_153/A4        NOR4_X1   Fall  0.9690 0.0000 0.0220          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1   Rise  1.1230 0.1540 0.1050 0.99364  7.32194  8.31558           3       55.3922                | 
|    i_64_197/i_147/A3        NOR3_X2   Rise  1.1230 0.0000 0.1050          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2   Fall  1.1390 0.0160 0.0230 1.35411  1.60595  2.96006           1       55.3922                | 
|    i_64_197/i_139/A4        NOR4_X1   Fall  1.1390 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1   Rise  1.2960 0.1570 0.1080 1.25338  7.32194  8.57532           3       55.3922                | 
|    i_64_197/i_133/A3        NOR3_X2   Rise  1.2960 0.0000 0.1080          3.44279                                                   | 
|    i_64_197/i_133/ZN        NOR3_X2   Fall  1.3120 0.0160 0.0240 1.45723  1.7368   3.19403           1       55.3922                | 
|    i_64_197/i_201/A1        NOR4_X1   Fall  1.3120 0.0000 0.0240          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1   Rise  1.4310 0.1190 0.1030 1.59218  6.43738  8.02957           4       54.6046                | 
|    i_64_197/i_65/B1         AOI21_X1  Rise  1.4310 0.0000 0.1030          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1  Fall  1.4650 0.0340 0.0310 0.675324 3.80404  4.47936           2       54.6046                | 
|    i_64_197/i_64/B2         OAI21_X1  Fall  1.4650 0.0000 0.0310          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1  Rise  1.5070 0.0420 0.0220 0.42588  1.70023  2.12611           1       54.6046                | 
|    i_64_197/i_63/A          INV_X1    Rise  1.5070 0.0000 0.0220          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1    Fall  1.5220 0.0150 0.0090 0.42588  3.80404  4.22992           2       54.6046                | 
|    i_64_197/i_58/A          XOR2_X1   Fall  1.5220 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1   Fall  1.5730 0.0510 0.0120 0.42588  1.63668  2.06256           1       54.6046                | 
|    i_64_197/p_0[22]                   Fall  1.5730 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1 Fall  1.5730 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1 Rise  1.6580 0.0850 0.0760 0.702411 5.01363  5.71604           3       54.6046                | 
|    i_64_1_286/A             INV_X1    Rise  1.6580 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1    Fall  1.6790 0.0210 0.0210 0.768866 4.35233  5.1212            3       54.6046                | 
|    i_64_203/p_1[53]                   Fall  1.6790 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2    Fall  1.6790 0.0000 0.0210          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2    Fall  1.7580 0.0790 0.0140 1.9821   3.40752  5.38962           2       54.6046                | 
|    i_64_203/i_195/A2        OR3_X2    Fall  1.7580 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2    Fall  1.8320 0.0740 0.0130 0.473031 3.25089  3.72392           1       51.7718                | 
|    i_64_203/i_194/A         INV_X2    Fall  1.8320 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2    Rise  1.8500 0.0180 0.0100 0.473031 5.45951  5.93254           2       51.7718                | 
|    i_64_203/i_169/A4        NAND4_X2  Rise  1.8500 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2  Fall  1.8940 0.0440 0.0270 1.40373  8.35275  9.75647           5       51.7718                | 
|    i_64_203/i_113/A2        NOR2_X1   Fall  1.8940 0.0000 0.0270          1.56385                                                   | 
|    i_64_203/i_113/ZN        NOR2_X1   Rise  1.9400 0.0460 0.0260 0.433485 3.32658  3.76007           2       51.7718                | 
|    i_64_203/i_112/A         INV_X1    Rise  1.9400 0.0000 0.0260          1.70023                                                   | 
|    i_64_203/i_112/ZN        INV_X1    Fall  1.9510 0.0110 0.0080 0.42588  1.67685  2.10273           1       51.7718                | 
|    i_64_203/i_111/B2        AOI21_X1  Fall  1.9510 0.0000 0.0080          1.40993                                                   | 
|    i_64_203/i_111/ZN        AOI21_X1  Rise  1.9830 0.0320 0.0230 0.42588  1.59903  2.02491           1       51.7718                | 
|    i_64_203/p_0[59]                   Rise  1.9830 0.0000                                                                           | 
|    i_64_1_136/A1            NAND2_X1  Rise  1.9830 0.0000 0.0230          1.59903                                                   | 
|    i_64_1_136/ZN            NAND2_X1  Fall  2.0000 0.0170 0.0160 0.42588  1.67072  2.0966            1       51.7718                | 
|    i_64_1_135/A             OAI21_X1  Fall  2.0000 0.0000 0.0160          1.51857                                                   | 
|    i_64_1_135/ZN            OAI21_X1  Rise  2.0230 0.0230 0.0250 0.42588  1.14029  1.56617           1       51.7718                | 
|    c_reg[59]/D              DFF_X1    Rise  2.0230 0.0000 0.0250          1.14029                                                   | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[59]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_c_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_c_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2440 50.987   54.8122  105.799           64      56.4146  AL   K        | 
|    c_reg[59]/CK       DFF_X1        Rise  0.0960 0.0420 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.0960 2.0960 | 
| library setup check                      | -0.0460 2.0500 | 
| data required time                       |  2.0500        | 
|                                          |                | 
| data required time                       |  2.0500        | 
| data arrival time                        | -2.0230        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0270        | 
-------------------------------------------------------------


 Timing Path to c_reg[60]/D 
  
 Path Start Point : a[0] 
 Path End Point   : c_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Fall  0.2000 0.0000 0.7070 0        0.77983  0.77983           1       55.5903  c             | 
|    drc_ipo_c56/A            CLKBUF_X1 Fall  0.2000 0.0000 0.7070          0.699202                                                  | 
|    drc_ipo_c56/Z            CLKBUF_X1 Fall  0.3740 0.1740 0.0420 4.83828  4.96109  9.79938           3       55.5903                | 
|    i_64_194/a[0]                      Fall  0.3740 0.0000                                                                           | 
|    i_64_194/i_127/A         INV_X1    Fall  0.3740 0.0000 0.0420          1.54936                                                   | 
|    i_64_194/i_127/ZN        INV_X1    Rise  0.4000 0.0260 0.0150 0.42588  1.6642   2.09008           1       57.2721                | 
|    i_64_194/i_126/A2        NAND2_X1  Rise  0.4000 0.0000 0.0150          1.6642                                                    | 
|    i_64_194/i_126/ZN        NAND2_X1  Fall  0.4200 0.0200 0.0110 0.538669 3.37708  3.91575           2       57.2721                | 
|    i_64_194/i_125/A         INV_X1    Fall  0.4200 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_125/ZN        INV_X1    Rise  0.4400 0.0200 0.0130 1.14593  3.22538  4.37131           2       57.2721                | 
|    i_64_194/i_124/A1        NAND2_X1  Rise  0.4400 0.0000 0.0130          1.59903                                                   | 
|    i_64_194/i_124/ZN        NAND2_X1  Fall  0.4590 0.0190 0.0110 0.757507 3.37708  4.13459           2       57.2721                | 
|    i_64_194/i_123/A         INV_X1    Fall  0.4590 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_123/ZN        INV_X1    Rise  0.4780 0.0190 0.0110 0.483678 3.22538  3.70906           2       57.2721                | 
|    i_64_194/i_122/A1        NAND2_X1  Rise  0.4780 0.0000 0.0110          1.59903                                                   | 
|    i_64_194/i_122/ZN        NAND2_X1  Fall  0.5020 0.0240 0.0160 1.7433   5.09155  6.83485           3       57.2721                | 
|    i_64_194/i_121/A         INV_X1    Fall  0.5020 0.0000 0.0160          1.54936                                                   | 
|    i_64_194/i_121/ZN        INV_X1    Rise  0.5330 0.0310 0.0200 2.82663  4.88958  7.71621           3       57.2721                | 
|    i_64_194/i_24/A1         NAND2_X1  Rise  0.5330 0.0000 0.0200          1.59903                                                   | 
|    i_64_194/i_24/ZN         NAND2_X1  Fall  0.5550 0.0220 0.0130 0.50193  3.93298  4.43491           2       57.2721                | 
|    i_64_194/i_22/A          XNOR2_X1  Fall  0.5550 0.0000 0.0130          2.12585                                                   | 
|    i_64_194/i_22/ZN         XNOR2_X1  Fall  0.5950 0.0400 0.0110 0.592308 1.54721  2.13952           1       57.2721                | 
|    i_64_194/p_0[5]                    Fall  0.5950 0.0000                                                                           | 
|    i_64_1_323/C1            AOI222_X1 Fall  0.5950 0.0000 0.0110          1.5329                                                    | 
|    i_64_1_323/ZN            AOI222_X1 Rise  0.6830 0.0880 0.0510 0.42588  1.70023  2.12611           1       57.2721                | 
|    i_64_1_322/A             INV_X1    Rise  0.6830 0.0000 0.0510          1.70023                                                   | 
|    i_64_1_322/ZN            INV_X1    Fall  0.7200 0.0370 0.0230 2.30253  10.9882  13.2908           7       57.2721                | 
|    i_64_197/multiplicand[5]           Fall  0.7200 0.0000                                                                           | 
|    i_64_197/i_179/A1        NOR2_X1   Fall  0.7210 0.0010 0.0230          1.41309                                                   | 
|    i_64_197/i_179/ZN        NOR2_X1   Rise  0.7740 0.0530 0.0370 1.41375  4.92568  6.33942           3       57.2721                | 
|    i_64_197/i_177/A3        OR3_X2    Rise  0.7740 0.0000 0.0370          1.67297                                                   | 
|    i_64_197/i_177/ZN        OR3_X2    Rise  0.8120 0.0380 0.0110 0.919865 4.99154  5.91141           2       57.2721                | 
|    i_64_197/i_175/A1        NOR3_X2   Rise  0.8120 0.0000 0.0110          3.36519                                                   | 
|    i_64_197/i_175/ZN        NOR3_X2   Fall  0.8210 0.0090 0.0100 0.506612 1.60595  2.11256           1       57.2721                | 
|    i_64_197/i_167/A4        NOR4_X1   Fall  0.8210 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1   Rise  0.9500 0.1290 0.0860 0.812214 5.49605  6.30827           3       56.1199                | 
|    i_64_197/i_161/A3        NOR3_X1   Rise  0.9500 0.0000 0.0860          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1   Fall  0.9690 0.0190 0.0220 0.739999 1.60595  2.34595           1       56.1199                | 
|    i_64_197/i_153/A4        NOR4_X1   Fall  0.9690 0.0000 0.0220          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1   Rise  1.1230 0.1540 0.1050 0.99364  7.32194  8.31558           3       55.3922                | 
|    i_64_197/i_147/A3        NOR3_X2   Rise  1.1230 0.0000 0.1050          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2   Fall  1.1390 0.0160 0.0230 1.35411  1.60595  2.96006           1       55.3922                | 
|    i_64_197/i_139/A4        NOR4_X1   Fall  1.1390 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1   Rise  1.2960 0.1570 0.1080 1.25338  7.32194  8.57532           3       55.3922                | 
|    i_64_197/i_133/A3        NOR3_X2   Rise  1.2960 0.0000 0.1080          3.44279                                                   | 
|    i_64_197/i_133/ZN        NOR3_X2   Fall  1.3120 0.0160 0.0240 1.45723  1.7368   3.19403           1       55.3922                | 
|    i_64_197/i_201/A1        NOR4_X1   Fall  1.3120 0.0000 0.0240          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1   Rise  1.4310 0.1190 0.1030 1.59218  6.43738  8.02957           4       54.6046                | 
|    i_64_197/i_109/A3        NOR3_X1   Rise  1.4310 0.0000 0.1030          1.6163                                                    | 
|    i_64_197/i_109/ZN        NOR3_X1   Fall  1.4510 0.0200 0.0250 0.998589 1.60595  2.60454           1       54.6046                | 
|    i_64_197/i_96/A4         NOR4_X1   Fall  1.4510 0.0000 0.0250          1.55423                                                   | 
|    i_64_197/i_96/ZN         NOR4_X1   Rise  1.6250 0.1740 0.1220 6.2213   3.87976  10.1011           2       56.4146                | 
|    i_64_197/i_82/A          XNOR2_X1  Rise  1.6260 0.0010 0.1220          2.23275                                                   | 
|    i_64_197/i_82/ZN         XNOR2_X1  Fall  1.6490 0.0230 0.0300 0.559728 1.63668  2.19641           1       56.4146                | 
|    i_64_197/p_0[28]                   Fall  1.6490 0.0000                                                                           | 
|    i_64_1_299/A1            AOI222_X1 Fall  1.6490 0.0000 0.0300          1.40277                                                   | 
|    i_64_1_299/ZN            AOI222_X1 Rise  1.7510 0.1020 0.0850 1.90539  5.01363  6.91901           3       56.4146                | 
|    i_64_1_298/A             INV_X1    Rise  1.7510 0.0000 0.0850          1.70023                                                   | 
|    i_64_1_298/ZN            INV_X1    Fall  1.7680 0.0170 0.0200 1.27174  2.58825  3.85999           2       51.7718                | 
|    i_64_203/p_1[59]                   Fall  1.7680 0.0000                                                                           | 
|    i_64_203/i_190/A1        OR4_X1    Fall  1.7680 0.0000 0.0200          0.748896                                                  | 
|    i_64_203/i_190/ZN        OR4_X1    Fall  1.8570 0.0890 0.0180 0.42588  1.70023  2.12611           1       51.7718                | 
|    i_64_203/i_189/A         INV_X1    Fall  1.8570 0.0000 0.0180          1.54936                                                   | 
|    i_64_203/i_189/ZN        INV_X1    Rise  1.8800 0.0230 0.0120 0.541476 3.31983  3.8613            2       51.7718                | 
|    i_64_203/i_188/A4        NAND4_X1  Rise  1.8800 0.0000 0.0120          1.65991                                                   | 
|    i_64_203/i_188/ZN        NAND4_X1  Fall  1.9230 0.0430 0.0260 0.909665 3.93298  4.84265           2       51.7718                | 
|    i_64_203/i_160/A         XNOR2_X1  Fall  1.9230 0.0000 0.0260          2.12585                                                   | 
|    i_64_203/i_160/ZN        XNOR2_X1  Fall  1.9690 0.0460 0.0110 0.42588  1.70023  2.12611           1       51.7718                | 
|    i_64_203/i_159/A         INV_X1    Fall  1.9690 0.0000 0.0110          1.54936                                                   | 
|    i_64_203/i_159/ZN        INV_X1    Rise  1.9840 0.0150 0.0080 0.498379 1.59903  2.09741           1       51.7718                | 
|    i_64_203/p_0[60]                   Rise  1.9840 0.0000                                                                           | 
|    i_64_1_138/A1            NAND2_X1  Rise  1.9840 0.0000 0.0080          1.59903                                                   | 
|    i_64_1_138/ZN            NAND2_X1  Fall  1.9970 0.0130 0.0160 0.42588  1.67072  2.0966            1       51.7718                | 
|    i_64_1_137/A             OAI21_X1  Fall  1.9970 0.0000 0.0160          1.51857                                                   | 
|    i_64_1_137/ZN            OAI21_X1  Rise  2.0210 0.0240 0.0260 0.647136 1.14029  1.78743           1       51.7718                | 
|    c_reg[60]/D              DFF_X1    Rise  2.0210 0.0000 0.0260          1.14029                                                   | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[60]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_c_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_c_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2440 50.987   54.8122  105.799           64      56.4146  AL   K        | 
|    c_reg[60]/CK       DFF_X1        Rise  0.0960 0.0420 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.0960 2.0960 | 
| library setup check                      | -0.0460 2.0500 | 
| data required time                       |  2.0500        | 
|                                          |                | 
| data required time                       |  2.0500        | 
| data arrival time                        | -2.0210        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0290        | 
-------------------------------------------------------------


 Timing Path to c_reg[58]/D 
  
 Path Start Point : a[0] 
 Path End Point   : c_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Fall  0.2000 0.0000 0.7070 0        0.77983  0.77983           1       55.5903  c             | 
|    drc_ipo_c56/A            CLKBUF_X1 Fall  0.2000 0.0000 0.7070          0.699202                                                  | 
|    drc_ipo_c56/Z            CLKBUF_X1 Fall  0.3740 0.1740 0.0420 4.83828  4.96109  9.79938           3       55.5903                | 
|    i_64_194/a[0]                      Fall  0.3740 0.0000                                                                           | 
|    i_64_194/i_127/A         INV_X1    Fall  0.3740 0.0000 0.0420          1.54936                                                   | 
|    i_64_194/i_127/ZN        INV_X1    Rise  0.4000 0.0260 0.0150 0.42588  1.6642   2.09008           1       57.2721                | 
|    i_64_194/i_126/A2        NAND2_X1  Rise  0.4000 0.0000 0.0150          1.6642                                                    | 
|    i_64_194/i_126/ZN        NAND2_X1  Fall  0.4200 0.0200 0.0110 0.538669 3.37708  3.91575           2       57.2721                | 
|    i_64_194/i_125/A         INV_X1    Fall  0.4200 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_125/ZN        INV_X1    Rise  0.4400 0.0200 0.0130 1.14593  3.22538  4.37131           2       57.2721                | 
|    i_64_194/i_124/A1        NAND2_X1  Rise  0.4400 0.0000 0.0130          1.59903                                                   | 
|    i_64_194/i_124/ZN        NAND2_X1  Fall  0.4590 0.0190 0.0110 0.757507 3.37708  4.13459           2       57.2721                | 
|    i_64_194/i_123/A         INV_X1    Fall  0.4590 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_123/ZN        INV_X1    Rise  0.4780 0.0190 0.0110 0.483678 3.22538  3.70906           2       57.2721                | 
|    i_64_194/i_122/A1        NAND2_X1  Rise  0.4780 0.0000 0.0110          1.59903                                                   | 
|    i_64_194/i_122/ZN        NAND2_X1  Fall  0.5020 0.0240 0.0160 1.7433   5.09155  6.83485           3       57.2721                | 
|    i_64_194/i_121/A         INV_X1    Fall  0.5020 0.0000 0.0160          1.54936                                                   | 
|    i_64_194/i_121/ZN        INV_X1    Rise  0.5330 0.0310 0.0200 2.82663  4.88958  7.71621           3       57.2721                | 
|    i_64_194/i_24/A1         NAND2_X1  Rise  0.5330 0.0000 0.0200          1.59903                                                   | 
|    i_64_194/i_24/ZN         NAND2_X1  Fall  0.5550 0.0220 0.0130 0.50193  3.93298  4.43491           2       57.2721                | 
|    i_64_194/i_22/A          XNOR2_X1  Fall  0.5550 0.0000 0.0130          2.12585                                                   | 
|    i_64_194/i_22/ZN         XNOR2_X1  Fall  0.5950 0.0400 0.0110 0.592308 1.54721  2.13952           1       57.2721                | 
|    i_64_194/p_0[5]                    Fall  0.5950 0.0000                                                                           | 
|    i_64_1_323/C1            AOI222_X1 Fall  0.5950 0.0000 0.0110          1.5329                                                    | 
|    i_64_1_323/ZN            AOI222_X1 Rise  0.6830 0.0880 0.0510 0.42588  1.70023  2.12611           1       57.2721                | 
|    i_64_1_322/A             INV_X1    Rise  0.6830 0.0000 0.0510          1.70023                                                   | 
|    i_64_1_322/ZN            INV_X1    Fall  0.7200 0.0370 0.0230 2.30253  10.9882  13.2908           7       57.2721                | 
|    i_64_197/multiplicand[5]           Fall  0.7200 0.0000                                                                           | 
|    i_64_197/i_179/A1        NOR2_X1   Fall  0.7210 0.0010 0.0230          1.41309                                                   | 
|    i_64_197/i_179/ZN        NOR2_X1   Rise  0.7740 0.0530 0.0370 1.41375  4.92568  6.33942           3       57.2721                | 
|    i_64_197/i_177/A3        OR3_X2    Rise  0.7740 0.0000 0.0370          1.67297                                                   | 
|    i_64_197/i_177/ZN        OR3_X2    Rise  0.8120 0.0380 0.0110 0.919865 4.99154  5.91141           2       57.2721                | 
|    i_64_197/i_175/A1        NOR3_X2   Rise  0.8120 0.0000 0.0110          3.36519                                                   | 
|    i_64_197/i_175/ZN        NOR3_X2   Fall  0.8210 0.0090 0.0100 0.506612 1.60595  2.11256           1       57.2721                | 
|    i_64_197/i_167/A4        NOR4_X1   Fall  0.8210 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1   Rise  0.9500 0.1290 0.0860 0.812214 5.49605  6.30827           3       56.1199                | 
|    i_64_197/i_161/A3        NOR3_X1   Rise  0.9500 0.0000 0.0860          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1   Fall  0.9690 0.0190 0.0220 0.739999 1.60595  2.34595           1       56.1199                | 
|    i_64_197/i_153/A4        NOR4_X1   Fall  0.9690 0.0000 0.0220          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1   Rise  1.1230 0.1540 0.1050 0.99364  7.32194  8.31558           3       55.3922                | 
|    i_64_197/i_147/A3        NOR3_X2   Rise  1.1230 0.0000 0.1050          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2   Fall  1.1390 0.0160 0.0230 1.35411  1.60595  2.96006           1       55.3922                | 
|    i_64_197/i_139/A4        NOR4_X1   Fall  1.1390 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1   Rise  1.2960 0.1570 0.1080 1.25338  7.32194  8.57532           3       55.3922                | 
|    i_64_197/i_133/A3        NOR3_X2   Rise  1.2960 0.0000 0.1080          3.44279                                                   | 
|    i_64_197/i_133/ZN        NOR3_X2   Fall  1.3120 0.0160 0.0240 1.45723  1.7368   3.19403           1       55.3922                | 
|    i_64_197/i_201/A1        NOR4_X1   Fall  1.3120 0.0000 0.0240          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1   Rise  1.4310 0.1190 0.1030 1.59218  6.43738  8.02957           4       54.6046                | 
|    i_64_197/i_65/B1         AOI21_X1  Rise  1.4310 0.0000 0.1030          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1  Fall  1.4650 0.0340 0.0310 0.675324 3.80404  4.47936           2       54.6046                | 
|    i_64_197/i_64/B2         OAI21_X1  Fall  1.4650 0.0000 0.0310          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1  Rise  1.5070 0.0420 0.0220 0.42588  1.70023  2.12611           1       54.6046                | 
|    i_64_197/i_63/A          INV_X1    Rise  1.5070 0.0000 0.0220          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1    Fall  1.5220 0.0150 0.0090 0.42588  3.80404  4.22992           2       54.6046                | 
|    i_64_197/i_58/A          XOR2_X1   Fall  1.5220 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1   Fall  1.5730 0.0510 0.0120 0.42588  1.63668  2.06256           1       54.6046                | 
|    i_64_197/p_0[22]                   Fall  1.5730 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1 Fall  1.5730 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1 Rise  1.6580 0.0850 0.0760 0.702411 5.01363  5.71604           3       54.6046                | 
|    i_64_1_286/A             INV_X1    Rise  1.6580 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1    Fall  1.6790 0.0210 0.0210 0.768866 4.35233  5.1212            3       54.6046                | 
|    i_64_203/p_1[53]                   Fall  1.6790 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2    Fall  1.6790 0.0000 0.0210          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2    Fall  1.7580 0.0790 0.0140 1.9821   3.40752  5.38962           2       54.6046                | 
|    i_64_203/i_195/A2        OR3_X2    Fall  1.7580 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2    Fall  1.8320 0.0740 0.0130 0.473031 3.25089  3.72392           1       51.7718                | 
|    i_64_203/i_194/A         INV_X2    Fall  1.8320 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2    Rise  1.8500 0.0180 0.0100 0.473031 5.45951  5.93254           2       51.7718                | 
|    i_64_203/i_169/A4        NAND4_X2  Rise  1.8500 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2  Fall  1.8940 0.0440 0.0270 1.40373  8.35275  9.75647           5       51.7718                | 
|    i_64_203/i_110/A3        OR3_X2    Fall  1.8940 0.0000 0.0270          1.60629                                                   | 
|    i_64_203/i_110/ZN        OR3_X2    Fall  1.9770 0.0830 0.0130 0.678559 3.34757  4.02613           2       51.7718                | 
|    i_64_203/i_109/B2        AOI21_X1  Fall  1.9770 0.0000 0.0130          1.40993                                                   | 
|    i_64_203/i_109/ZN        AOI21_X1  Rise  2.0110 0.0340 0.0230 0.42588  1.59903  2.02491           1       51.7718                | 
|    i_64_203/p_0[58]                   Rise  2.0110 0.0000                                                                           | 
|    i_64_1_134/A1            NAND2_X1  Rise  2.0110 0.0000 0.0230          1.59903                                                   | 
|    i_64_1_134/ZN            NAND2_X1  Fall  2.0280 0.0170 0.0160 0.42588  1.67072  2.0966            1       51.7718                | 
|    i_64_1_133/A             OAI21_X1  Fall  2.0280 0.0000 0.0160          1.51857                                                   | 
|    i_64_1_133/ZN            OAI21_X1  Rise  2.0510 0.0230 0.0250 0.42588  1.14029  1.56617           1       51.7718                | 
|    c_reg[58]/D              DFF_X1    Rise  2.0510 0.0000 0.0250          1.14029                                                   | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[58]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_c_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_c_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2440 50.987   54.8122  105.799           64      56.4146  AL   K        | 
|    c_reg[58]/CK       DFF_X1        Rise  0.1300 0.0760 0.2480          0.949653                                    OL            | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.1300 2.1300 | 
| library setup check                      | -0.0460 2.0840 | 
| data required time                       |  2.0840        | 
|                                          |                | 
| data required time                       |  2.0840        | 
| data arrival time                        | -2.0510        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0330        | 
-------------------------------------------------------------


 Timing Path to c_reg[63]/D 
  
 Path Start Point : a[0] 
 Path End Point   : c_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Fall  0.2000 0.0000 0.7070 0        0.77983  0.77983           1       55.5903  c             | 
|    drc_ipo_c56/A            CLKBUF_X1 Fall  0.2000 0.0000 0.7070          0.699202                                                  | 
|    drc_ipo_c56/Z            CLKBUF_X1 Fall  0.3740 0.1740 0.0420 4.83828  4.96109  9.79938           3       55.5903                | 
|    i_64_194/a[0]                      Fall  0.3740 0.0000                                                                           | 
|    i_64_194/i_127/A         INV_X1    Fall  0.3740 0.0000 0.0420          1.54936                                                   | 
|    i_64_194/i_127/ZN        INV_X1    Rise  0.4000 0.0260 0.0150 0.42588  1.6642   2.09008           1       57.2721                | 
|    i_64_194/i_126/A2        NAND2_X1  Rise  0.4000 0.0000 0.0150          1.6642                                                    | 
|    i_64_194/i_126/ZN        NAND2_X1  Fall  0.4200 0.0200 0.0110 0.538669 3.37708  3.91575           2       57.2721                | 
|    i_64_194/i_125/A         INV_X1    Fall  0.4200 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_125/ZN        INV_X1    Rise  0.4400 0.0200 0.0130 1.14593  3.22538  4.37131           2       57.2721                | 
|    i_64_194/i_124/A1        NAND2_X1  Rise  0.4400 0.0000 0.0130          1.59903                                                   | 
|    i_64_194/i_124/ZN        NAND2_X1  Fall  0.4590 0.0190 0.0110 0.757507 3.37708  4.13459           2       57.2721                | 
|    i_64_194/i_123/A         INV_X1    Fall  0.4590 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_123/ZN        INV_X1    Rise  0.4780 0.0190 0.0110 0.483678 3.22538  3.70906           2       57.2721                | 
|    i_64_194/i_122/A1        NAND2_X1  Rise  0.4780 0.0000 0.0110          1.59903                                                   | 
|    i_64_194/i_122/ZN        NAND2_X1  Fall  0.5020 0.0240 0.0160 1.7433   5.09155  6.83485           3       57.2721                | 
|    i_64_194/i_121/A         INV_X1    Fall  0.5020 0.0000 0.0160          1.54936                                                   | 
|    i_64_194/i_121/ZN        INV_X1    Rise  0.5330 0.0310 0.0200 2.82663  4.88958  7.71621           3       57.2721                | 
|    i_64_194/i_24/A1         NAND2_X1  Rise  0.5330 0.0000 0.0200          1.59903                                                   | 
|    i_64_194/i_24/ZN         NAND2_X1  Fall  0.5550 0.0220 0.0130 0.50193  3.93298  4.43491           2       57.2721                | 
|    i_64_194/i_22/A          XNOR2_X1  Fall  0.5550 0.0000 0.0130          2.12585                                                   | 
|    i_64_194/i_22/ZN         XNOR2_X1  Fall  0.5950 0.0400 0.0110 0.592308 1.54721  2.13952           1       57.2721                | 
|    i_64_194/p_0[5]                    Fall  0.5950 0.0000                                                                           | 
|    i_64_1_323/C1            AOI222_X1 Fall  0.5950 0.0000 0.0110          1.5329                                                    | 
|    i_64_1_323/ZN            AOI222_X1 Rise  0.6830 0.0880 0.0510 0.42588  1.70023  2.12611           1       57.2721                | 
|    i_64_1_322/A             INV_X1    Rise  0.6830 0.0000 0.0510          1.70023                                                   | 
|    i_64_1_322/ZN            INV_X1    Fall  0.7200 0.0370 0.0230 2.30253  10.9882  13.2908           7       57.2721                | 
|    i_64_197/multiplicand[5]           Fall  0.7200 0.0000                                                                           | 
|    i_64_197/i_179/A1        NOR2_X1   Fall  0.7210 0.0010 0.0230          1.41309                                                   | 
|    i_64_197/i_179/ZN        NOR2_X1   Rise  0.7740 0.0530 0.0370 1.41375  4.92568  6.33942           3       57.2721                | 
|    i_64_197/i_177/A3        OR3_X2    Rise  0.7740 0.0000 0.0370          1.67297                                                   | 
|    i_64_197/i_177/ZN        OR3_X2    Rise  0.8120 0.0380 0.0110 0.919865 4.99154  5.91141           2       57.2721                | 
|    i_64_197/i_175/A1        NOR3_X2   Rise  0.8120 0.0000 0.0110          3.36519                                                   | 
|    i_64_197/i_175/ZN        NOR3_X2   Fall  0.8210 0.0090 0.0100 0.506612 1.60595  2.11256           1       57.2721                | 
|    i_64_197/i_167/A4        NOR4_X1   Fall  0.8210 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1   Rise  0.9500 0.1290 0.0860 0.812214 5.49605  6.30827           3       56.1199                | 
|    i_64_197/i_161/A3        NOR3_X1   Rise  0.9500 0.0000 0.0860          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1   Fall  0.9690 0.0190 0.0220 0.739999 1.60595  2.34595           1       56.1199                | 
|    i_64_197/i_153/A4        NOR4_X1   Fall  0.9690 0.0000 0.0220          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1   Rise  1.1230 0.1540 0.1050 0.99364  7.32194  8.31558           3       55.3922                | 
|    i_64_197/i_147/A3        NOR3_X2   Rise  1.1230 0.0000 0.1050          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2   Fall  1.1390 0.0160 0.0230 1.35411  1.60595  2.96006           1       55.3922                | 
|    i_64_197/i_139/A4        NOR4_X1   Fall  1.1390 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1   Rise  1.2960 0.1570 0.1080 1.25338  7.32194  8.57532           3       55.3922                | 
|    i_64_197/i_133/A3        NOR3_X2   Rise  1.2960 0.0000 0.1080          3.44279                                                   | 
|    i_64_197/i_133/ZN        NOR3_X2   Fall  1.3120 0.0160 0.0240 1.45723  1.7368   3.19403           1       55.3922                | 
|    i_64_197/i_201/A1        NOR4_X1   Fall  1.3120 0.0000 0.0240          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1   Rise  1.4310 0.1190 0.1030 1.59218  6.43738  8.02957           4       54.6046                | 
|    i_64_197/i_109/A3        NOR3_X1   Rise  1.4310 0.0000 0.1030          1.6163                                                    | 
|    i_64_197/i_109/ZN        NOR3_X1   Fall  1.4510 0.0200 0.0250 0.998589 1.60595  2.60454           1       54.6046                | 
|    i_64_197/i_96/A4         NOR4_X1   Fall  1.4510 0.0000 0.0250          1.55423                                                   | 
|    i_64_197/i_96/ZN         NOR4_X1   Rise  1.6250 0.1740 0.1220 6.2213   3.87976  10.1011           2       56.4146                | 
|    i_64_197/i_82/A          XNOR2_X1  Rise  1.6260 0.0010 0.1220          2.23275                                                   | 
|    i_64_197/i_82/ZN         XNOR2_X1  Fall  1.6490 0.0230 0.0300 0.559728 1.63668  2.19641           1       56.4146                | 
|    i_64_197/p_0[28]                   Fall  1.6490 0.0000                                                                           | 
|    i_64_1_299/A1            AOI222_X1 Fall  1.6490 0.0000 0.0300          1.40277                                                   | 
|    i_64_1_299/ZN            AOI222_X1 Rise  1.7510 0.1020 0.0850 1.90539  5.01363  6.91901           3       56.4146                | 
|    i_64_1_298/A             INV_X1    Rise  1.7510 0.0000 0.0850          1.70023                                                   | 
|    i_64_1_298/ZN            INV_X1    Fall  1.7680 0.0170 0.0200 1.27174  2.58825  3.85999           2       51.7718                | 
|    i_64_203/p_1[59]                   Fall  1.7680 0.0000                                                                           | 
|    i_64_203/i_190/A1        OR4_X1    Fall  1.7680 0.0000 0.0200          0.748896                                                  | 
|    i_64_203/i_190/ZN        OR4_X1    Fall  1.8570 0.0890 0.0180 0.42588  1.70023  2.12611           1       51.7718                | 
|    i_64_203/i_189/A         INV_X1    Fall  1.8570 0.0000 0.0180          1.54936                                                   | 
|    i_64_203/i_189/ZN        INV_X1    Rise  1.8800 0.0230 0.0120 0.541476 3.31983  3.8613            2       51.7718                | 
|    i_64_203/i_188/A4        NAND4_X1  Rise  1.8800 0.0000 0.0120          1.65991                                                   | 
|    i_64_203/i_188/ZN        NAND4_X1  Fall  1.9230 0.0430 0.0260 0.909665 3.93298  4.84265           2       51.7718                | 
|    i_64_203/i_187/A         INV_X1    Fall  1.9230 0.0000 0.0260          1.54936                                                   | 
|    i_64_203/i_187/ZN        INV_X1    Rise  1.9550 0.0320 0.0190 1.51317  4.79545  6.30862           3       51.7718                | 
|    i_64_203/i_186/A1        NAND4_X1  Rise  1.9550 0.0000 0.0190          1.52136                                                   | 
|    i_64_203/i_186/ZN        NAND4_X1  Fall  1.9890 0.0340 0.0230 0.42588  3.26323  3.68911           2       51.7718                | 
|    i_64_203/p_0[63]                   Fall  1.9890 0.0000                                                                           | 
|    i_64_1_193/A1            NAND2_X1  Fall  1.9890 0.0000 0.0230          1.5292                                                    | 
|    i_64_1_193/ZN            NAND2_X1  Rise  2.0110 0.0220 0.0230 0.495635 1.70023  2.19587           1       51.7718                | 
|    i_64_1_192/A             INV_X1    Rise  2.0110 0.0000 0.0230          1.70023                                                   | 
|    i_64_1_192/ZN            INV_X1    Fall  2.0200 0.0090 0.0070 0.42588  1.14029  1.56617           1       51.7718                | 
|    c_reg[63]/D              DFF_X1    Fall  2.0200 0.0000 0.0070          1.06234                                                   | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[63]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_c_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_c_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2440 50.987   54.8122  105.799           64      56.4146  AL   K        | 
|    c_reg[63]/CK       DFF_X1        Rise  0.0960 0.0420 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.0960 2.0960 | 
| library setup check                      | -0.0160 2.0800 | 
| data required time                       |  2.0800        | 
|                                          |                | 
| data required time                       |  2.0800        | 
| data arrival time                        | -2.0200        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0600        | 
-------------------------------------------------------------


 Timing Path to c_reg[56]/D 
  
 Path Start Point : a[0] 
 Path End Point   : c_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Fall  0.2000 0.0000 0.7070 0        0.77983  0.77983           1       55.5903  c             | 
|    drc_ipo_c56/A            CLKBUF_X1 Fall  0.2000 0.0000 0.7070          0.699202                                                  | 
|    drc_ipo_c56/Z            CLKBUF_X1 Fall  0.3740 0.1740 0.0420 4.83828  4.96109  9.79938           3       55.5903                | 
|    i_64_194/a[0]                      Fall  0.3740 0.0000                                                                           | 
|    i_64_194/i_127/A         INV_X1    Fall  0.3740 0.0000 0.0420          1.54936                                                   | 
|    i_64_194/i_127/ZN        INV_X1    Rise  0.4000 0.0260 0.0150 0.42588  1.6642   2.09008           1       57.2721                | 
|    i_64_194/i_126/A2        NAND2_X1  Rise  0.4000 0.0000 0.0150          1.6642                                                    | 
|    i_64_194/i_126/ZN        NAND2_X1  Fall  0.4200 0.0200 0.0110 0.538669 3.37708  3.91575           2       57.2721                | 
|    i_64_194/i_125/A         INV_X1    Fall  0.4200 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_125/ZN        INV_X1    Rise  0.4400 0.0200 0.0130 1.14593  3.22538  4.37131           2       57.2721                | 
|    i_64_194/i_124/A1        NAND2_X1  Rise  0.4400 0.0000 0.0130          1.59903                                                   | 
|    i_64_194/i_124/ZN        NAND2_X1  Fall  0.4590 0.0190 0.0110 0.757507 3.37708  4.13459           2       57.2721                | 
|    i_64_194/i_123/A         INV_X1    Fall  0.4590 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_123/ZN        INV_X1    Rise  0.4780 0.0190 0.0110 0.483678 3.22538  3.70906           2       57.2721                | 
|    i_64_194/i_122/A1        NAND2_X1  Rise  0.4780 0.0000 0.0110          1.59903                                                   | 
|    i_64_194/i_122/ZN        NAND2_X1  Fall  0.5020 0.0240 0.0160 1.7433   5.09155  6.83485           3       57.2721                | 
|    i_64_194/i_121/A         INV_X1    Fall  0.5020 0.0000 0.0160          1.54936                                                   | 
|    i_64_194/i_121/ZN        INV_X1    Rise  0.5330 0.0310 0.0200 2.82663  4.88958  7.71621           3       57.2721                | 
|    i_64_194/i_24/A1         NAND2_X1  Rise  0.5330 0.0000 0.0200          1.59903                                                   | 
|    i_64_194/i_24/ZN         NAND2_X1  Fall  0.5550 0.0220 0.0130 0.50193  3.93298  4.43491           2       57.2721                | 
|    i_64_194/i_22/A          XNOR2_X1  Fall  0.5550 0.0000 0.0130          2.12585                                                   | 
|    i_64_194/i_22/ZN         XNOR2_X1  Fall  0.5950 0.0400 0.0110 0.592308 1.54721  2.13952           1       57.2721                | 
|    i_64_194/p_0[5]                    Fall  0.5950 0.0000                                                                           | 
|    i_64_1_323/C1            AOI222_X1 Fall  0.5950 0.0000 0.0110          1.5329                                                    | 
|    i_64_1_323/ZN            AOI222_X1 Rise  0.6830 0.0880 0.0510 0.42588  1.70023  2.12611           1       57.2721                | 
|    i_64_1_322/A             INV_X1    Rise  0.6830 0.0000 0.0510          1.70023                                                   | 
|    i_64_1_322/ZN            INV_X1    Fall  0.7200 0.0370 0.0230 2.30253  10.9882  13.2908           7       57.2721                | 
|    i_64_197/multiplicand[5]           Fall  0.7200 0.0000                                                                           | 
|    i_64_197/i_179/A1        NOR2_X1   Fall  0.7210 0.0010 0.0230          1.41309                                                   | 
|    i_64_197/i_179/ZN        NOR2_X1   Rise  0.7740 0.0530 0.0370 1.41375  4.92568  6.33942           3       57.2721                | 
|    i_64_197/i_177/A3        OR3_X2    Rise  0.7740 0.0000 0.0370          1.67297                                                   | 
|    i_64_197/i_177/ZN        OR3_X2    Rise  0.8120 0.0380 0.0110 0.919865 4.99154  5.91141           2       57.2721                | 
|    i_64_197/i_175/A1        NOR3_X2   Rise  0.8120 0.0000 0.0110          3.36519                                                   | 
|    i_64_197/i_175/ZN        NOR3_X2   Fall  0.8210 0.0090 0.0100 0.506612 1.60595  2.11256           1       57.2721                | 
|    i_64_197/i_167/A4        NOR4_X1   Fall  0.8210 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1   Rise  0.9500 0.1290 0.0860 0.812214 5.49605  6.30827           3       56.1199                | 
|    i_64_197/i_161/A3        NOR3_X1   Rise  0.9500 0.0000 0.0860          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1   Fall  0.9690 0.0190 0.0220 0.739999 1.60595  2.34595           1       56.1199                | 
|    i_64_197/i_153/A4        NOR4_X1   Fall  0.9690 0.0000 0.0220          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1   Rise  1.1230 0.1540 0.1050 0.99364  7.32194  8.31558           3       55.3922                | 
|    i_64_197/i_147/A3        NOR3_X2   Rise  1.1230 0.0000 0.1050          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2   Fall  1.1390 0.0160 0.0230 1.35411  1.60595  2.96006           1       55.3922                | 
|    i_64_197/i_139/A4        NOR4_X1   Fall  1.1390 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1   Rise  1.2960 0.1570 0.1080 1.25338  7.32194  8.57532           3       55.3922                | 
|    i_64_197/i_133/A3        NOR3_X2   Rise  1.2960 0.0000 0.1080          3.44279                                                   | 
|    i_64_197/i_133/ZN        NOR3_X2   Fall  1.3120 0.0160 0.0240 1.45723  1.7368   3.19403           1       55.3922                | 
|    i_64_197/i_201/A1        NOR4_X1   Fall  1.3120 0.0000 0.0240          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1   Rise  1.4310 0.1190 0.1030 1.59218  6.43738  8.02957           4       54.6046                | 
|    i_64_197/i_65/B1         AOI21_X1  Rise  1.4310 0.0000 0.1030          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1  Fall  1.4650 0.0340 0.0310 0.675324 3.80404  4.47936           2       54.6046                | 
|    i_64_197/i_64/B2         OAI21_X1  Fall  1.4650 0.0000 0.0310          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1  Rise  1.5070 0.0420 0.0220 0.42588  1.70023  2.12611           1       54.6046                | 
|    i_64_197/i_63/A          INV_X1    Rise  1.5070 0.0000 0.0220          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1    Fall  1.5220 0.0150 0.0090 0.42588  3.80404  4.22992           2       54.6046                | 
|    i_64_197/i_58/A          XOR2_X1   Fall  1.5220 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1   Fall  1.5730 0.0510 0.0120 0.42588  1.63668  2.06256           1       54.6046                | 
|    i_64_197/p_0[22]                   Fall  1.5730 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1 Fall  1.5730 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1 Rise  1.6580 0.0850 0.0760 0.702411 5.01363  5.71604           3       54.6046                | 
|    i_64_1_286/A             INV_X1    Rise  1.6580 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1    Fall  1.6790 0.0210 0.0210 0.768866 4.35233  5.1212            3       54.6046                | 
|    i_64_203/p_1[53]                   Fall  1.6790 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2    Fall  1.6790 0.0000 0.0210          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2    Fall  1.7580 0.0790 0.0140 1.9821   3.40752  5.38962           2       54.6046                | 
|    i_64_203/i_195/A2        OR3_X2    Fall  1.7580 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2    Fall  1.8320 0.0740 0.0130 0.473031 3.25089  3.72392           1       51.7718                | 
|    i_64_203/i_194/A         INV_X2    Fall  1.8320 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2    Rise  1.8500 0.0180 0.0100 0.473031 5.45951  5.93254           2       51.7718                | 
|    i_64_203/i_169/A4        NAND4_X2  Rise  1.8500 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2  Fall  1.8940 0.0440 0.0270 1.40373  8.35275  9.75647           5       51.7718                | 
|    i_64_203/i_105/B2        AOI21_X1  Fall  1.8940 0.0000 0.0270          1.40993                                                   | 
|    i_64_203/i_105/ZN        AOI21_X1  Rise  1.9360 0.0420 0.0250 0.706118 1.59903  2.30515           1       51.7718                | 
|    i_64_203/p_0[56]                   Rise  1.9360 0.0000                                                                           | 
|    i_64_1_130/A1            NAND2_X1  Rise  1.9360 0.0000 0.0250          1.59903                                                   | 
|    i_64_1_130/ZN            NAND2_X1  Fall  1.9530 0.0170 0.0160 0.42588  1.67072  2.0966            1       56.4146                | 
|    i_64_1_129/A             OAI21_X1  Fall  1.9530 0.0000 0.0160          1.51857                                                   | 
|    i_64_1_129/ZN            OAI21_X1  Rise  1.9770 0.0240 0.0250 0.497465 1.14029  1.63776           1       56.4146                | 
|    c_reg[56]/D              DFF_X1    Rise  1.9770 0.0000 0.0250          1.14029                                                   | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[56]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_c_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_c_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2440 50.987   54.8122  105.799           64      56.4146  AL   K        | 
|    c_reg[56]/CK       DFF_X1        Rise  0.0960 0.0420 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.0960 2.0960 | 
| library setup check                      | -0.0460 2.0500 | 
| data required time                       |  2.0500        | 
|                                          |                | 
| data required time                       |  2.0500        | 
| data arrival time                        | -1.9770        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0730        | 
-------------------------------------------------------------


 Timing Path to c_reg[55]/D 
  
 Path Start Point : a[0] 
 Path End Point   : c_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Fall  0.2000 0.0000 0.7070 0        0.77983  0.77983           1       55.5903  c             | 
|    drc_ipo_c56/A            CLKBUF_X1 Fall  0.2000 0.0000 0.7070          0.699202                                                  | 
|    drc_ipo_c56/Z            CLKBUF_X1 Fall  0.3740 0.1740 0.0420 4.83828  4.96109  9.79938           3       55.5903                | 
|    i_64_194/a[0]                      Fall  0.3740 0.0000                                                                           | 
|    i_64_194/i_127/A         INV_X1    Fall  0.3740 0.0000 0.0420          1.54936                                                   | 
|    i_64_194/i_127/ZN        INV_X1    Rise  0.4000 0.0260 0.0150 0.42588  1.6642   2.09008           1       57.2721                | 
|    i_64_194/i_126/A2        NAND2_X1  Rise  0.4000 0.0000 0.0150          1.6642                                                    | 
|    i_64_194/i_126/ZN        NAND2_X1  Fall  0.4200 0.0200 0.0110 0.538669 3.37708  3.91575           2       57.2721                | 
|    i_64_194/i_125/A         INV_X1    Fall  0.4200 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_125/ZN        INV_X1    Rise  0.4400 0.0200 0.0130 1.14593  3.22538  4.37131           2       57.2721                | 
|    i_64_194/i_124/A1        NAND2_X1  Rise  0.4400 0.0000 0.0130          1.59903                                                   | 
|    i_64_194/i_124/ZN        NAND2_X1  Fall  0.4590 0.0190 0.0110 0.757507 3.37708  4.13459           2       57.2721                | 
|    i_64_194/i_123/A         INV_X1    Fall  0.4590 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_123/ZN        INV_X1    Rise  0.4780 0.0190 0.0110 0.483678 3.22538  3.70906           2       57.2721                | 
|    i_64_194/i_122/A1        NAND2_X1  Rise  0.4780 0.0000 0.0110          1.59903                                                   | 
|    i_64_194/i_122/ZN        NAND2_X1  Fall  0.5020 0.0240 0.0160 1.7433   5.09155  6.83485           3       57.2721                | 
|    i_64_194/i_121/A         INV_X1    Fall  0.5020 0.0000 0.0160          1.54936                                                   | 
|    i_64_194/i_121/ZN        INV_X1    Rise  0.5330 0.0310 0.0200 2.82663  4.88958  7.71621           3       57.2721                | 
|    i_64_194/i_24/A1         NAND2_X1  Rise  0.5330 0.0000 0.0200          1.59903                                                   | 
|    i_64_194/i_24/ZN         NAND2_X1  Fall  0.5550 0.0220 0.0130 0.50193  3.93298  4.43491           2       57.2721                | 
|    i_64_194/i_22/A          XNOR2_X1  Fall  0.5550 0.0000 0.0130          2.12585                                                   | 
|    i_64_194/i_22/ZN         XNOR2_X1  Fall  0.5950 0.0400 0.0110 0.592308 1.54721  2.13952           1       57.2721                | 
|    i_64_194/p_0[5]                    Fall  0.5950 0.0000                                                                           | 
|    i_64_1_323/C1            AOI222_X1 Fall  0.5950 0.0000 0.0110          1.5329                                                    | 
|    i_64_1_323/ZN            AOI222_X1 Rise  0.6830 0.0880 0.0510 0.42588  1.70023  2.12611           1       57.2721                | 
|    i_64_1_322/A             INV_X1    Rise  0.6830 0.0000 0.0510          1.70023                                                   | 
|    i_64_1_322/ZN            INV_X1    Fall  0.7200 0.0370 0.0230 2.30253  10.9882  13.2908           7       57.2721                | 
|    i_64_197/multiplicand[5]           Fall  0.7200 0.0000                                                                           | 
|    i_64_197/i_179/A1        NOR2_X1   Fall  0.7210 0.0010 0.0230          1.41309                                                   | 
|    i_64_197/i_179/ZN        NOR2_X1   Rise  0.7740 0.0530 0.0370 1.41375  4.92568  6.33942           3       57.2721                | 
|    i_64_197/i_177/A3        OR3_X2    Rise  0.7740 0.0000 0.0370          1.67297                                                   | 
|    i_64_197/i_177/ZN        OR3_X2    Rise  0.8120 0.0380 0.0110 0.919865 4.99154  5.91141           2       57.2721                | 
|    i_64_197/i_175/A1        NOR3_X2   Rise  0.8120 0.0000 0.0110          3.36519                                                   | 
|    i_64_197/i_175/ZN        NOR3_X2   Fall  0.8210 0.0090 0.0100 0.506612 1.60595  2.11256           1       57.2721                | 
|    i_64_197/i_167/A4        NOR4_X1   Fall  0.8210 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1   Rise  0.9500 0.1290 0.0860 0.812214 5.49605  6.30827           3       56.1199                | 
|    i_64_197/i_161/A3        NOR3_X1   Rise  0.9500 0.0000 0.0860          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1   Fall  0.9690 0.0190 0.0220 0.739999 1.60595  2.34595           1       56.1199                | 
|    i_64_197/i_153/A4        NOR4_X1   Fall  0.9690 0.0000 0.0220          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1   Rise  1.1230 0.1540 0.1050 0.99364  7.32194  8.31558           3       55.3922                | 
|    i_64_197/i_147/A3        NOR3_X2   Rise  1.1230 0.0000 0.1050          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2   Fall  1.1390 0.0160 0.0230 1.35411  1.60595  2.96006           1       55.3922                | 
|    i_64_197/i_139/A4        NOR4_X1   Fall  1.1390 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1   Rise  1.2960 0.1570 0.1080 1.25338  7.32194  8.57532           3       55.3922                | 
|    i_64_197/i_133/A3        NOR3_X2   Rise  1.2960 0.0000 0.1080          3.44279                                                   | 
|    i_64_197/i_133/ZN        NOR3_X2   Fall  1.3120 0.0160 0.0240 1.45723  1.7368   3.19403           1       55.3922                | 
|    i_64_197/i_201/A1        NOR4_X1   Fall  1.3120 0.0000 0.0240          1.34349                                                   | 
|    i_64_197/i_201/ZN        NOR4_X1   Rise  1.4310 0.1190 0.1030 1.59218  6.43738  8.02957           4       54.6046                | 
|    i_64_197/i_65/B1         AOI21_X1  Rise  1.4310 0.0000 0.1030          1.647                                                     | 
|    i_64_197/i_65/ZN         AOI21_X1  Fall  1.4650 0.0340 0.0310 0.675324 3.80404  4.47936           2       54.6046                | 
|    i_64_197/i_64/B2         OAI21_X1  Fall  1.4650 0.0000 0.0310          1.55833                                                   | 
|    i_64_197/i_64/ZN         OAI21_X1  Rise  1.5070 0.0420 0.0220 0.42588  1.70023  2.12611           1       54.6046                | 
|    i_64_197/i_63/A          INV_X1    Rise  1.5070 0.0000 0.0220          1.70023                                                   | 
|    i_64_197/i_63/ZN         INV_X1    Fall  1.5220 0.0150 0.0090 0.42588  3.80404  4.22992           2       54.6046                | 
|    i_64_197/i_58/A          XOR2_X1   Fall  1.5220 0.0000 0.0090          2.18123                                                   | 
|    i_64_197/i_58/Z          XOR2_X1   Fall  1.5730 0.0510 0.0120 0.42588  1.63668  2.06256           1       54.6046                | 
|    i_64_197/p_0[22]                   Fall  1.5730 0.0000                                                                           | 
|    i_64_1_287/A1            AOI222_X1 Fall  1.5730 0.0000 0.0120          1.40277                                                   | 
|    i_64_1_287/ZN            AOI222_X1 Rise  1.6580 0.0850 0.0760 0.702411 5.01363  5.71604           3       54.6046                | 
|    i_64_1_286/A             INV_X1    Rise  1.6580 0.0000 0.0760          1.70023                                                   | 
|    i_64_1_286/ZN            INV_X1    Fall  1.6790 0.0210 0.0210 0.768866 4.35233  5.1212            3       54.6046                | 
|    i_64_203/p_1[53]                   Fall  1.6790 0.0000                                                                           | 
|    i_64_203/i_196/A2        OR3_X2    Fall  1.6790 0.0000 0.0210          1.5062                                                    | 
|    i_64_203/i_196/ZN        OR3_X2    Fall  1.7580 0.0790 0.0140 1.9821   3.40752  5.38962           2       54.6046                | 
|    i_64_203/i_195/A2        OR3_X2    Fall  1.7580 0.0000 0.0140          1.5062                                                    | 
|    i_64_203/i_195/ZN        OR3_X2    Fall  1.8320 0.0740 0.0130 0.473031 3.25089  3.72392           1       51.7718                | 
|    i_64_203/i_194/A         INV_X2    Fall  1.8320 0.0000 0.0130          2.94332                                                   | 
|    i_64_203/i_194/ZN        INV_X2    Rise  1.8500 0.0180 0.0100 0.473031 5.45951  5.93254           2       51.7718                | 
|    i_64_203/i_169/A4        NAND4_X2  Rise  1.8500 0.0000 0.0100          3.82142                                                   | 
|    i_64_203/i_169/ZN        NAND4_X2  Fall  1.8940 0.0440 0.0270 1.40373  8.35275  9.75647           5       51.7718                | 
|    i_64_203/i_168/A         INV_X1    Fall  1.8940 0.0000 0.0270          1.54936                                                   | 
|    i_64_203/i_168/ZN        INV_X1    Rise  1.9210 0.0270 0.0150 0.879278 3.14844  4.02772           2       51.7718                | 
|    i_64_203/i_101/A         AOI21_X1  Rise  1.9210 0.0000 0.0150          1.62635                                                   | 
|    i_64_203/i_101/ZN        AOI21_X1  Fall  1.9360 0.0150 0.0090 0.42588  1.59903  2.02491           1       51.7718                | 
|    i_64_203/p_0[55]                   Fall  1.9360 0.0000                                                                           | 
|    i_64_1_128/A1            NAND2_X1  Fall  1.9360 0.0000 0.0090          1.5292                                                    | 
|    i_64_1_128/ZN            NAND2_X1  Rise  1.9520 0.0160 0.0230 0.725778 1.67072  2.39649           1       51.7718                | 
|    i_64_1_127/A             OAI21_X1  Rise  1.9520 0.0000 0.0230          1.67072                                                   | 
|    i_64_1_127/ZN            OAI21_X1  Fall  1.9740 0.0220 0.0230 0.491283 1.14029  1.63157           1       56.4146                | 
|    c_reg[55]/D              DFF_X1    Fall  1.9740 0.0000 0.0230          1.06234                                                   | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[55]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_c_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_c_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2440 50.987   54.8122  105.799           64      56.4146  AL   K        | 
|    c_reg[55]/CK       DFF_X1        Rise  0.0960 0.0420 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.0960 2.0960 | 
| library setup check                      | -0.0230 2.0730 | 
| data required time                       |  2.0730        | 
|                                          |                | 
| data required time                       |  2.0730        | 
| data arrival time                        | -1.9740        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0990        | 
-------------------------------------------------------------


 Timing Path to c_reg[54]/D 
  
 Path Start Point : a[0] 
 Path End Point   : c_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Fall  0.2000 0.0000 0.7070 0        0.77983  0.77983           1       55.5903  c             | 
|    drc_ipo_c56/A            CLKBUF_X1 Fall  0.2000 0.0000 0.7070          0.699202                                                  | 
|    drc_ipo_c56/Z            CLKBUF_X1 Fall  0.3740 0.1740 0.0420 4.83828  4.96109  9.79938           3       55.5903                | 
|    i_64_194/a[0]                      Fall  0.3740 0.0000                                                                           | 
|    i_64_194/i_127/A         INV_X1    Fall  0.3740 0.0000 0.0420          1.54936                                                   | 
|    i_64_194/i_127/ZN        INV_X1    Rise  0.4000 0.0260 0.0150 0.42588  1.6642   2.09008           1       57.2721                | 
|    i_64_194/i_126/A2        NAND2_X1  Rise  0.4000 0.0000 0.0150          1.6642                                                    | 
|    i_64_194/i_126/ZN        NAND2_X1  Fall  0.4200 0.0200 0.0110 0.538669 3.37708  3.91575           2       57.2721                | 
|    i_64_194/i_125/A         INV_X1    Fall  0.4200 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_125/ZN        INV_X1    Rise  0.4400 0.0200 0.0130 1.14593  3.22538  4.37131           2       57.2721                | 
|    i_64_194/i_124/A1        NAND2_X1  Rise  0.4400 0.0000 0.0130          1.59903                                                   | 
|    i_64_194/i_124/ZN        NAND2_X1  Fall  0.4590 0.0190 0.0110 0.757507 3.37708  4.13459           2       57.2721                | 
|    i_64_194/i_123/A         INV_X1    Fall  0.4590 0.0000 0.0110          1.54936                                                   | 
|    i_64_194/i_123/ZN        INV_X1    Rise  0.4780 0.0190 0.0110 0.483678 3.22538  3.70906           2       57.2721                | 
|    i_64_194/i_122/A1        NAND2_X1  Rise  0.4780 0.0000 0.0110          1.59903                                                   | 
|    i_64_194/i_122/ZN        NAND2_X1  Fall  0.5020 0.0240 0.0160 1.7433   5.09155  6.83485           3       57.2721                | 
|    i_64_194/i_121/A         INV_X1    Fall  0.5020 0.0000 0.0160          1.54936                                                   | 
|    i_64_194/i_121/ZN        INV_X1    Rise  0.5330 0.0310 0.0200 2.82663  4.88958  7.71621           3       57.2721                | 
|    i_64_194/i_24/A1         NAND2_X1  Rise  0.5330 0.0000 0.0200          1.59903                                                   | 
|    i_64_194/i_24/ZN         NAND2_X1  Fall  0.5550 0.0220 0.0130 0.50193  3.93298  4.43491           2       57.2721                | 
|    i_64_194/i_22/A          XNOR2_X1  Fall  0.5550 0.0000 0.0130          2.12585                                                   | 
|    i_64_194/i_22/ZN         XNOR2_X1  Fall  0.5950 0.0400 0.0110 0.592308 1.54721  2.13952           1       57.2721                | 
|    i_64_194/p_0[5]                    Fall  0.5950 0.0000                                                                           | 
|    i_64_1_323/C1            AOI222_X1 Fall  0.5950 0.0000 0.0110          1.5329                                                    | 
|    i_64_1_323/ZN            AOI222_X1 Rise  0.6830 0.0880 0.0510 0.42588  1.70023  2.12611           1       57.2721                | 
|    i_64_1_322/A             INV_X1    Rise  0.6830 0.0000 0.0510          1.70023                                                   | 
|    i_64_1_322/ZN            INV_X1    Fall  0.7200 0.0370 0.0230 2.30253  10.9882  13.2908           7       57.2721                | 
|    i_64_197/multiplicand[5]           Fall  0.7200 0.0000                                                                           | 
|    i_64_197/i_179/A1        NOR2_X1   Fall  0.7210 0.0010 0.0230          1.41309                                                   | 
|    i_64_197/i_179/ZN        NOR2_X1   Rise  0.7740 0.0530 0.0370 1.41375  4.92568  6.33942           3       57.2721                | 
|    i_64_197/i_177/A3        OR3_X2    Rise  0.7740 0.0000 0.0370          1.67297                                                   | 
|    i_64_197/i_177/ZN        OR3_X2    Rise  0.8120 0.0380 0.0110 0.919865 4.99154  5.91141           2       57.2721                | 
|    i_64_197/i_175/A1        NOR3_X2   Rise  0.8120 0.0000 0.0110          3.36519                                                   | 
|    i_64_197/i_175/ZN        NOR3_X2   Fall  0.8210 0.0090 0.0100 0.506612 1.60595  2.11256           1       57.2721                | 
|    i_64_197/i_167/A4        NOR4_X1   Fall  0.8210 0.0000 0.0100          1.55423                                                   | 
|    i_64_197/i_167/ZN        NOR4_X1   Rise  0.9500 0.1290 0.0860 0.812214 5.49605  6.30827           3       56.1199                | 
|    i_64_197/i_161/A3        NOR3_X1   Rise  0.9500 0.0000 0.0860          1.6163                                                    | 
|    i_64_197/i_161/ZN        NOR3_X1   Fall  0.9690 0.0190 0.0220 0.739999 1.60595  2.34595           1       56.1199                | 
|    i_64_197/i_153/A4        NOR4_X1   Fall  0.9690 0.0000 0.0220          1.55423                                                   | 
|    i_64_197/i_153/ZN        NOR4_X1   Rise  1.1230 0.1540 0.1050 0.99364  7.32194  8.31558           3       55.3922                | 
|    i_64_197/i_147/A3        NOR3_X2   Rise  1.1230 0.0000 0.1050          3.44279                                                   | 
|    i_64_197/i_147/ZN        NOR3_X2   Fall  1.1390 0.0160 0.0230 1.35411  1.60595  2.96006           1       55.3922                | 
|    i_64_197/i_139/A4        NOR4_X1   Fall  1.1390 0.0000 0.0230          1.55423                                                   | 
|    i_64_197/i_139/ZN        NOR4_X1   Rise  1.2960 0.1570 0.1080 1.25338  7.32194  8.57532           3       55.3922                | 
|    i_64_197/i_53/B1         AOI21_X1  Rise  1.2960 0.0000 0.1080          1.647                                                     | 
|    i_64_197/i_53/ZN         AOI21_X1  Fall  1.3320 0.0360 0.0320 0.959249 3.93237  4.89162           2       55.3922                | 
|    i_64_197/i_52/A          INV_X1    Fall  1.3320 0.0000 0.0320          1.54936                                                   | 
|    i_64_197/i_52/ZN         INV_X1    Rise  1.3550 0.0230 0.0130 0.503868 1.67685  2.18072           1       55.3922                | 
|    i_64_197/i_51/B2         AOI21_X1  Rise  1.3550 0.0000 0.0130          1.67685                                                   | 
|    i_64_197/i_51/ZN         AOI21_X1  Fall  1.3770 0.0220 0.0150 0.888264 3.84775  4.73602           2       55.3922                | 
|    i_64_197/i_49/B2         OAI22_X1  Fall  1.3770 0.0000 0.0150          1.55047                                                   | 
|    i_64_197/i_49/ZN         OAI22_X1  Rise  1.4290 0.0520 0.0360 0.498379 2.57361  3.07199           1       55.3922                | 
|    i_64_197/i_48/B          XNOR2_X1  Rise  1.4290 0.0000 0.0360          2.57361                                                   | 
|    i_64_197/i_48/ZN         XNOR2_X1  Fall  1.4540 0.0250 0.0150 0.646425 1.63668  2.2831            1       54.6046                | 
|    i_64_197/p_0[19]                   Fall  1.4540 0.0000                                                                           | 
|    i_64_1_281/A1            AOI222_X1 Fall  1.4540 0.0000 0.0150          1.40277                                                   | 
|    i_64_1_281/ZN            AOI222_X1 Rise  1.5460 0.0920 0.0820 1.45255  5.01363  6.46617           3       54.6046                | 
|    i_64_1_280/A             INV_X1    Rise  1.5460 0.0000 0.0820          1.70023                                                   | 
|    i_64_1_280/ZN            INV_X1    Fall  1.5670 0.0210 0.0220 0.794008 4.2998   5.0938            3       54.6046                | 
|    i_64_203/p_1[50]                   Fall  1.5670 0.0000                                                                           | 
|    i_64_203/i_197/A2        OR4_X1    Fall  1.5670 0.0000 0.0220          0.831823                                                  | 
|    i_64_203/i_197/ZN        OR4_X1    Fall  1.6780 0.1110 0.0200 0.675324 2.68991  3.36523           2       51.7718                | 
|    i_64_203/i_104/A2        OR2_X1    Fall  1.6780 0.0000 0.0200          0.895446                                                  | 
|    i_64_203/i_104/ZN        OR2_X1    Fall  1.7490 0.0710 0.0180 3.02414  7.57182  10.596            5       51.7718                | 
|    i_64_203/i_100/A3        OR3_X1    Fall  1.7500 0.0010 0.0180          0.895841                                                  | 
|    i_64_203/i_100/ZN        OR3_X1    Fall  1.8410 0.0910 0.0160 0.866425 3.34757  4.21399           2       54.6046                | 
|    i_64_203/i_99/B2         AOI21_X1  Fall  1.8410 0.0000 0.0160          1.40993                                                   | 
|    i_64_203/i_99/ZN         AOI21_X1  Rise  1.8760 0.0350 0.0230 0.42588  1.59903  2.02491           1       54.6046                | 
|    i_64_203/p_0[54]                   Rise  1.8760 0.0000                                                                           | 
|    i_64_1_126/A1            NAND2_X1  Rise  1.8760 0.0000 0.0230          1.59903                                                   | 
|    i_64_1_126/ZN            NAND2_X1  Fall  1.8930 0.0170 0.0160 0.42588  1.67072  2.0966            1       54.6046                | 
|    i_64_1_125/A             OAI21_X1  Fall  1.8930 0.0000 0.0160          1.51857                                                   | 
|    i_64_1_125/ZN            OAI21_X1  Rise  1.9170 0.0240 0.0260 0.755202 1.14029  1.89549           1       54.6046                | 
|    c_reg[54]/D              DFF_X1    Rise  1.9170 0.0000 0.0260          1.14029                                                   | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[54]/CK 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.7070 3.38458  5.8592   9.24378           4       55.8371  c    K        | 
|    clk_gate_c_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.2480          1.8122                                      A             | 
|    clk_gate_c_reg/GCK CLKGATETST_X1 Rise  0.0540 0.0540 0.2440 50.987   54.8122  105.799           64      56.4146  AL   K        | 
|    c_reg[54]/CK       DFF_X1        Rise  0.0960 0.0420 0.2480          0.949653                                    L             | 
-------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock ideal network latency       |  0.0960 2.0960 | 
| library setup check                      | -0.0460 2.0500 | 
| data required time                       |  2.0500        | 
|                                          |                | 
| data required time                       |  2.0500        | 
| data arrival time                        | -1.9170        | 
| pessimism margin                         |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1330        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 374M, CVMEM - 1841M, PVMEM - 2637M)
