# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name mux_case_146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_146 \
    op interface \
    ports { mux_case_146 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name mux_case_045 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_045 \
    op interface \
    ports { mux_case_045 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name mux_case_148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_148 \
    op interface \
    ports { mux_case_148 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name mux_case_047 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_047 \
    op interface \
    ports { mux_case_047 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name mux_case_150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_150 \
    op interface \
    ports { mux_case_150 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name mux_case_049 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_049 \
    op interface \
    ports { mux_case_049 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name mux_case_152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_152 \
    op interface \
    ports { mux_case_152 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name mux_case_051 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_051 \
    op interface \
    ports { mux_case_051 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name mux_case_154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_154 \
    op interface \
    ports { mux_case_154 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name mux_case_053 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_053 \
    op interface \
    ports { mux_case_053 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name mux_case_156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_156 \
    op interface \
    ports { mux_case_156 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name mux_case_055 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_055 \
    op interface \
    ports { mux_case_055 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name retval_4_1_0_0_0_load107_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_4_1_0_0_0_load107_out \
    op interface \
    ports { retval_4_1_0_0_0_load107_out { O 16 vector } retval_4_1_0_0_0_load107_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name retval_4_0_0_0_0_load105_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_4_0_0_0_0_load105_out \
    op interface \
    ports { retval_4_0_0_0_0_load105_out { O 16 vector } retval_4_0_0_0_0_load105_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name retval_3_1_0_0_0_load103_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_3_1_0_0_0_load103_out \
    op interface \
    ports { retval_3_1_0_0_0_load103_out { O 16 vector } retval_3_1_0_0_0_load103_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name retval_3_0_0_0_0_load101_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_3_0_0_0_0_load101_out \
    op interface \
    ports { retval_3_0_0_0_0_load101_out { O 16 vector } retval_3_0_0_0_0_load101_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name retval_2_1_1_0_0_0_load99_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_2_1_1_0_0_0_load99_out \
    op interface \
    ports { retval_2_1_1_0_0_0_load99_out { O 16 vector } retval_2_1_1_0_0_0_load99_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name retval_2_1_0_0_0_0_load97_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_2_1_0_0_0_0_load97_out \
    op interface \
    ports { retval_2_1_0_0_0_0_load97_out { O 16 vector } retval_2_1_0_0_0_0_load97_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name retval_2_0_1_0_0_0_load95_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_2_0_1_0_0_0_load95_out \
    op interface \
    ports { retval_2_0_1_0_0_0_load95_out { O 16 vector } retval_2_0_1_0_0_0_load95_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name retval_2_0_0_0_0_0_load93_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_2_0_0_0_0_0_load93_out \
    op interface \
    ports { retval_2_0_0_0_0_0_load93_out { O 16 vector } retval_2_0_0_0_0_0_load93_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name retval_1_1_1_0_0_0_load91_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_1_1_1_0_0_0_load91_out \
    op interface \
    ports { retval_1_1_1_0_0_0_load91_out { O 16 vector } retval_1_1_1_0_0_0_load91_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name retval_1_1_0_0_0_0_load89_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_1_1_0_0_0_0_load89_out \
    op interface \
    ports { retval_1_1_0_0_0_0_load89_out { O 16 vector } retval_1_1_0_0_0_0_load89_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name retval_1_0_1_0_0_0_load87_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_1_0_1_0_0_0_load87_out \
    op interface \
    ports { retval_1_0_1_0_0_0_load87_out { O 16 vector } retval_1_0_1_0_0_0_load87_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name retval_1_0_0_0_0_0_load85_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_retval_1_0_0_0_0_0_load85_out \
    op interface \
    ports { retval_1_0_0_0_0_0_load85_out { O 16 vector } retval_1_0_0_0_0_0_load85_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName accelerator_flow_control_loop_pipe_sequential_init_U
set CompName accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


