<profile>

<section name = "Vivado HLS Report for 'softmax_latency_array_array_softmax_config28_s'" level="0">
<item name = "Date">Sun Nov 14 10:24:47 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.092, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9, 9, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 127, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 225, 6, -</column>
<column name="Memory">3, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">0, -, 387, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="myproject_axi_mul_18s_17ns_26_2_1_U2307">myproject_axi_mul_18s_17ns_26_2_1, 0, 1, 75, 2, 0</column>
<column name="myproject_axi_mul_18s_17ns_26_2_1_U2308">myproject_axi_mul_18s_17ns_26_2_1, 0, 1, 75, 2, 0</column>
<column name="myproject_axi_mul_18s_17ns_26_2_1_U2309">myproject_axi_mul_18s_17ns_26_2_1, 0, 1, 75, 2, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="exp_table4_U">softmax_latency_array_array_softmax_config28_s_exp_table4, 2, 0, 0, 0, 1024, 17, 1, 17408</column>
<column name="invert_table5_U">softmax_latency_array_array_softmax_config28_s_invert_tabb1s, 1, 0, 0, 0, 1024, 18, 1, 18432</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_11_fu_299_p2">+, 0, 0, 25, 18, 18</column>
<column name="ret_V_1_fu_285_p2">+, 0, 0, 26, 19, 19</column>
<column name="ret_V_fu_270_p2">+, 0, 0, 25, 18, 18</column>
<column name="io_acc_block_signal_op11">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op85">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_318_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_fu_336_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln340_fu_352_p3">select, 0, 0, 10, 1, 9</column>
<column name="select_ln388_fu_360_p3">select, 0, 0, 11, 1, 11</column>
<column name="y_V_3_fu_368_p3">select, 0, 0, 10, 1, 10</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln340_1_fu_330_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln340_fu_324_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln786_fu_312_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="exp_res_0_V_reg_453">17, 0, 17, 0</column>
<column name="exp_res_1_V_reg_459">17, 0, 17, 0</column>
<column name="exp_res_2_V_reg_470">17, 0, 17, 0</column>
<column name="inv_exp_sum_V_reg_493">18, 0, 18, 0</column>
<column name="ret_V_reg_477">18, 0, 18, 0</column>
<column name="tmp_data_0_V_reg_520">16, 0, 16, 0</column>
<column name="tmp_data_1_V_reg_525">16, 0, 16, 0</column>
<column name="tmp_data_2_V_reg_530">16, 0, 16, 0</column>
<column name="y_V_1_reg_433">10, 0, 10, 0</column>
<column name="y_V_2_reg_438">10, 0, 10, 0</column>
<column name="y_V_2_reg_438_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="y_V_3_reg_483">10, 0, 10, 0</column>
<column name="y_V_reg_428">10, 0, 10, 0</column>
<column name="exp_res_0_V_reg_453">64, 32, 17, 0</column>
<column name="exp_res_1_V_reg_459">64, 32, 17, 0</column>
<column name="exp_res_2_V_reg_470">64, 32, 17, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="data_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="data_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="data_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="res_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="res_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="res_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, softmax_latency&lt;array,array,softmax_config28&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 16, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 16, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 16, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
</table>
</item>
</section>
</profile>
