input: |

source: |
  transfer:
      out 2
      in 1
      store *2
      iret
  
  print:
      movh
      store *2
      load 16
      store *3
  
      ei
      char:
          load *2
          load *3
          dec
          store *3
          jne char
      di
      ret
  
  _start:
    func transfer
    store *0
    timer 7

    load 'H'
    call print
    load 'e'
    call print
    load 'l'
    call print
    load 'l'
    call print
    load 'o'
    call print
    load ' '
    call print
    load 'w'
    call print
    load 'o'
    call print
    load 'r'
    call print
    load 'l'
    call print
    load 'd'
    call print
    load '!'
    call print
    load 0
    call print

    halt


machine_code: |-
  [{"_start": 16},
   {"index": 0, "opcode": "out", "arg": 2},
   {"index": 1, "opcode": "in", "arg": 1},
   {"index": 2, "opcode": "store", "arg": "*2"},
   {"index": 3, "opcode": "iret"},
   {"index": 4, "opcode": "movh"},
   {"index": 5, "opcode": "store", "arg": "*2"},
   {"index": 6, "opcode": "load", "arg": 16},
   {"index": 7, "opcode": "store", "arg": "*3"},
   {"index": 8, "opcode": "ei"},
   {"index": 9, "opcode": "load", "arg": "*2"},
   {"index": 10, "opcode": "load", "arg": "*3"},
   {"index": 11, "opcode": "dec"},
   {"index": 12, "opcode": "store", "arg": "*3"},
   {"index": 13, "opcode": "jne", "arg": 9},
   {"index": 14, "opcode": "di"},
   {"index": 15, "opcode": "ret"},
   {"index": 16, "opcode": "func", "arg": 0},
   {"index": 17, "opcode": "store", "arg": "*0"},
   {"index": 18, "opcode": "timer", "arg": 7},
   {"index": 19, "opcode": "load", "arg": 72},
   {"index": 20, "opcode": "call", "arg": 4},
   {"index": 21, "opcode": "load", "arg": 101},
   {"index": 22, "opcode": "call", "arg": 4},
   {"index": 23, "opcode": "load", "arg": 108},
   {"index": 24, "opcode": "call", "arg": 4},
   {"index": 25, "opcode": "load", "arg": 108},
   {"index": 26, "opcode": "call", "arg": 4},
   {"index": 27, "opcode": "load", "arg": 111},
   {"index": 28, "opcode": "call", "arg": 4},
   {"index": 29, "opcode": "load", "arg": 32},
   {"index": 30, "opcode": "call", "arg": 4},
   {"index": 31, "opcode": "load", "arg": 119},
   {"index": 32, "opcode": "call", "arg": 4},
   {"index": 33, "opcode": "load", "arg": 111},
   {"index": 34, "opcode": "call", "arg": 4},
   {"index": 35, "opcode": "load", "arg": 114},
   {"index": 36, "opcode": "call", "arg": 4},
   {"index": 37, "opcode": "load", "arg": 108},
   {"index": 38, "opcode": "call", "arg": 4},
   {"index": 39, "opcode": "load", "arg": 100},
   {"index": 40, "opcode": "call", "arg": 4},
   {"index": 41, "opcode": "load", "arg": 33},
   {"index": 42, "opcode": "call", "arg": 4},
   {"index": 43, "opcode": "load", "arg": 0},
   {"index": 44, "opcode": "call", "arg": 4},
   {"index": 45, "opcode": "halt"}]

output: |
  Hello world!

  ticks_count: 4762
  instructions_count: 1992

out_processor: |
  DEBUG: [16: func 0] - TICK: 0 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [17: store *0] - TICK: 1 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 0
  DEBUG: [18: timer 7] - TICK: 2 | ACC: 0 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [19: load 72] - TICK: 3 | ACC: 72 | BUF: 0 | STACK: 0 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [20: call 4] - TICK: 4 | ACC: 72 | BUF: 0 | STACK: -1 | ADDR: -1 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': True, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [20: call 4] - TICK: 5 | ACC: 72 | BUF: 72 | STACK: -1 | ADDR: -1 | ALU_OUT: 72 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [20: call 4] - TICK: 6 | ACC: 20 | BUF: 72 | STACK: -1 | ADDR: -1 | ALU_OUT: 20 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [20: call 4] - TICK: 7 | ACC: 72 | BUF: 72 | STACK: -1 | ADDR: -1 | ALU_OUT: 72 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [4: movh ] - TICK: 8 | ACC: 1207959552 | BUF: 72 | STACK: -1 | ADDR: -1 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [5: store *2] - TICK: 9 | ACC: 1207959552 | BUF: 72 | STACK: -1 | ADDR: 2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [6: load 16] - TICK: 10 | ACC: 16 | BUF: 72 | STACK: -1 | ADDR: 2 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [7: store *3] - TICK: 11 | ACC: 16 | BUF: 72 | STACK: -1 | ADDR: 3 | ALU_OUT: 16 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [8: ei ] - TICK: 12 | ACC: 16 | BUF: 72 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [9: load *2] - TICK: 13 | ACC: 1207959552 | BUF: 72 | STACK: -1 | ADDR: 2 | ALU_OUT: 1207959552 | MEM_OUT: 1207959552 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [9: load *2] - TICK: 14 | ACC: 1207959552 | BUF: 72 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 15 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 16 | ACC: 10 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 17 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 18 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 19 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 20 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 21 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: in 1] - TICK: 22 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: store *2] - TICK: 23 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 24 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 25 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: 1207959552 | MEM_OUT: 1207959552 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 26 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 27 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 28 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 10 | MEM_OUT: 10 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [3: iret ] - TICK: 29 | ACC: 1207959552 | BUF: 1207959552 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [10: load *3] - TICK: 30 | ACC: 16 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 16 | MEM_OUT: 16 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: dec ] - TICK: 31 | ACC: 15 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: store *3] - TICK: 32 | ACC: 15 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 15 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: jne 9] - TICK: 33 | ACC: 15 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: jne 9] - TICK: 34 | ACC: 15 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [9: load *2] - TICK: 35 | ACC: 1207959552 | BUF: 1207959552 | STACK: -1 | ADDR: 2 | ALU_OUT: 1207959552 | MEM_OUT: 1207959552 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [9: load *2] - TICK: 36 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 37 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 38 | ACC: 10 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 39 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 40 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 41 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 42 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 43 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: in 1] - TICK: 44 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: store *2] - TICK: 45 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 46 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 47 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: 1207959552 | MEM_OUT: 1207959552 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 48 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 49 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 50 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 10 | MEM_OUT: 10 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [3: iret ] - TICK: 51 | ACC: 1207959552 | BUF: 1207959552 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [10: load *3] - TICK: 52 | ACC: 15 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 15 | MEM_OUT: 15 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: dec ] - TICK: 53 | ACC: 14 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: store *3] - TICK: 54 | ACC: 14 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 14 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: jne 9] - TICK: 55 | ACC: 14 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: jne 9] - TICK: 56 | ACC: 14 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [9: load *2] - TICK: 57 | ACC: 1207959552 | BUF: 1207959552 | STACK: -1 | ADDR: 2 | ALU_OUT: 1207959552 | MEM_OUT: 1207959552 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [9: load *2] - TICK: 58 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 59 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 60 | ACC: 10 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 10 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 61 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 62 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 63 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [9: load *2] - TICK: 64 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [0: out 2] - TICK: 65 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [1: in 1] - TICK: 66 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 0 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [2: store *2] - TICK: 67 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: 2 | ALU_OUT: 1207959552 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 68 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: -3 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 69 | ACC: 1207959552 | BUF: 1207959552 | STACK: -3 | ADDR: -3 | ALU_OUT: 1207959552 | MEM_OUT: 1207959552 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 70 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -3 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 71 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: Interrupt! [3: iret ] - TICK: 72 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: 10 | MEM_OUT: 10 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
  INFO: Return from interruption!
  DEBUG: [3: iret ] - TICK: 73 | ACC: 1207959552 | BUF: 1207959552 | STACK: -1 | ADDR: -2 | ALU_OUT: -1 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [10: load *3] - TICK: 74 | ACC: 14 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 14 | MEM_OUT: 14 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [11: dec ] - TICK: 75 | ACC: 13 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 13 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [12: store *3] - TICK: 76 | ACC: 13 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 13 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: jne 9] - TICK: 77 | ACC: 13 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [13: jne 9] - TICK: 78 | ACC: 13 | BUF: 1207959552 | STACK: -1 | ADDR: 3 | ALU_OUT: 0 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  DEBUG: [9: load *2] - TICK: 79 | ACC: 1207959552 | BUF: 1207959552 | STACK: -1 | ADDR: 2 | ALU_OUT: 1207959552 | MEM_OUT: 1207959552 | FLAGS: {'z': False, 'n': False} | EI: True | INT_ADDRESS: 0 | TIMER: 7
  INFO: Interruption Request!
  DEBUG: Interrupt! [9: load *2] - TICK: 80 | ACC: 1207959552 | BUF: 1207959552 | STACK: -2 | ADDR: -2 | ALU_OUT: -2 | MEM_OUT: 0 | FLAGS: {'z': False, 'n': False} | EI: False | INT_ADDRESS: 0 | TIMER: 7
