## ğŸ‘‹ About Me

ğŸ“ BE 3rd Year Electronics & Communication Engineering Student (CGPA: 8.0)

ğŸ”¬ Passionate about VLSI Design, RTL Development, Digital IC Design & Processor Architecture

ğŸ’¡ Mini Project:
â€¢ Design and Implementation of Radix-8 Booth Multiplier using Verilog  
â€¢ Successfully implemented and verified on DE10-Standard FPGA (Intel Quartus)

ğŸš€ Currently Working On:
â€¢ RISC-V Processor Design (Major Project)
â€¢ RTL Design & Simulation
â€¢ Learning Cadence EDA Tools for ASIC Design Flow

ğŸ› ï¸ Technical Skills:
â€¢ Verilog HDL
â€¢ Digital Design & Computer Architecture
â€¢ Intel Quartus (FPGA Design & Synthesis)
â€¢ Cadence (Currently Learning â€“ RTL to GDS Flow)

ğŸ¯ Career Objective:
Aspiring VLSI / Hardware Design Engineer seeking internship opportunities in semiconductor companies like NVIDIA, Qualcomm, TSMC and other core hardware firms.

ğŸ“« Open to collaboration in RTL Design, FPGA projects, and Processor Design.
