Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HOMEWORK2
Version: D-2010.03
Date   : Thu Jun 22 21:30:24 2017
****************************************

Operating Conditions: ss_1v62_125c   Library: ss_1v62_125c
Wire Load Model Mode: top

  Startpoint: A[25] (input port)
  Endpoint: CLZ_A[0] (output port)
  Path Group: default
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  A[25] (in)                               0.00       0.00 f
  U72/Y (NOR2X4)                           0.10       0.10 r
  U52/Y (NAND2X4)                          0.10       0.19 f
  U53/Y (NOR2X4)                           0.12       0.31 r
  U57/Y (AND3X4)                           0.24       0.55 r
  U60/Y (INVX4)                            0.06       0.60 f
  U63/Y (NAND3X1)                          0.10       0.70 r
  U66/Y (NAND4X1)                          0.14       0.84 f
  U68/Y (NAND4X1)                          0.15       0.98 r
  U69/Y (NAND4X1)                          0.11       1.09 f
  U71/Y (OAI2BB1XL)                        0.08       1.17 r
  CLZ_A[0] (out)                           0.00       1.17 r
  data arrival time                                   1.17

  max_delay                                1.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.17


1
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : HOMEWORK2
Version: D-2010.03
Date   : Thu Jun 22 21:30:24 2017
****************************************

Operating Conditions: ss_1v62_125c   Library: ss_1v62_125c
Wire Load Model Mode: top

  Startpoint: A[31] (input port)
  Endpoint: CLZ_A[4] (output port)
  Path Group: (none)
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 r
  A[31] (in)                               0.00       0.00 r
  U170/Y (NOR3X1)                          0.04       0.04 f
  CLZ_A[4] (out)                           0.00       0.04 f
  data arrival time                                   0.04
  -----------------------------------------------------------
  (Path is unconstrained)


1
