Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Mar 11 09:21:49 2024
| Host         : DESKTOP-FVC51P8 running 64-bit major release  (build 9200)
| Command      : report_drc -file Top_Module_drc_opted.rpt -pb Top_Module_drc_opted.pb -rpx Top_Module_drc_opted.rpx
| Design       : Top_Module
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 3
+----------+------------------+-----------------------------------------------------+------------+
| Rule     | Severity         | Description                                         | Violations |
+----------+------------------+-----------------------------------------------------+------------+
| HDPR-8   | Critical Warning | Reconfigurable logic that may need initialization   | 1          |
| RTSTAT-3 | Critical Warning | Unplaced terminals on nets                          | 1          |
| CFGBVS-1 | Warning          | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
+----------+------------------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
HDPR-8#1 Critical Warning
Reconfigurable logic that may need initialization  
1 cells with INIT values are found without resets inside the Pblock 'pblock_Mult'. Without a reset the INIT value will not be loaded during Dynamic Function eXchange. To fix this issue do one of the following: 1) set the Pblock property RESET_AFTER_RECONFIG=TRUE on the Pblock. Using this constraint requires that the Pblock RANGEs be frame aligned. 2) add a reset to each cell that can be held during and released after a Dynamic Function eXchange. The following is a list of cells (up to the first 15) with INIT values that need to have resets:
	Mult/ap_CS_fsm_reg[0] (1'b1)
Mult/ap_CS_fsm_reg[0]
Related violations: <none>

RTSTAT-3#1 Critical Warning
Unplaced terminals on nets  
73 net(s) have unplaced terminals. The problem bus(es) and/or net(s) are Mult/GND_HD_Inserted_Net_out_V_4_, Mult/GND_HD_Inserted_Net_out_V_5_,
Mult/GND_HD_Inserted_Net_out_V_6_, Mult/GND_HD_Inserted_Net_out_V_7_,
Mult/divider_udiv_4ns_bkb_U1/divider_udiv_4ns_bkb_div_U/divider_udiv_4ns_bkb_div_u_0/Q[3:0],
Mult/VCC_HD_Inserted_Net_mult_or_div, Mult/ap_CS_fsm[1]_i_2_n_0,
Mult/ap_CS_fsm_reg_n_0_[0], Mult/ap_CS_fsm_reg_n_0_[1],
Mult/ap_CS_fsm_reg_n_0_[2], Mult/ap_CS_fsm_reg_n_0_[3],
Mult/ap_CS_fsm_reg_n_0_[4], Mult/ap_CS_fsm_reg_n_0_[5],
Mult/ap_CS_fsm_reg_n_0_[6], Mult/ap_NS_fsm[1:0] (the first 15 of 46 listed), GLOBAL_LOGIC0, GLOBAL_LOGIC1.
Related violations: <none>

CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>


