

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Aug 18 02:22:08 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.328 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |   366154|   368584| 1.831 ms | 1.843 ms |  54714|  99122| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |                                                              |                                                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |                           Instance                           |                            Module                           |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s        |    21241|    99121|  0.106 ms |  0.496 ms |  21241|  99121|   none   |
        |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_config40_U0  |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_config40_s  |    44826|    80101|  0.224 ms |  0.401 ms |  44826|  80101|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_s       |    28711|    78301|  0.144 ms |  0.392 ms |  28711|  78301|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_s       |     9289|    39313| 46.445 us |  0.197 ms |   9289|  39313|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_s       |    15601|    54241| 78.005 us |  0.271 ms |  15601|  54241|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_s        |    15661|    65251| 78.305 us |  0.326 ms |  15661|  65251|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_s       |     3226|    38451| 16.130 us |  0.192 ms |   3226|  38451|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_s       |     4681|    34705| 23.405 us |  0.174 ms |   4681|  34705|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_s       |     7921|    46561| 39.605 us |  0.233 ms |   7921|  46561|   none   |
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_U0            |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_s            |     2564|     2564| 12.820 us | 12.820 us |   2564|   2564|   none   |
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config49_U0            |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config49_s            |      514|      514|  2.570 us |  2.570 us |    514|    514|   none   |
        |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0          |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_s          |     5462|     5462| 27.310 us | 27.310 us |   5462|   5462|   none   |
        |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config26_U0          |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config26_s          |    11978|    11978| 59.890 us | 59.890 us |  11978|  11978|   none   |
        |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0          |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s          |    25537|    25537|  0.128 ms |  0.128 ms |  25537|  25537|   none   |
        |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0             |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_s             |    12322|    12322| 61.610 us | 61.610 us |  12322|  12322|   none   |
        |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config8_U0           |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config8_s           |    54713|    54713|  0.274 ms |  0.274 ms |  54713|  54713|   none   |
        |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config53_U0            |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config53_s            |      259|      259|  1.295 us |  1.295 us |    259|    259|   none   |
        |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0         |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s         |    12324|    12324| 61.620 us | 61.620 us |  12324|  12324|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_476_U0      |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_476        |    49284|    49284|  0.246 ms |  0.246 ms |  49284|  49284|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_477_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_477       |    24196|    24196|  0.121 ms |  0.121 ms |  24196|  24196|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_478_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_478       |    24196|    24196|  0.121 ms |  0.121 ms |  24196|  24196|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_479_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_479       |    11652|    11652| 58.260 us | 58.260 us |  11652|  11652|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_480_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_480       |    11652|    11652| 58.260 us | 58.260 us |  11652|  11652|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_s                 |    14395|    14395| 71.975 us | 71.975 us |  14395|  14395|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_481_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_481       |     5380|     5380| 26.900 us | 26.900 us |   5380|   5380|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_482_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_482       |     5380|     5380| 26.900 us | 26.900 us |   5380|   5380|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_483_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_483       |     2308|     2308| 11.540 us | 11.540 us |   2308|   2308|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_484_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_484       |     2308|     2308| 11.540 us | 11.540 us |   2308|   2308|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_485_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_485       |      260|      260|  1.300 us |  1.300 us |    260|    260|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_486_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_486       |      260|      260|  1.300 us |  1.300 us |    260|    260|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_s                 |    13923|    13923| 69.615 us | 69.615 us |  13923|  13923|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_s                 |    27843|    27843|  0.139 ms |  0.139 ms |  27843|  27843|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_s                 |     7683|     7683| 38.415 us | 38.415 us |   7683|   7683|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_s                 |    15363|    15363| 76.815 us | 76.815 us |  15363|  15363|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_s                 |     4611|     4611| 23.055 us | 23.055 us |   4611|   4611|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_s                 |     9219|     9219| 46.095 us | 46.095 us |   9219|   9219|   none   |
        |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_U0        |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_s        |        1|        1|  5.000 ns |  5.000 ns |      1|      1| function |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_s                 |     3203|     3203| 16.015 us | 16.015 us |   3203|   3203|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_s                 |     6403|     6403| 32.015 us | 32.015 us |   6403|   6403|   none   |
        |Block_ap_fixed_base_exit3121_proc_U0                          |Block_ap_fixed_base_exit3121_proc                            |        0|        0|    0 ns   |    0 ns   |      0|      0|   none   |
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       83|    -|
|FIFO                 |       86|      -|     1792|     3144|    -|
|Instance             |      475|  14110|   647293|   956051|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      198|    -|
|Register             |        -|      -|       33|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |      561|  14110|   649118|   959476|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       38|    618|       82|      243|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |       12|    206|       27|       81|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+--------+-----+
    |                           Instance                           |                            Module                           | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+--------+-----+
    |Block_ap_fixed_base_exit3121_proc_U0                          |Block_ap_fixed_base_exit3121_proc                            |        0|      0|       2|      11|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_s       |        0|   1536|   37444|  175028|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_s       |        0|    768|   32196|   51770|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_s       |        0|   1536|   61890|  101944|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_s       |        0|   1024|   59908|   45785|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_s       |        0|   2048|  115202|   88879|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_s       |        0|   1024|  111266|   39820|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config4_s        |      285|   1280|   22430|  243046|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_s        |      171|    768|   24056|   88057|    0|
    |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_config40_U0  |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_config40_s  |        7|   2048|  141488|   60252|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_U0            |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_s            |        0|   1024|   16758|   18100|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config49_U0            |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config49_s            |        0|   1024|   16690|   18065|    0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config53_U0            |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config53_s            |        1|      4|     103|     177|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_477_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_477       |        0|      2|     154|     228|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_478_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_478       |        0|      2|     154|     228|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_479_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_479       |        0|      2|     153|     227|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_480_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_480       |        0|      2|     153|     227|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_481_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_481       |        0|      2|     152|     226|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_482_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_482       |        0|      2|     152|     226|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_483_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_483       |        0|      2|     151|     225|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_484_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_484       |        0|      2|     150|     216|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_485_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_485       |        0|      2|     147|     213|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_486_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_486       |        0|      2|     148|     222|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_476_U0      |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_476        |        0|      2|     155|     229|    0|
    |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0         |normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s         |        0|      4|     156|     241|    0|
    |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_U0          |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config17_s          |        3|      0|     134|    1315|    0|
    |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config26_U0          |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config26_s          |        3|      0|     162|    2177|    0|
    |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_U0          |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config35_s          |        3|      0|     220|    3901|    0|
    |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config8_U0           |pooling_me_ap_fixed_ap_fixed_32_16_5_3_0_config8_s           |        2|      0|     186|     927|    0|
    |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_U0        |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_s        |        0|      0|       3|      86|    0|
    |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0             |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_s             |        0|      0|    1391|    1220|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config56_s                 |        0|      0|      90|     370|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_s                 |        0|      0|     122|     524|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_s                 |        0|      0|     201|     867|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_s                 |        0|      0|     193|     859|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_s                 |        0|      0|     353|    1579|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_s                 |        0|      0|     349|    1579|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_s                 |        0|      0|     669|    2343|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_s                 |        0|      0|     661|    2331|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_s                 |        0|      0|    1301|    2331|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+--------+-----+
    |Total                                                         |                                                             |      475|  14110|  647293|  956051|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |layer12_out_V_V_U  |        2|  63|   0|    -|   756|   32|    24192|
    |layer13_out_V_V_U  |        2|  63|   0|    -|   756|   32|    24192|
    |layer16_out_V_V_U  |        2|  63|   0|    -|   756|   32|    24192|
    |layer17_out_V_V_U  |        2|  55|   0|    -|   182|   32|     5824|
    |layer18_out_V_V_U  |        2|  55|   0|    -|   182|   32|     5824|
    |layer21_out_V_V_U  |        2|  55|   0|    -|   182|   32|     5824|
    |layer22_out_V_V_U  |        2|  55|   0|    -|   182|   32|     5824|
    |layer25_out_V_V_U  |        2|  55|   0|    -|   182|   32|     5824|
    |layer26_out_V_V_U  |        2|  50|   0|    -|    42|   32|     1344|
    |layer27_out_V_V_U  |        2|  50|   0|    -|    42|   32|     1344|
    |layer2_out_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer30_out_V_V_U  |        2|  50|   0|    -|    42|   32|     1344|
    |layer31_out_V_V_U  |        2|  50|   0|    -|    42|   32|     1344|
    |layer34_out_V_V_U  |        2|  50|   0|    -|    42|   32|     1344|
    |layer35_out_V_V_U  |        0|   6|   0|    -|     9|   32|      288|
    |layer36_out_V_V_U  |        0|   6|   0|    -|     9|   32|      288|
    |layer39_out_V_V_U  |        0|   6|   0|    -|     9|   32|      288|
    |layer3_out_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer40_out_V_V_U  |        0|   6|   0|    -|     9|   32|      288|
    |layer43_out_V_V_U  |        0|   6|   0|    -|     9|   32|      288|
    |layer45_out_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer48_out_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer49_out_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer4_out_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer52_out_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer53_out_V_V_U  |        0|   5|   0|    -|     1|   32|       32|
    |layer56_out_V_V_U  |        8|  95|   0|    -|  3540|   32|   113280|
    |layer57_out_V_V_U  |        2|  64|   0|    -|   870|   32|    27840|
    |layer58_out_V_V_U  |        2|  64|   0|    -|   870|   32|    27840|
    |layer59_out_V_V_U  |        2|  57|   0|    -|   240|   32|     7680|
    |layer60_out_V_V_U  |        2|  57|   0|    -|   240|   32|     7680|
    |layer61_out_V_V_U  |        2|  51|   0|    -|    72|   32|     2304|
    |layer62_out_V_V_U  |        2|  51|   0|    -|    72|   32|     2304|
    |layer63_out_V_V_U  |        2|  49|   0|    -|    25|   32|      800|
    |layer64_out_V_V_U  |        2|  49|   0|    -|    25|   32|      800|
    |layer7_out_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer8_out_V_V_U   |        2|  63|   0|    -|   756|   32|    24192|
    |layer9_out_V_V_U   |        2|  63|   0|    -|   756|   32|    24192|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |Total              |       86|1792|   0|    0| 23224| 1216|   743168|
    +-------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                                 Variable Name                                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_ap_fixed_base_exit3121_proc_U0_ap_ready_count                            |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready_count         |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready_count         |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready_count         |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready_count         |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready_count         |     +    |      0|  0|   3|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready_count         |     +    |      0|  0|   3|           2|           1|
    |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_config40_U0_ap_ready_count    |     +    |      0|  0|   3|           2|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_U0_ap_ready_count              |     +    |      0|  0|   3|           2|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config49_U0_ap_ready_count              |     +    |      0|  0|   3|           2|           1|
    |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready_count               |     +    |      0|  0|   3|           2|           1|
    |Block_ap_fixed_base_exit3121_proc_U0_ap_start                                  |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                                        |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                                  |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_start               |    and   |      0|  0|   2|           1|           1|
    |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_config40_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_U0_ap_start                    |    and   |      0|  0|   2|           1|           1|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config49_U0_ap_start                    |    and   |      0|  0|   2|           1|           1|
    |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_start                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_ap_fixed_base_exit3121_proc_U0_ap_ready                          |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready       |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_config40_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_U0_ap_ready            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config49_U0_ap_ready            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready             |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                          |          |      0|  0|  83|          47|          36|
    +-------------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                        Name                                       | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_ap_fixed_base_exit3121_proc_U0_ap_ready_count                                |   9|          2|    2|          4|
    |ap_sync_reg_Block_ap_fixed_base_exit3121_proc_U0_ap_ready                          |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready       |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_config40_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_U0_ap_ready            |   9|          2|    1|          2|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config49_U0_ap_ready            |   9|          2|    1|          2|
    |ap_sync_reg_resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready             |   9|          2|    1|          2|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready_count             |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready_count             |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready_count             |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready_count             |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready_count             |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready_count             |   9|          2|    2|          4|
    |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_config40_U0_ap_ready_count        |   9|          2|    2|          4|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_U0_ap_ready_count                  |   9|          2|    2|          4|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config49_U0_ap_ready_count                  |   9|          2|    2|          4|
    |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready_count                   |   9|          2|    2|          4|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                              | 198|         44|   33|         66|
    +-----------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                        Name                                       | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Block_ap_fixed_base_exit3121_proc_U0_ap_ready_count                                |  2|   0|    2|          0|
    |ap_sync_reg_Block_ap_fixed_base_exit3121_proc_U0_ap_ready                          |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready       |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_config40_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_U0_ap_ready            |  1|   0|    1|          0|
    |ap_sync_reg_dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config49_U0_ap_ready            |  1|   0|    1|          0|
    |ap_sync_reg_resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready             |  1|   0|    1|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready_count             |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready_count             |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready_count             |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready_count             |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready_count             |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready_count             |  2|   0|    2|          0|
    |conv_2d_large_cl_nopad_pad_me2_ap_fixed_ap_fixed_config40_U0_ap_ready_count        |  2|   0|    2|          0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config45_U0_ap_ready_count                  |  2|   0|    2|          0|
    |dense_ss_ap_fixed_ap_fixed_32_16_5_3_0_config49_U0_ap_ready_count                  |  2|   0|    2|          0|
    |resize_nearest_me_ap_fixed_32_16_5_3_0_config2_U0_ap_ready_count                   |  2|   0|    2|          0|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                              | 33|   0|   33|          0|
    +-----------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-------+------------+------------------+--------------+
|        RTL Ports        | Dir |  Bits |  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-------+------------+------------------+--------------+
|em_barrel_V_V_TDATA      |  in |     32|    axis    |   em_barrel_V_V  |    pointer   |
|em_barrel_V_V_TVALID     |  in |      1|    axis    |   em_barrel_V_V  |    pointer   |
|em_barrel_V_V_TREADY     | out |      1|    axis    |   em_barrel_V_V  |    pointer   |
|layer55_out_V_V_TDATA    | out |     32|    axis    |  layer55_out_V_V |    pointer   |
|layer55_out_V_V_TVALID   | out |      1|    axis    |  layer55_out_V_V |    pointer   |
|layer55_out_V_V_TREADY   |  in |      1|    axis    |  layer55_out_V_V |    pointer   |
|const_size_in_1          | out |     16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |      1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |     16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |      1|   ap_vld   | const_size_out_1 |    pointer   |
|w13_V_address0           | out |      5|  ap_memory |       w13_V      |     array    |
|w13_V_ce0                | out |      1|  ap_memory |       w13_V      |     array    |
|w13_V_d0                 | out |  12288|  ap_memory |       w13_V      |     array    |
|w13_V_q0                 |  in |  12288|  ap_memory |       w13_V      |     array    |
|w13_V_we0                | out |      1|  ap_memory |       w13_V      |     array    |
|w13_V_address1           | out |      5|  ap_memory |       w13_V      |     array    |
|w13_V_ce1                | out |      1|  ap_memory |       w13_V      |     array    |
|w13_V_d1                 | out |  12288|  ap_memory |       w13_V      |     array    |
|w13_V_q1                 |  in |  12288|  ap_memory |       w13_V      |     array    |
|w13_V_we1                | out |      1|  ap_memory |       w13_V      |     array    |
|w18_V_address0           | out |      7|  ap_memory |       w18_V      |     array    |
|w18_V_ce0                | out |      1|  ap_memory |       w18_V      |     array    |
|w18_V_d0                 | out |   6144|  ap_memory |       w18_V      |     array    |
|w18_V_q0                 |  in |   6144|  ap_memory |       w18_V      |     array    |
|w18_V_we0                | out |      1|  ap_memory |       w18_V      |     array    |
|w18_V_address1           | out |      7|  ap_memory |       w18_V      |     array    |
|w18_V_ce1                | out |      1|  ap_memory |       w18_V      |     array    |
|w18_V_d1                 | out |   6144|  ap_memory |       w18_V      |     array    |
|w18_V_q1                 |  in |   6144|  ap_memory |       w18_V      |     array    |
|w18_V_we1                | out |      1|  ap_memory |       w18_V      |     array    |
|w22_V_address0           | out |      7|  ap_memory |       w22_V      |     array    |
|w22_V_ce0                | out |      1|  ap_memory |       w22_V      |     array    |
|w22_V_d0                 | out |  12288|  ap_memory |       w22_V      |     array    |
|w22_V_q0                 |  in |  12288|  ap_memory |       w22_V      |     array    |
|w22_V_we0                | out |      1|  ap_memory |       w22_V      |     array    |
|w22_V_address1           | out |      7|  ap_memory |       w22_V      |     array    |
|w22_V_ce1                | out |      1|  ap_memory |       w22_V      |     array    |
|w22_V_d1                 | out |  12288|  ap_memory |       w22_V      |     array    |
|w22_V_q1                 |  in |  12288|  ap_memory |       w22_V      |     array    |
|w22_V_we1                | out |      1|  ap_memory |       w22_V      |     array    |
|w27_V_address0           | out |      9|  ap_memory |       w27_V      |     array    |
|w27_V_ce0                | out |      1|  ap_memory |       w27_V      |     array    |
|w27_V_d0                 | out |   8192|  ap_memory |       w27_V      |     array    |
|w27_V_q0                 |  in |   8192|  ap_memory |       w27_V      |     array    |
|w27_V_we0                | out |      1|  ap_memory |       w27_V      |     array    |
|w27_V_address1           | out |      9|  ap_memory |       w27_V      |     array    |
|w27_V_ce1                | out |      1|  ap_memory |       w27_V      |     array    |
|w27_V_d1                 | out |   8192|  ap_memory |       w27_V      |     array    |
|w27_V_q1                 |  in |   8192|  ap_memory |       w27_V      |     array    |
|w27_V_we1                | out |      1|  ap_memory |       w27_V      |     array    |
|w31_V_address0           | out |      9|  ap_memory |       w31_V      |     array    |
|w31_V_ce0                | out |      1|  ap_memory |       w31_V      |     array    |
|w31_V_d0                 | out |  16384|  ap_memory |       w31_V      |     array    |
|w31_V_q0                 |  in |  16384|  ap_memory |       w31_V      |     array    |
|w31_V_we0                | out |      1|  ap_memory |       w31_V      |     array    |
|w31_V_address1           | out |      9|  ap_memory |       w31_V      |     array    |
|w31_V_ce1                | out |      1|  ap_memory |       w31_V      |     array    |
|w31_V_d1                 | out |  16384|  ap_memory |       w31_V      |     array    |
|w31_V_q1                 |  in |  16384|  ap_memory |       w31_V      |     array    |
|w31_V_we1                | out |      1|  ap_memory |       w31_V      |     array    |
|w36_V_address0           | out |     11|  ap_memory |       w36_V      |     array    |
|w36_V_ce0                | out |      1|  ap_memory |       w36_V      |     array    |
|w36_V_d0                 | out |   8192|  ap_memory |       w36_V      |     array    |
|w36_V_q0                 |  in |   8192|  ap_memory |       w36_V      |     array    |
|w36_V_we0                | out |      1|  ap_memory |       w36_V      |     array    |
|w36_V_address1           | out |     11|  ap_memory |       w36_V      |     array    |
|w36_V_ce1                | out |      1|  ap_memory |       w36_V      |     array    |
|w36_V_d1                 | out |   8192|  ap_memory |       w36_V      |     array    |
|w36_V_q1                 |  in |   8192|  ap_memory |       w36_V      |     array    |
|w36_V_we1                | out |      1|  ap_memory |       w36_V      |     array    |
|w40_V_address0           | out |     11|  ap_memory |       w40_V      |     array    |
|w40_V_ce0                | out |      1|  ap_memory |       w40_V      |     array    |
|w40_V_d0                 | out |  16384|  ap_memory |       w40_V      |     array    |
|w40_V_q0                 |  in |  16384|  ap_memory |       w40_V      |     array    |
|w40_V_we0                | out |      1|  ap_memory |       w40_V      |     array    |
|w40_V_address1           | out |     11|  ap_memory |       w40_V      |     array    |
|w40_V_ce1                | out |      1|  ap_memory |       w40_V      |     array    |
|w40_V_d1                 | out |  16384|  ap_memory |       w40_V      |     array    |
|w40_V_q1                 |  in |  16384|  ap_memory |       w40_V      |     array    |
|w40_V_we1                | out |      1|  ap_memory |       w40_V      |     array    |
|w45_V_address0           | out |     12|  ap_memory |       w45_V      |     array    |
|w45_V_ce0                | out |      1|  ap_memory |       w45_V      |     array    |
|w45_V_d0                 | out |   8192|  ap_memory |       w45_V      |     array    |
|w45_V_q0                 |  in |   8192|  ap_memory |       w45_V      |     array    |
|w45_V_we0                | out |      1|  ap_memory |       w45_V      |     array    |
|w45_V_address1           | out |     12|  ap_memory |       w45_V      |     array    |
|w45_V_ce1                | out |      1|  ap_memory |       w45_V      |     array    |
|w45_V_d1                 | out |   8192|  ap_memory |       w45_V      |     array    |
|w45_V_q1                 |  in |   8192|  ap_memory |       w45_V      |     array    |
|w45_V_we1                | out |      1|  ap_memory |       w45_V      |     array    |
|w49_V_address0           | out |      8|  ap_memory |       w49_V      |     array    |
|w49_V_ce0                | out |      1|  ap_memory |       w49_V      |     array    |
|w49_V_d0                 | out |   8192|  ap_memory |       w49_V      |     array    |
|w49_V_q0                 |  in |   8192|  ap_memory |       w49_V      |     array    |
|w49_V_we0                | out |      1|  ap_memory |       w49_V      |     array    |
|w49_V_address1           | out |      8|  ap_memory |       w49_V      |     array    |
|w49_V_ce1                | out |      1|  ap_memory |       w49_V      |     array    |
|w49_V_d1                 | out |   8192|  ap_memory |       w49_V      |     array    |
|w49_V_q1                 |  in |   8192|  ap_memory |       w49_V      |     array    |
|w49_V_we1                | out |      1|  ap_memory |       w49_V      |     array    |
|ap_clk                   |  in |      1| ap_ctrl_hs |     myproject    | return value |
|ap_rst_n                 |  in |      1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |      1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |      1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |      1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |      1| ap_ctrl_hs |     myproject    | return value |
+-------------------------+-----+-------+------------+------------------+--------------+

