  Stms:
    x249 = DRAMAddress(x210)
    x234 = Not(x232)
    x217 = Not(x216)
    x247 = StreamOutNew(BurstFullDataBus())
    x228 = SwitchCase(Block(Const(())))
    x261 = StreamOutBankedWrite(x247,ArrayBuffer(x260),ArrayBuffer(Set(b257)))
    x216 = FixLst(b5,Const(16))
    x211 = SRAMNew(List(Const(32)),SRAM1[Fix[TRUE,_32,_0]])
    x253 = UnitPipe(Set(),Block(Const(())),None)
    x238 = SwitchCase(Block(x237))
    x221 = SRAMBankedWrite(x211,Vector(b5),Vector(List(Const(0))),Vector(x220),Vector(Set(x216, x218)))
    x243 = Switch(List(x216, x217),Block(x242))
    x233 = And(x232,x231)
    x248 = StreamInNew(BurstAckBus)
    x220 = FixSub(Const(31),b5)
    x260 = SimpleStruct(ArrayBuffer((_1,x259), (_2,Const(true))))
    x229 = FixSub(b5,Const(16))
    x252 = StreamOutBankedWrite(x246,ArrayBuffer(x250),ArrayBuffer(Set(x251)))
    x224 = FixAdd(b5,Const(1))
    x225 = SRAMBankedWrite(x211,Vector(x224),Vector(List(Const(0))),Vector(x223),Vector(Set(x216, x219)))
    x212 = RegNew(Const(0))
    x237 = RegRead(x212)
    x244 = FixAdd(b5,Const(1))
    x266 = UnitPipe(Set(),Block(Const(())),None)
    x264 = StreamInBankedRead(x248,ArrayBuffer(Set()))
    x259 = VecApply(x258,0)
    x236 = SwitchCase(Block(Const(17)))
    x219 = Not(x218)
    x230 = FixEql(b5,Const(16))
    x245 = StateMachine(Set(),Const(0),Block((b5) => x215),Block((b5) => Const(())),Block((b5) => x244),Fix[TRUE,_32,_0])
    x213 = RegWrite(x212,Const(16),Set())
    x240 = Switch(List(x230, x233, x235),Block(x239))
    x251 = DRAMIsAlloc(x210)
    x223 = FixSub(Const(31),b5)
    x226 = SwitchCase(Block(Const(())))
    x267 = UnitPipe(Set(),Block(Const(())),None)
    x241 = SRAMBankedWrite(x211,Vector(x240),Vector(List(Const(0))),Vector(x229),Vector(Set(x217)))
    x255 = CounterChainNew(List(x254))
    x263 = FringeDenseStore(x210,x246,x247,x248)
    x250 = SimpleStruct(ArrayBuffer((offset,x249), (size,Const(128)), (isLoad,Const(false))))
    x231 = Not(x230)
    x218 = FixLst(b5,Const(8))
    x258 = SRAMBankedRead(x211,Vector(List(Const(0))),Vector(b256),Vector(Set(b257)),Vec[Fix[TRUE,_32,_0]])
    x235 = And(x234,x231)
    x246 = StreamOutNew(BurstCmdBus)
    x214 = UnitPipe(Set(),Block(Const(())),None)
    x262 = UnrolledForeach(Set(),x255,Block(Const(())),List(List(b256)),List(List(b257)),None)
    x239 = SwitchCase(Block(b5))
    x242 = SwitchCase(Block(Const(())))
    x254 = CounterNew(Const(0),Const(32),Const(1),Const(1))
    x227 = Switch(List(x218, x219),Block(x226))
    x215 = FixLst(b5,Const(32))
    x222 = SwitchCase(Block(Const(())))
    x232 = FixEql(b5,Const(17))
  Used:
    x249 = DRAMAddress(x210) [Made: true]
    x234 = Not(x232) [Made: true]
    () [Made: false]
    x217 = Not(x216) [Made: true]
    b5 [Made: true]
    x247 = StreamOutNew(BurstFullDataBus()) [Made: true]
    b257 [Made: true]
    x228 = SwitchCase(Block(Const(()))) [Made: true]
    x261 = StreamOutBankedWrite(x247,ArrayBuffer(x260),ArrayBuffer(Set(b257))) [Made: true]
    x216 = FixLst(b5,Const(16)) [Made: true]
    x211 = SRAMNew(List(Const(32)),SRAM1[Fix[TRUE,_32,_0]]) [Made: true]
    x253 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
    x238 = SwitchCase(Block(x237)) [Made: true]
    x221 = SRAMBankedWrite(x211,Vector(b5),Vector(List(Const(0))),Vector(x220),Vector(Set(x216, x218))) [Made: true]
    x243 = Switch(List(x216, x217),Block(x242)) [Made: true]
    x233 = And(x232,x231) [Made: true]
    x248 = StreamInNew(BurstAckBus) [Made: true]
    x220 = FixSub(Const(31),b5) [Made: true]
    x260 = SimpleStruct(ArrayBuffer((_1,x259), (_2,Const(true)))) [Made: true]
    x229 = FixSub(b5,Const(16)) [Made: true]
    17 [Made: false]
    x252 = StreamOutBankedWrite(x246,ArrayBuffer(x250),ArrayBuffer(Set(x251))) [Made: true]
    x224 = FixAdd(b5,Const(1)) [Made: true]
    b256 [Made: true]
    x225 = SRAMBankedWrite(x211,Vector(x224),Vector(List(Const(0))),Vector(x223),Vector(Set(x216, x219))) [Made: true]
    x212 = RegNew(Const(0)) [Made: true]
    x237 = RegRead(x212) [Made: true]
    x244 = FixAdd(b5,Const(1)) [Made: true]
    x266 = UnitPipe(Set(),Block(Const(())),None) [Made: true]
    x264 = StreamInBankedRead(x248,ArrayBuffer(Set())) [Made: true]
    x259 = VecApply(x258,0) [Made: true]
    x219 = Not(x218) [Made: true]
    x230 = FixEql(b5,Const(16)) [Made: true]
    x213 = RegWrite(x212,Const(16),Set()) [Made: true]
    x240 = Switch(List(x230, x233, x235),Block(x239)) [Made: true]
    x251 = DRAMIsAlloc(x210) [Made: true]
    x223 = FixSub(Const(31),b5) [Made: true]
    x226 = SwitchCase(Block(Const(()))) [Made: true]
    x241 = SRAMBankedWrite(x211,Vector(x240),Vector(List(Const(0))),Vector(x229),Vector(Set(x217))) [Made: true]
    x255 = CounterChainNew(List(x254)) [Made: true]
    x263 = FringeDenseStore(x210,x246,x247,x248) [Made: true]
    x250 = SimpleStruct(ArrayBuffer((offset,x249), (size,Const(128)), (isLoad,Const(false)))) [Made: true]
    x231 = Not(x230) [Made: true]
    x218 = FixLst(b5,Const(8)) [Made: true]
    x258 = SRAMBankedRead(x211,Vector(List(Const(0))),Vector(b256),Vector(Set(b257)),Vec[Fix[TRUE,_32,_0]]) [Made: true]
    x235 = And(x234,x231) [Made: true]
    x246 = StreamOutNew(BurstCmdBus) [Made: true]
    x262 = UnrolledForeach(Set(),x255,Block(Const(())),List(List(b256)),List(List(b257)),None) [Made: true]
    x210 = DRAMHostNew(List(Const(32)),Const(0)) [Made: false]
    x239 = SwitchCase(Block(b5)) [Made: true]
    x242 = SwitchCase(Block(Const(()))) [Made: true]
    x254 = CounterNew(Const(0),Const(32),Const(1),Const(1)) [Made: true]
    x227 = Switch(List(x218, x219),Block(x226)) [Made: true]
    x215 = FixLst(b5,Const(32)) [Made: true]
    x222 = SwitchCase(Block(Const(()))) [Made: true]
    x232 = FixEql(b5,Const(17)) [Made: true]
