\hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def}{}\section{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_a_n___f_i_f_o_mail_box___type_def}\index{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}


Controller Area Network F\+I\+F\+O\+Mail\+Box.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}{R\+IR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}{R\+D\+TR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}{R\+D\+LR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}{R\+D\+HR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Controller Area Network F\+I\+F\+O\+Mail\+Box. 

Definition at line 348 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}\label{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}} 
\index{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}!R\+D\+HR@{R\+D\+HR}}
\index{R\+D\+HR@{R\+D\+HR}!C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+D\+HR}{RDHR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t R\+D\+HR}

C\+AN receive F\+I\+FO mailbox data high register 

Definition at line 353 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}\label{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}} 
\index{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}!R\+D\+LR@{R\+D\+LR}}
\index{R\+D\+LR@{R\+D\+LR}!C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+D\+LR}{RDLR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t R\+D\+LR}

C\+AN receive F\+I\+FO mailbox data low register 

Definition at line 352 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}\label{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}} 
\index{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}!R\+D\+TR@{R\+D\+TR}}
\index{R\+D\+TR@{R\+D\+TR}!C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+D\+TR}{RDTR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t R\+D\+TR}

C\+AN receive F\+I\+FO mailbox data length control and time stamp register 

Definition at line 351 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}\label{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}} 
\index{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}!R\+IR@{R\+IR}}
\index{R\+IR@{R\+IR}!C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+IR}{RIR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t R\+IR}

C\+AN receive F\+I\+FO mailbox identifier register 

Definition at line 350 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
