TimeQuest Timing Analyzer report for Control_Unit
Thu May 23 10:36:14 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'CLK'
 29. Slow 1200mV 0C Model Hold: 'CLK'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'CLK'
 44. Fast 1200mV 0C Model Hold: 'CLK'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Progagation Delay
 59. Minimum Progagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Slow Corner Signal Integrity Metrics
 63. Fast Corner Signal Integrity Metrics
 64. Setup Transfers
 65. Hold Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Control_Unit                                                      ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 125.55 MHz ; 125.55 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -6.965 ; -288.604           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.364 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -86.392                          ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.965 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.899      ;
; -6.965 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.899      ;
; -6.965 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.899      ;
; -6.965 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.899      ;
; -6.965 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.899      ;
; -6.965 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.899      ;
; -6.965 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.899      ;
; -6.965 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.899      ;
; -6.960 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.894      ;
; -6.960 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.894      ;
; -6.960 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.894      ;
; -6.960 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.894      ;
; -6.951 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.254      ; 8.233      ;
; -6.951 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.254      ; 8.233      ;
; -6.946 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.254      ; 8.228      ;
; -6.867 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.123      ;
; -6.867 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.123      ;
; -6.867 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.123      ;
; -6.867 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.123      ;
; -6.867 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.123      ;
; -6.867 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.123      ;
; -6.867 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.123      ;
; -6.867 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.123      ;
; -6.867 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.123      ;
; -6.867 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.123      ;
; -6.866 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.800      ;
; -6.866 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.800      ;
; -6.866 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.800      ;
; -6.866 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.800      ;
; -6.862 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.118      ;
; -6.862 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.118      ;
; -6.862 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.118      ;
; -6.862 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.118      ;
; -6.862 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.118      ;
; -6.852 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.254      ; 8.134      ;
; -6.778 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.298      ; 8.071      ;
; -6.778 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.298      ; 8.071      ;
; -6.773 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.298      ; 8.066      ;
; -6.768 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.024      ;
; -6.768 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.024      ;
; -6.768 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.024      ;
; -6.768 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.024      ;
; -6.768 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 8.024      ;
; -6.700 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.634      ;
; -6.700 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.634      ;
; -6.700 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.634      ;
; -6.700 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.634      ;
; -6.686 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]   ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.254      ; 7.968      ;
; -6.685 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.298      ; 7.978      ;
; -6.685 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.298      ; 7.978      ;
; -6.680 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.298      ; 7.973      ;
; -6.679 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.298      ; 7.972      ;
; -6.667 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3] ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.601      ;
; -6.667 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3] ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.601      ;
; -6.667 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3] ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.601      ;
; -6.667 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3] ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.601      ;
; -6.665 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.274      ; 7.934      ;
; -6.665 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.274      ; 7.934      ;
; -6.660 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.274      ; 7.929      ;
; -6.653 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3] ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.254      ; 7.935      ;
; -6.652 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.586      ;
; -6.652 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.586      ;
; -6.652 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.586      ;
; -6.652 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]   ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.061     ; 7.586      ;
; -6.639 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.301      ; 7.935      ;
; -6.639 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.301      ; 7.935      ;
; -6.638 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]   ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.254      ; 7.920      ;
; -6.634 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.301      ; 7.930      ;
; -6.603 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.274      ; 7.872      ;
; -6.603 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.274      ; 7.872      ;
; -6.602 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.858      ;
; -6.602 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.858      ;
; -6.602 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.858      ;
; -6.602 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.858      ;
; -6.602 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.858      ;
; -6.598 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.274      ; 7.867      ;
; -6.586 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.298      ; 7.879      ;
; -6.581 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.300      ; 7.876      ;
; -6.581 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.300      ; 7.876      ;
; -6.576 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.301      ; 7.872      ;
; -6.576 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.300      ; 7.871      ;
; -6.576 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.301      ; 7.872      ;
; -6.571 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]   ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.301      ; 7.867      ;
; -6.569 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3] ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.825      ;
; -6.569 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3] ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.825      ;
; -6.569 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3] ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.825      ;
; -6.569 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3] ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.825      ;
; -6.569 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3] ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.825      ;
; -6.566 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.274      ; 7.835      ;
; -6.554 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.810      ;
; -6.554 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.810      ;
; -6.554 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.810      ;
; -6.554 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.810      ;
; -6.554 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]   ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.261      ; 7.810      ;
; -6.542 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.274      ; 7.811      ;
; -6.542 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]   ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.274      ; 7.811      ;
; -6.540 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]   ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.301      ; 7.836      ;
; -6.539 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 1.000        ; 0.271      ; 7.805      ;
; -6.539 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 1.000        ; 0.271      ; 7.805      ;
; -6.539 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]   ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 1.000        ; 0.271      ; 7.805      ;
+--------+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.364 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.597      ;
; 0.505 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.086      ; 0.748      ;
; 0.559 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.792      ;
; 0.559 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.792      ;
; 0.560 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.780      ;
; 0.561 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.794      ;
; 0.564 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.784      ;
; 0.565 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.785      ;
; 0.565 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.785      ;
; 0.571 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.790      ;
; 0.575 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.794      ;
; 0.575 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 0.808      ;
; 0.592 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.811      ;
; 0.642 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.086      ; 0.885      ;
; 0.670 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.896      ;
; 0.672 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.898      ;
; 0.673 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.899      ;
; 0.675 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.901      ;
; 0.680 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.906      ;
; 0.693 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.913      ;
; 0.693 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.913      ;
; 0.694 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.914      ;
; 0.696 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.916      ;
; 0.708 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe4                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; -0.264     ; 0.601      ;
; 0.708 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe7                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; -0.264     ; 0.601      ;
; 0.782 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.086      ; 1.025      ;
; 0.813 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.033      ;
; 0.813 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe5                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; -0.264     ; 0.706      ;
; 0.833 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.066      ;
; 0.833 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.066      ;
; 0.841 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.061      ;
; 0.842 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.062      ;
; 0.845 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.078      ;
; 0.847 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.080      ;
; 0.848 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.081      ;
; 0.850 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.083      ;
; 0.859 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.078      ;
; 0.861 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.062      ; 1.080      ;
; 0.876 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.096      ;
; 0.903 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.086      ; 1.146      ;
; 0.919 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.050      ; 1.126      ;
; 0.943 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.176      ;
; 0.945 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.178      ;
; 0.957 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.190      ;
; 0.959 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                              ; CLK          ; CLK         ; 0.000        ; 0.086      ; 1.202      ;
; 0.959 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.192      ;
; 1.000 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.228      ;
; 1.006 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.234      ;
; 1.013 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.219      ;
; 1.017 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.245      ;
; 1.034 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.259      ;
; 1.148 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]  ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.732      ;
; 1.154 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.411      ; 1.722      ;
; 1.155 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.380      ;
; 1.167 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.389      ;
; 1.167 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.389      ;
; 1.170 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                              ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.749      ;
; 1.204 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.439      ;
; 1.206 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                              ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                                           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.785      ;
; 1.220 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.438      ;
; 1.220 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.438      ;
; 1.220 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.438      ;
; 1.226 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.052      ; 1.435      ;
; 1.228 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                              ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.807      ;
; 1.232 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.455      ;
; 1.249 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]  ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.427      ; 1.833      ;
; 1.265 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.485      ;
; 1.265 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.485      ;
; 1.265 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.485      ;
; 1.265 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]                                                         ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.485      ;
; 1.265 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.485      ;
; 1.265 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.485      ;
; 1.265 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.485      ;
; 1.265 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.485      ;
; 1.265 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]                                                        ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.485      ;
; 1.267 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                              ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_re_reg       ; CLK          ; CLK         ; 0.000        ; 0.382      ; 1.836      ;
; 1.275 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.497      ;
; 1.276 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.499      ;
; 1.280 ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.513      ;
; 1.298 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.532      ;
; 1.311 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                                           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.890      ;
; 1.326 ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[2] ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.149      ; 1.632      ;
; 1.327 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.906      ;
; 1.333 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 1.912      ;
; 1.343 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.066      ; 1.566      ;
; 1.350 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.585      ;
; 1.350 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; -0.282     ; 1.225      ;
; 1.378 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.050      ; 1.585      ;
; 1.399 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.627      ;
; 1.420 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; -0.282     ; 1.295      ;
; 1.427 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe7                                                           ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.625      ;
; 1.427 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe3                                                           ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.625      ;
; 1.430 ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.092      ; 1.679      ;
; 1.431 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; -0.282     ; 1.306      ;
; 1.439 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ; CLK          ; CLK         ; 0.000        ; 0.422      ; 2.018      ;
; 1.439 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.439      ; 2.035      ;
; 1.444 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.678      ;
; 1.466 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.700      ;
; 1.472 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.049      ; 1.678      ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                            ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                      ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe2                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe3                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe4                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe5                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe7                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[0]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[1]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[2]                          ;
; 0.082  ; 0.312        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[3]                          ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.167  ; 0.351        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; CLEAR[*]     ; CLK        ; 3.721 ; 4.192 ; Rise       ; CLK             ;
;  CLEAR[0]    ; CLK        ; 3.560 ; 3.973 ; Rise       ; CLK             ;
;  CLEAR[1]    ; CLK        ; 3.721 ; 4.192 ; Rise       ; CLK             ;
;  CLEAR[2]    ; CLK        ; 3.676 ; 4.171 ; Rise       ; CLK             ;
; IR[*]        ; CLK        ; 8.083 ; 8.575 ; Rise       ; CLK             ;
;  IR[0]       ; CLK        ; 7.945 ; 8.444 ; Rise       ; CLK             ;
;  IR[1]       ; CLK        ; 8.000 ; 8.440 ; Rise       ; CLK             ;
;  IR[2]       ; CLK        ; 7.886 ; 8.331 ; Rise       ; CLK             ;
;  IR[3]       ; CLK        ; 8.083 ; 8.575 ; Rise       ; CLK             ;
;  IR[4]       ; CLK        ; 5.735 ; 6.147 ; Rise       ; CLK             ;
;  IR[5]       ; CLK        ; 4.180 ; 4.250 ; Rise       ; CLK             ;
;  IR[6]       ; CLK        ; 2.621 ; 3.064 ; Rise       ; CLK             ;
;  IR[7]       ; CLK        ; 2.787 ; 3.230 ; Rise       ; CLK             ;
;  IR[8]       ; CLK        ; 2.295 ; 2.728 ; Rise       ; CLK             ;
;  IR[9]       ; CLK        ; 2.639 ; 3.050 ; Rise       ; CLK             ;
;  IR[10]      ; CLK        ; 3.958 ; 4.094 ; Rise       ; CLK             ;
; PC_INPUT[*]  ; CLK        ; 1.846 ; 2.278 ; Rise       ; CLK             ;
;  PC_INPUT[0] ; CLK        ; 1.762 ; 2.210 ; Rise       ; CLK             ;
;  PC_INPUT[1] ; CLK        ; 1.714 ; 2.161 ; Rise       ; CLK             ;
;  PC_INPUT[2] ; CLK        ; 1.687 ; 2.126 ; Rise       ; CLK             ;
;  PC_INPUT[3] ; CLK        ; 1.692 ; 2.122 ; Rise       ; CLK             ;
;  PC_INPUT[4] ; CLK        ; 1.846 ; 2.278 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; CLEAR[*]     ; CLK        ; -0.545 ; -0.960 ; Rise       ; CLK             ;
;  CLEAR[0]    ; CLK        ; -0.683 ; -1.130 ; Rise       ; CLK             ;
;  CLEAR[1]    ; CLK        ; -0.545 ; -0.960 ; Rise       ; CLK             ;
;  CLEAR[2]    ; CLK        ; -0.950 ; -1.339 ; Rise       ; CLK             ;
; IR[*]        ; CLK        ; -0.614 ; -0.712 ; Rise       ; CLK             ;
;  IR[0]       ; CLK        ; -2.535 ; -2.975 ; Rise       ; CLK             ;
;  IR[1]       ; CLK        ; -2.565 ; -2.987 ; Rise       ; CLK             ;
;  IR[2]       ; CLK        ; -2.167 ; -2.583 ; Rise       ; CLK             ;
;  IR[3]       ; CLK        ; -2.244 ; -2.716 ; Rise       ; CLK             ;
;  IR[4]       ; CLK        ; -2.206 ; -2.669 ; Rise       ; CLK             ;
;  IR[5]       ; CLK        ; -0.719 ; -0.796 ; Rise       ; CLK             ;
;  IR[6]       ; CLK        ; -1.194 ; -1.614 ; Rise       ; CLK             ;
;  IR[7]       ; CLK        ; -1.349 ; -1.756 ; Rise       ; CLK             ;
;  IR[8]       ; CLK        ; -0.971 ; -1.381 ; Rise       ; CLK             ;
;  IR[9]       ; CLK        ; -1.283 ; -1.671 ; Rise       ; CLK             ;
;  IR[10]      ; CLK        ; -0.614 ; -0.712 ; Rise       ; CLK             ;
; PC_INPUT[*]  ; CLK        ; -1.290 ; -1.715 ; Rise       ; CLK             ;
;  PC_INPUT[0] ; CLK        ; -1.363 ; -1.800 ; Rise       ; CLK             ;
;  PC_INPUT[1] ; CLK        ; -1.317 ; -1.752 ; Rise       ; CLK             ;
;  PC_INPUT[2] ; CLK        ; -1.290 ; -1.719 ; Rise       ; CLK             ;
;  PC_INPUT[3] ; CLK        ; -1.296 ; -1.715 ; Rise       ; CLK             ;
;  PC_INPUT[4] ; CLK        ; -1.443 ; -1.865 ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ALU_OUT[*]  ; CLK        ; 7.143  ; 7.172  ; Rise       ; CLK             ;
;  ALU_OUT[0] ; CLK        ; 6.383  ; 6.439  ; Rise       ; CLK             ;
;  ALU_OUT[1] ; CLK        ; 6.623  ; 6.696  ; Rise       ; CLK             ;
;  ALU_OUT[2] ; CLK        ; 7.143  ; 7.172  ; Rise       ; CLK             ;
;  ALU_OUT[3] ; CLK        ; 6.835  ; 6.879  ; Rise       ; CLK             ;
; ALU_SEL[*]  ; CLK        ; 8.694  ; 8.662  ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 8.694  ; 8.662  ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 7.434  ; 7.483  ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 6.682  ; 6.690  ; Rise       ; CLK             ;
; BUS_OUT[*]  ; CLK        ; 7.447  ; 7.560  ; Rise       ; CLK             ;
;  BUS_OUT[0] ; CLK        ; 5.700  ; 5.712  ; Rise       ; CLK             ;
;  BUS_OUT[1] ; CLK        ; 5.867  ; 5.874  ; Rise       ; CLK             ;
;  BUS_OUT[2] ; CLK        ; 5.955  ; 5.950  ; Rise       ; CLK             ;
;  BUS_OUT[3] ; CLK        ; 7.447  ; 7.560  ; Rise       ; CLK             ;
; BUS_SEL[*]  ; CLK        ; 11.232 ; 11.413 ; Rise       ; CLK             ;
;  BUS_SEL[0] ; CLK        ; 11.232 ; 10.914 ; Rise       ; CLK             ;
;  BUS_SEL[1] ; CLK        ; 11.167 ; 11.413 ; Rise       ; CLK             ;
;  BUS_SEL[2] ; CLK        ; 11.057 ; 11.280 ; Rise       ; CLK             ;
;  BUS_SEL[3] ; CLK        ; 6.692  ; 6.692  ; Rise       ; CLK             ;
; INC[*]      ; CLK        ; 5.879  ; 5.868  ; Rise       ; CLK             ;
;  INC[0]     ; CLK        ; 5.879  ; 5.868  ; Rise       ; CLK             ;
; LOAD[*]     ; CLK        ; 11.472 ; 11.808 ; Rise       ; CLK             ;
;  LOAD[0]    ; CLK        ; 11.472 ; 11.808 ; Rise       ; CLK             ;
;  LOAD[1]    ; CLK        ; 8.950  ; 8.896  ; Rise       ; CLK             ;
;  LOAD[2]    ; CLK        ; 8.597  ; 8.595  ; Rise       ; CLK             ;
;  LOAD[3]    ; CLK        ; 6.585  ; 6.603  ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_OUT[*]  ; CLK        ; 5.948 ; 5.908 ; Rise       ; CLK             ;
;  ALU_OUT[0] ; CLK        ; 5.948 ; 5.908 ; Rise       ; CLK             ;
;  ALU_OUT[1] ; CLK        ; 6.327 ; 6.291 ; Rise       ; CLK             ;
;  ALU_OUT[2] ; CLK        ; 6.241 ; 6.277 ; Rise       ; CLK             ;
;  ALU_OUT[3] ; CLK        ; 6.243 ; 6.277 ; Rise       ; CLK             ;
; ALU_SEL[*]  ; CLK        ; 6.250 ; 6.257 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 7.814 ; 7.942 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 6.319 ; 6.303 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 6.250 ; 6.257 ; Rise       ; CLK             ;
; BUS_OUT[*]  ; CLK        ; 5.576 ; 5.585 ; Rise       ; CLK             ;
;  BUS_OUT[0] ; CLK        ; 5.576 ; 5.585 ; Rise       ; CLK             ;
;  BUS_OUT[1] ; CLK        ; 5.737 ; 5.741 ; Rise       ; CLK             ;
;  BUS_OUT[2] ; CLK        ; 5.820 ; 5.814 ; Rise       ; CLK             ;
;  BUS_OUT[3] ; CLK        ; 7.304 ; 7.415 ; Rise       ; CLK             ;
; BUS_SEL[*]  ; CLK        ; 5.629 ; 5.659 ; Rise       ; CLK             ;
;  BUS_SEL[0] ; CLK        ; 6.905 ; 6.865 ; Rise       ; CLK             ;
;  BUS_SEL[1] ; CLK        ; 7.147 ; 7.084 ; Rise       ; CLK             ;
;  BUS_SEL[2] ; CLK        ; 7.040 ; 6.953 ; Rise       ; CLK             ;
;  BUS_SEL[3] ; CLK        ; 5.629 ; 5.659 ; Rise       ; CLK             ;
; INC[*]      ; CLK        ; 5.748 ; 5.736 ; Rise       ; CLK             ;
;  INC[0]     ; CLK        ; 5.748 ; 5.736 ; Rise       ; CLK             ;
; LOAD[*]     ; CLK        ; 5.986 ; 5.966 ; Rise       ; CLK             ;
;  LOAD[0]    ; CLK        ; 7.330 ; 7.295 ; Rise       ; CLK             ;
;  LOAD[1]    ; CLK        ; 6.177 ; 6.187 ; Rise       ; CLK             ;
;  LOAD[2]    ; CLK        ; 6.382 ; 6.390 ; Rise       ; CLK             ;
;  LOAD[3]    ; CLK        ; 5.986 ; 5.966 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IR[0]      ; BUS_SEL[0]  ; 11.210 ; 11.017 ; 11.709 ; 11.505 ;
; IR[0]      ; BUS_SEL[1]  ; 11.270 ; 11.391 ; 11.758 ; 11.890 ;
; IR[0]      ; BUS_SEL[2]  ; 11.160 ; 11.258 ; 11.648 ; 11.757 ;
; IR[0]      ; LOAD[0]     ; 11.575 ; 11.786 ; 12.063 ; 12.285 ;
; IR[1]      ; BUS_SEL[0]  ; 11.265 ; 11.111 ; 11.705 ; 11.532 ;
; IR[1]      ; BUS_SEL[1]  ; 11.364 ; 11.446 ; 11.785 ; 11.886 ;
; IR[1]      ; BUS_SEL[2]  ; 11.254 ; 11.313 ; 11.675 ; 11.753 ;
; IR[1]      ; LOAD[0]     ; 11.669 ; 11.841 ; 12.090 ; 12.281 ;
; IR[2]      ; BUS_SEL[0]  ; 11.151 ; 10.947 ; 11.596 ; 11.437 ;
; IR[2]      ; BUS_SEL[1]  ; 11.200 ; 11.332 ; 11.690 ; 11.777 ;
; IR[2]      ; BUS_SEL[2]  ; 11.090 ; 11.199 ; 11.580 ; 11.644 ;
; IR[2]      ; LOAD[0]     ; 11.505 ; 11.727 ; 11.995 ; 12.172 ;
; IR[3]      ; BUS_SEL[0]  ; 11.348 ; 11.030 ; 11.840 ; 11.522 ;
; IR[3]      ; BUS_SEL[1]  ; 11.283 ; 11.529 ; 11.775 ; 12.021 ;
; IR[3]      ; BUS_SEL[2]  ; 11.173 ; 11.396 ; 11.665 ; 11.888 ;
; IR[3]      ; LOAD[0]     ; 11.588 ; 11.924 ; 12.080 ; 12.416 ;
; IR[4]      ; BUS_SEL[0]  ; 9.014  ;        ;        ; 9.341  ;
; IR[4]      ; BUS_SEL[1]  ; 8.494  ; 8.567  ; 9.013  ; 8.991  ;
; IR[4]      ; LOAD[0]     ; 8.298  ;        ;        ; 8.786  ;
; IR[5]      ; BUS_SEL[0]  ; 7.459  ; 6.902  ; 7.012  ; 7.444  ;
; IR[5]      ; BUS_SEL[1]  ; 7.292  ; 7.012  ; 7.116  ; 7.412  ;
; IR[5]      ; BUS_SEL[2]  ; 6.727  ;        ;        ; 6.781  ;
; IR[5]      ; LOAD[0]     ; 6.735  ;        ;        ; 6.867  ;
; IR[5]      ; LOAD[1]     ;        ; 6.086  ; 6.219  ;        ;
; IR[5]      ; LOAD[2]     ; 5.319  ;        ;        ; 5.356  ;
; IR[10]     ; BUS_SEL[0]  ; 6.899  ; 7.022  ; 7.204  ; 6.924  ;
; IR[10]     ; BUS_SEL[1]  ; 7.275  ; 7.072  ; 7.309  ; 7.385  ;
; IR[10]     ; BUS_SEL[2]  ; 7.165  ; 6.939  ; 7.199  ; 7.252  ;
; IR[10]     ; BUS_SEL[3]  ;        ; 5.173  ; 5.329  ;        ;
; IR[10]     ; LOAD[0]     ; 7.763  ; 7.465  ; 7.615  ; 7.935  ;
; IR[10]     ; LOAD[1]     ; 6.484  ; 6.430  ; 6.592  ; 6.547  ;
; IR[10]     ; LOAD[2]     ; 5.577  ; 6.129  ; 6.281  ; 5.595  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IR[0]      ; BUS_SEL[0]  ; 9.880  ; 9.695  ; 10.311 ; 10.135 ;
; IR[0]      ; BUS_SEL[1]  ; 9.946  ; 10.059 ; 10.386 ; 10.490 ;
; IR[0]      ; BUS_SEL[2]  ; 9.839  ; 9.928  ; 10.279 ; 10.359 ;
; IR[0]      ; LOAD[0]     ; 10.240 ; 10.441 ; 10.680 ; 10.872 ;
; IR[1]      ; BUS_SEL[0]  ; 9.886  ; 9.712  ; 10.299 ; 10.134 ;
; IR[1]      ; BUS_SEL[1]  ; 9.963  ; 10.065 ; 10.385 ; 10.478 ;
; IR[1]      ; BUS_SEL[2]  ; 9.856  ; 9.934  ; 10.278 ; 10.347 ;
; IR[1]      ; LOAD[0]     ; 10.257 ; 10.447 ; 10.679 ; 10.860 ;
; IR[2]      ; BUS_SEL[0]  ; 9.941  ; 9.761  ; 10.385 ; 10.175 ;
; IR[2]      ; BUS_SEL[1]  ; 10.012 ; 10.120 ; 10.426 ; 10.564 ;
; IR[2]      ; BUS_SEL[2]  ; 9.905  ; 9.989  ; 10.319 ; 10.433 ;
; IR[2]      ; LOAD[0]     ; 10.306 ; 10.502 ; 10.720 ; 10.946 ;
; IR[3]      ; BUS_SEL[0]  ; 9.560  ; 9.555  ; 10.004 ; 10.008 ;
; IR[3]      ; BUS_SEL[1]  ; 9.986  ; 9.937  ; 10.439 ; 10.381 ;
; IR[3]      ; BUS_SEL[2]  ; 9.879  ; 9.806  ; 10.332 ; 10.250 ;
; IR[3]      ; LOAD[0]     ; 10.280 ; 10.317 ; 10.733 ; 10.761 ;
; IR[4]      ; BUS_SEL[0]  ; 7.566  ;        ;        ; 7.951  ;
; IR[4]      ; BUS_SEL[1]  ; 8.249  ; 8.333  ; 8.770  ; 8.720  ;
; IR[4]      ; LOAD[0]     ; 7.315  ;        ;        ; 7.798  ;
; IR[5]      ; BUS_SEL[0]  ; 6.079  ; 6.006  ; 6.156  ; 6.113  ;
; IR[5]      ; BUS_SEL[1]  ; 7.091  ; 6.628  ; 6.731  ; 7.184  ;
; IR[5]      ; BUS_SEL[2]  ; 6.548  ;        ;        ; 6.599  ;
; IR[5]      ; LOAD[0]     ; 6.581  ;        ;        ; 6.715  ;
; IR[5]      ; LOAD[1]     ;        ; 5.898  ; 6.043  ;        ;
; IR[5]      ; LOAD[2]     ; 5.218  ;        ;        ; 5.258  ;
; IR[10]     ; BUS_SEL[0]  ; 5.998  ; 5.812  ; 5.967  ; 6.063  ;
; IR[10]     ; BUS_SEL[1]  ; 6.174  ; 6.866  ; 7.103  ; 6.280  ;
; IR[10]     ; BUS_SEL[2]  ; 6.159  ; 6.735  ; 6.996  ; 6.220  ;
; IR[10]     ; BUS_SEL[3]  ;        ; 5.050  ; 5.204  ;        ;
; IR[10]     ; LOAD[0]     ; 6.776  ; 6.865  ; 6.909  ; 6.968  ;
; IR[10]     ; LOAD[1]     ; 5.605  ; 6.251  ; 6.436  ; 5.677  ;
; IR[10]     ; LOAD[2]     ; 5.465  ; 5.994  ; 6.148  ; 5.488  ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 138.97 MHz ; 138.97 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -6.196 ; -252.126          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.324 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -86.392                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.196 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.220      ; 7.436      ;
; -6.182 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.122      ;
; -6.182 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.122      ;
; -6.182 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.122      ;
; -6.182 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.122      ;
; -6.182 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.220      ; 7.422      ;
; -6.178 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.220      ; 7.418      ;
; -6.168 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.108      ;
; -6.168 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.108      ;
; -6.168 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.108      ;
; -6.168 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.108      ;
; -6.164 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.104      ;
; -6.164 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.104      ;
; -6.164 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.104      ;
; -6.164 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.104      ;
; -6.117 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.220      ; 7.357      ;
; -6.103 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.043      ;
; -6.103 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.043      ;
; -6.103 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.043      ;
; -6.103 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 7.043      ;
; -6.061 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.293      ;
; -6.061 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.293      ;
; -6.061 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.293      ;
; -6.061 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.293      ;
; -6.061 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.293      ;
; -6.047 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.279      ;
; -6.047 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.279      ;
; -6.047 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.279      ;
; -6.047 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.279      ;
; -6.047 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.279      ;
; -6.043 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.275      ;
; -6.043 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.275      ;
; -6.043 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.275      ;
; -6.043 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.275      ;
; -6.043 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.275      ;
; -6.012 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.271      ; 7.278      ;
; -5.998 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.271      ; 7.264      ;
; -5.994 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.271      ; 7.260      ;
; -5.982 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.214      ;
; -5.982 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.214      ;
; -5.982 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.214      ;
; -5.982 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.214      ;
; -5.982 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.214      ;
; -5.950 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.220      ; 7.190      ;
; -5.936 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.876      ;
; -5.936 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.876      ;
; -5.936 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.876      ;
; -5.936 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.876      ;
; -5.933 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.271      ; 7.199      ;
; -5.929 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.220      ; 7.169      ;
; -5.915 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.855      ;
; -5.915 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.855      ;
; -5.915 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.855      ;
; -5.915 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.855      ;
; -5.911 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.220      ; 7.151      ;
; -5.897 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.837      ;
; -5.897 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.837      ;
; -5.897 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.837      ;
; -5.897 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.055     ; 6.837      ;
; -5.876 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.271      ; 7.142      ;
; -5.868 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.248      ; 7.111      ;
; -5.862 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.271      ; 7.128      ;
; -5.858 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.271      ; 7.124      ;
; -5.854 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.248      ; 7.097      ;
; -5.851 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.248      ; 7.094      ;
; -5.850 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.248      ; 7.093      ;
; -5.843 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.273      ; 7.111      ;
; -5.837 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.248      ; 7.080      ;
; -5.833 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.248      ; 7.076      ;
; -5.829 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.273      ; 7.097      ;
; -5.826 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.273      ; 7.094      ;
; -5.825 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.273      ; 7.093      ;
; -5.815 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.047      ;
; -5.815 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.047      ;
; -5.815 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.047      ;
; -5.815 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.047      ;
; -5.815 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.047      ;
; -5.812 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.273      ; 7.080      ;
; -5.808 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.273      ; 7.076      ;
; -5.797 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.271      ; 7.063      ;
; -5.796 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.273      ; 7.064      ;
; -5.794 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.026      ;
; -5.794 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.026      ;
; -5.794 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.026      ;
; -5.794 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.026      ;
; -5.794 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.026      ;
; -5.789 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.248      ; 7.032      ;
; -5.788 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.120     ; 6.688      ;
; -5.782 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.273      ; 7.050      ;
; -5.780 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.248      ; 7.023      ;
; -5.778 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 1.000        ; 0.246      ; 7.019      ;
; -5.778 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 1.000        ; 0.246      ; 7.019      ;
; -5.778 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 1.000        ; 0.246      ; 7.019      ;
; -5.778 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 1.000        ; 0.246      ; 7.019      ;
; -5.778 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 1.000        ; 0.246      ; 7.019      ;
; -5.778 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.273      ; 7.046      ;
; -5.776 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.008      ;
; -5.776 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.008      ;
; -5.776 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.008      ;
; -5.776 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.237      ; 7.008      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.324 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.536      ;
; 0.468 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.689      ;
; 0.502 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.714      ;
; 0.502 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.714      ;
; 0.504 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.716      ;
; 0.512 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.712      ;
; 0.513 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.712      ;
; 0.515 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.727      ;
; 0.517 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.717      ;
; 0.517 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.717      ;
; 0.522 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.722      ;
; 0.531 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.730      ;
; 0.592 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.813      ;
; 0.625 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.825      ;
; 0.626 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.826      ;
; 0.626 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.826      ;
; 0.627 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.827      ;
; 0.627 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.827      ;
; 0.630 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.830      ;
; 0.634 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.834      ;
; 0.634 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.031      ; 0.834      ;
; 0.635 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.835      ;
; 0.642 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe4                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; -0.240     ; 0.546      ;
; 0.642 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe7                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; -0.240     ; 0.546      ;
; 0.719 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.940      ;
; 0.729 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.929      ;
; 0.733 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe5                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; -0.240     ; 0.637      ;
; 0.747 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.959      ;
; 0.747 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.959      ;
; 0.749 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.961      ;
; 0.753 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.965      ;
; 0.755 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.955      ;
; 0.756 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.968      ;
; 0.757 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.957      ;
; 0.758 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.957      ;
; 0.760 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 0.972      ;
; 0.764 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.963      ;
; 0.771 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.055      ; 0.970      ;
; 0.784 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.984      ;
; 0.826 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.047      ;
; 0.831 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.018      ;
; 0.836 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.048      ;
; 0.843 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.055      ;
; 0.845 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.057      ;
; 0.852 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.064      ;
; 0.879 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                              ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.100      ;
; 0.907 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.116      ;
; 0.916 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.125      ;
; 0.922 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.131      ;
; 0.924 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.111      ;
; 0.941 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.146      ;
; 1.036 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]  ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.387      ; 1.567      ;
; 1.048 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.371      ; 1.563      ;
; 1.055 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.061      ; 1.260      ;
; 1.065 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                              ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ; CLK          ; CLK         ; 0.000        ; 0.380      ; 1.589      ;
; 1.067 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.270      ;
; 1.070 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.273      ;
; 1.090 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.303      ;
; 1.111 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                              ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                                           ; CLK          ; CLK         ; 0.000        ; 0.380      ; 1.635      ;
; 1.112 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.310      ;
; 1.112 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.310      ;
; 1.112 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.310      ;
; 1.125 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                              ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ; CLK          ; CLK         ; 0.000        ; 0.380      ; 1.649      ;
; 1.128 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.045      ; 1.317      ;
; 1.129 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.332      ;
; 1.138 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]  ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.387      ; 1.669      ;
; 1.142 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                              ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_re_reg       ; CLK          ; CLK         ; 0.000        ; 0.342      ; 1.653      ;
; 1.152 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.352      ;
; 1.152 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.352      ;
; 1.152 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.352      ;
; 1.152 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]                                                         ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.352      ;
; 1.152 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.352      ;
; 1.152 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.352      ;
; 1.152 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.352      ;
; 1.152 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.352      ;
; 1.152 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]                                                        ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.352      ;
; 1.154 ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.366      ;
; 1.158 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.361      ;
; 1.162 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.365      ;
; 1.181 ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[2] ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.145      ; 1.470      ;
; 1.183 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.396      ;
; 1.196 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                                           ; CLK          ; CLK         ; 0.000        ; 0.380      ; 1.720      ;
; 1.199 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ; CLK          ; CLK         ; 0.000        ; 0.380      ; 1.723      ;
; 1.210 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ; CLK          ; CLK         ; 0.000        ; 0.380      ; 1.734      ;
; 1.225 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.059      ; 1.428      ;
; 1.233 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.446      ;
; 1.238 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; -0.256     ; 1.126      ;
; 1.259 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.446      ;
; 1.266 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.065      ; 1.475      ;
; 1.296 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe7                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.476      ;
; 1.296 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe3                                                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 1.476      ;
; 1.298 ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.084      ; 1.526      ;
; 1.306 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.397      ; 1.847      ;
; 1.307 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; -0.256     ; 1.195      ;
; 1.307 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ; CLK          ; CLK         ; 0.000        ; 0.380      ; 1.831      ;
; 1.308 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; -0.256     ; 1.196      ;
; 1.326 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.539      ;
; 1.341 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.554      ;
; 1.344 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                              ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe5                                                           ; CLK          ; CLK         ; 0.000        ; 0.364      ; 1.852      ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                      ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe2                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe3                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe4                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe5                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe7                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[0]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[1]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[2]                          ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[3]                          ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ;
; 0.177  ; 0.361        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; CLEAR[*]     ; CLK        ; 3.274 ; 3.636 ; Rise       ; CLK             ;
;  CLEAR[0]    ; CLK        ; 3.106 ; 3.481 ; Rise       ; CLK             ;
;  CLEAR[1]    ; CLK        ; 3.274 ; 3.636 ; Rise       ; CLK             ;
;  CLEAR[2]    ; CLK        ; 3.208 ; 3.612 ; Rise       ; CLK             ;
; IR[*]        ; CLK        ; 7.219 ; 7.616 ; Rise       ; CLK             ;
;  IR[0]       ; CLK        ; 7.099 ; 7.493 ; Rise       ; CLK             ;
;  IR[1]       ; CLK        ; 7.149 ; 7.493 ; Rise       ; CLK             ;
;  IR[2]       ; CLK        ; 7.040 ; 7.401 ; Rise       ; CLK             ;
;  IR[3]       ; CLK        ; 7.219 ; 7.616 ; Rise       ; CLK             ;
;  IR[4]       ; CLK        ; 5.149 ; 5.446 ; Rise       ; CLK             ;
;  IR[5]       ; CLK        ; 3.867 ; 3.909 ; Rise       ; CLK             ;
;  IR[6]       ; CLK        ; 2.237 ; 2.655 ; Rise       ; CLK             ;
;  IR[7]       ; CLK        ; 2.399 ; 2.770 ; Rise       ; CLK             ;
;  IR[8]       ; CLK        ; 1.967 ; 2.362 ; Rise       ; CLK             ;
;  IR[9]       ; CLK        ; 2.269 ; 2.639 ; Rise       ; CLK             ;
;  IR[10]      ; CLK        ; 3.556 ; 3.804 ; Rise       ; CLK             ;
; PC_INPUT[*]  ; CLK        ; 1.587 ; 1.927 ; Rise       ; CLK             ;
;  PC_INPUT[0] ; CLK        ; 1.499 ; 1.873 ; Rise       ; CLK             ;
;  PC_INPUT[1] ; CLK        ; 1.452 ; 1.824 ; Rise       ; CLK             ;
;  PC_INPUT[2] ; CLK        ; 1.429 ; 1.794 ; Rise       ; CLK             ;
;  PC_INPUT[3] ; CLK        ; 1.444 ; 1.788 ; Rise       ; CLK             ;
;  PC_INPUT[4] ; CLK        ; 1.587 ; 1.927 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; CLEAR[*]     ; CLK        ; -0.396 ; -0.750 ; Rise       ; CLK             ;
;  CLEAR[0]    ; CLK        ; -0.495 ; -0.898 ; Rise       ; CLK             ;
;  CLEAR[1]    ; CLK        ; -0.396 ; -0.750 ; Rise       ; CLK             ;
;  CLEAR[2]    ; CLK        ; -0.765 ; -1.085 ; Rise       ; CLK             ;
; IR[*]        ; CLK        ; -0.553 ; -0.701 ; Rise       ; CLK             ;
;  IR[0]       ; CLK        ; -2.213 ; -2.556 ; Rise       ; CLK             ;
;  IR[1]       ; CLK        ; -2.256 ; -2.589 ; Rise       ; CLK             ;
;  IR[2]       ; CLK        ; -1.874 ; -2.228 ; Rise       ; CLK             ;
;  IR[3]       ; CLK        ; -1.942 ; -2.335 ; Rise       ; CLK             ;
;  IR[4]       ; CLK        ; -1.917 ; -2.286 ; Rise       ; CLK             ;
;  IR[5]       ; CLK        ; -0.665 ; -0.789 ; Rise       ; CLK             ;
;  IR[6]       ; CLK        ; -0.981 ; -1.341 ; Rise       ; CLK             ;
;  IR[7]       ; CLK        ; -1.123 ; -1.456 ; Rise       ; CLK             ;
;  IR[8]       ; CLK        ; -0.785 ; -1.136 ; Rise       ; CLK             ;
;  IR[9]       ; CLK        ; -1.067 ; -1.400 ; Rise       ; CLK             ;
;  IR[10]      ; CLK        ; -0.553 ; -0.701 ; Rise       ; CLK             ;
; PC_INPUT[*]  ; CLK        ; -1.078 ; -1.431 ; Rise       ; CLK             ;
;  PC_INPUT[0] ; CLK        ; -1.147 ; -1.512 ; Rise       ; CLK             ;
;  PC_INPUT[1] ; CLK        ; -1.100 ; -1.465 ; Rise       ; CLK             ;
;  PC_INPUT[2] ; CLK        ; -1.078 ; -1.436 ; Rise       ; CLK             ;
;  PC_INPUT[3] ; CLK        ; -1.094 ; -1.431 ; Rise       ; CLK             ;
;  PC_INPUT[4] ; CLK        ; -1.231 ; -1.564 ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ALU_OUT[*]  ; CLK        ; 6.751  ; 6.734  ; Rise       ; CLK             ;
;  ALU_OUT[0] ; CLK        ; 6.027  ; 6.029  ; Rise       ; CLK             ;
;  ALU_OUT[1] ; CLK        ; 6.260  ; 6.292  ; Rise       ; CLK             ;
;  ALU_OUT[2] ; CLK        ; 6.751  ; 6.734  ; Rise       ; CLK             ;
;  ALU_OUT[3] ; CLK        ; 6.476  ; 6.453  ; Rise       ; CLK             ;
; ALU_SEL[*]  ; CLK        ; 8.238  ; 8.208  ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 8.238  ; 8.208  ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 7.011  ; 6.946  ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 6.326  ; 6.248  ; Rise       ; CLK             ;
; BUS_OUT[*]  ; CLK        ; 7.119  ; 7.200  ; Rise       ; CLK             ;
;  BUS_OUT[0] ; CLK        ; 5.407  ; 5.387  ; Rise       ; CLK             ;
;  BUS_OUT[1] ; CLK        ; 5.565  ; 5.524  ; Rise       ; CLK             ;
;  BUS_OUT[2] ; CLK        ; 5.630  ; 5.592  ; Rise       ; CLK             ;
;  BUS_OUT[3] ; CLK        ; 7.119  ; 7.200  ; Rise       ; CLK             ;
; BUS_SEL[*]  ; CLK        ; 10.373 ; 10.508 ; Rise       ; CLK             ;
;  BUS_SEL[0] ; CLK        ; 10.363 ; 10.113 ; Rise       ; CLK             ;
;  BUS_SEL[1] ; CLK        ; 10.373 ; 10.508 ; Rise       ; CLK             ;
;  BUS_SEL[2] ; CLK        ; 10.283 ; 10.372 ; Rise       ; CLK             ;
;  BUS_SEL[3] ; CLK        ; 6.314  ; 6.268  ; Rise       ; CLK             ;
; INC[*]      ; CLK        ; 5.572  ; 5.536  ; Rise       ; CLK             ;
;  INC[0]     ; CLK        ; 5.572  ; 5.536  ; Rise       ; CLK             ;
; LOAD[*]     ; CLK        ; 10.609 ; 10.909 ; Rise       ; CLK             ;
;  LOAD[0]    ; CLK        ; 10.609 ; 10.909 ; Rise       ; CLK             ;
;  LOAD[1]    ; CLK        ; 8.348  ; 8.259  ; Rise       ; CLK             ;
;  LOAD[2]    ; CLK        ; 8.033  ; 7.987  ; Rise       ; CLK             ;
;  LOAD[3]    ; CLK        ; 6.204  ; 6.178  ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_OUT[*]  ; CLK        ; 5.642 ; 5.576 ; Rise       ; CLK             ;
;  ALU_OUT[0] ; CLK        ; 5.642 ; 5.576 ; Rise       ; CLK             ;
;  ALU_OUT[1] ; CLK        ; 6.000 ; 5.943 ; Rise       ; CLK             ;
;  ALU_OUT[2] ; CLK        ; 5.926 ; 5.922 ; Rise       ; CLK             ;
;  ALU_OUT[3] ; CLK        ; 5.924 ; 5.938 ; Rise       ; CLK             ;
; ALU_SEL[*]  ; CLK        ; 5.920 ; 5.880 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 7.468 ; 7.533 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 6.004 ; 5.913 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 5.920 ; 5.880 ; Rise       ; CLK             ;
; BUS_OUT[*]  ; CLK        ; 5.297 ; 5.276 ; Rise       ; CLK             ;
;  BUS_OUT[0] ; CLK        ; 5.297 ; 5.276 ; Rise       ; CLK             ;
;  BUS_OUT[1] ; CLK        ; 5.448 ; 5.406 ; Rise       ; CLK             ;
;  BUS_OUT[2] ; CLK        ; 5.511 ; 5.472 ; Rise       ; CLK             ;
;  BUS_OUT[3] ; CLK        ; 6.992 ; 7.072 ; Rise       ; CLK             ;
; BUS_SEL[*]  ; CLK        ; 5.332 ; 5.350 ; Rise       ; CLK             ;
;  BUS_SEL[0] ; CLK        ; 6.515 ; 6.448 ; Rise       ; CLK             ;
;  BUS_SEL[1] ; CLK        ; 6.733 ; 6.657 ; Rise       ; CLK             ;
;  BUS_SEL[2] ; CLK        ; 6.643 ; 6.524 ; Rise       ; CLK             ;
;  BUS_SEL[3] ; CLK        ; 5.332 ; 5.350 ; Rise       ; CLK             ;
; INC[*]      ; CLK        ; 5.454 ; 5.419 ; Rise       ; CLK             ;
;  INC[0]     ; CLK        ; 5.454 ; 5.419 ; Rise       ; CLK             ;
; LOAD[*]     ; CLK        ; 5.671 ; 5.605 ; Rise       ; CLK             ;
;  LOAD[0]    ; CLK        ; 6.863 ; 6.875 ; Rise       ; CLK             ;
;  LOAD[1]    ; CLK        ; 5.855 ; 5.807 ; Rise       ; CLK             ;
;  LOAD[2]    ; CLK        ; 6.035 ; 5.991 ; Rise       ; CLK             ;
;  LOAD[3]    ; CLK        ; 5.671 ; 5.605 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IR[0]      ; BUS_SEL[0]  ; 10.267 ; 10.112 ; 10.661 ; 10.498 ;
; IR[0]      ; BUS_SEL[1]  ; 10.372 ; 10.412 ; 10.758 ; 10.806 ;
; IR[0]      ; BUS_SEL[2]  ; 10.282 ; 10.276 ; 10.668 ; 10.670 ;
; IR[0]      ; LOAD[0]     ; 10.608 ; 10.813 ; 10.994 ; 11.207 ;
; IR[1]      ; BUS_SEL[0]  ; 10.317 ; 10.201 ; 10.661 ; 10.528 ;
; IR[1]      ; BUS_SEL[1]  ; 10.461 ; 10.462 ; 10.788 ; 10.806 ;
; IR[1]      ; BUS_SEL[2]  ; 10.371 ; 10.326 ; 10.698 ; 10.670 ;
; IR[1]      ; LOAD[0]     ; 10.697 ; 10.863 ; 11.024 ; 11.207 ;
; IR[2]      ; BUS_SEL[0]  ; 10.208 ; 10.037 ; 10.569 ; 10.453 ;
; IR[2]      ; BUS_SEL[1]  ; 10.297 ; 10.353 ; 10.713 ; 10.714 ;
; IR[2]      ; BUS_SEL[2]  ; 10.207 ; 10.217 ; 10.623 ; 10.578 ;
; IR[2]      ; LOAD[0]     ; 10.533 ; 10.754 ; 10.949 ; 11.115 ;
; IR[3]      ; BUS_SEL[0]  ; 10.387 ; 10.132 ; 10.784 ; 10.534 ;
; IR[3]      ; BUS_SEL[1]  ; 10.392 ; 10.532 ; 10.794 ; 10.929 ;
; IR[3]      ; BUS_SEL[2]  ; 10.302 ; 10.396 ; 10.704 ; 10.793 ;
; IR[3]      ; LOAD[0]     ; 10.628 ; 10.933 ; 11.030 ; 11.330 ;
; IR[4]      ; BUS_SEL[0]  ; 8.317  ;        ;        ; 8.543  ;
; IR[4]      ; BUS_SEL[1]  ; 7.867  ; 7.854  ; 8.325  ; 8.217  ;
; IR[4]      ; LOAD[0]     ; 7.664  ;        ;        ; 8.088  ;
; IR[5]      ; BUS_SEL[0]  ; 7.035  ; 6.482  ; 6.679  ; 7.006  ;
; IR[5]      ; BUS_SEL[1]  ; 6.906  ; 6.572  ; 6.788  ; 6.959  ;
; IR[5]      ; BUS_SEL[2]  ; 6.365  ;        ;        ; 6.442  ;
; IR[5]      ; LOAD[0]     ; 6.376  ;        ;        ; 6.533  ;
; IR[5]      ; LOAD[1]     ;        ; 5.736  ; 5.924  ;        ;
; IR[5]      ; LOAD[2]     ; 5.094  ;        ;        ; 5.135  ;
; IR[10]     ; BUS_SEL[0]  ; 6.482  ; 6.608  ; 6.838  ; 6.560  ;
; IR[10]     ; BUS_SEL[1]  ; 6.868  ; 6.661  ; 6.945  ; 6.983  ;
; IR[10]     ; BUS_SEL[2]  ; 6.778  ; 6.525  ; 6.855  ; 6.847  ;
; IR[10]     ; BUS_SEL[3]  ;        ; 4.910  ; 5.128  ;        ;
; IR[10]     ; LOAD[0]     ; 7.248  ; 7.059  ; 7.181  ; 7.532  ;
; IR[10]     ; LOAD[1]     ; 6.118  ; 6.029  ; 6.286  ; 6.205  ;
; IR[10]     ; LOAD[2]     ; 5.314  ; 5.757  ; 6.019  ; 5.341  ;
+------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+-------------+-------+-------+-------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF     ;
+------------+-------------+-------+-------+-------+--------+
; IR[0]      ; BUS_SEL[0]  ; 9.091 ; 8.936 ; 9.434 ; 9.285  ;
; IR[0]      ; BUS_SEL[1]  ; 9.193 ; 9.233 ; 9.542 ; 9.576  ;
; IR[0]      ; BUS_SEL[2]  ; 9.103 ; 9.100 ; 9.452 ; 9.443  ;
; IR[0]      ; LOAD[0]     ; 9.418 ; 9.620 ; 9.767 ; 9.963  ;
; IR[1]      ; BUS_SEL[0]  ; 9.104 ; 8.950 ; 9.432 ; 9.284  ;
; IR[1]      ; BUS_SEL[1]  ; 9.207 ; 9.246 ; 9.541 ; 9.574  ;
; IR[1]      ; BUS_SEL[2]  ; 9.117 ; 9.113 ; 9.451 ; 9.441  ;
; IR[1]      ; LOAD[0]     ; 9.432 ; 9.633 ; 9.766 ; 9.961  ;
; IR[2]      ; BUS_SEL[0]  ; 9.134 ; 8.986 ; 9.508 ; 9.332  ;
; IR[2]      ; BUS_SEL[1]  ; 9.243 ; 9.276 ; 9.589 ; 9.650  ;
; IR[2]      ; BUS_SEL[2]  ; 9.153 ; 9.143 ; 9.499 ; 9.517  ;
; IR[2]      ; LOAD[0]     ; 9.468 ; 9.663 ; 9.814 ; 10.037 ;
; IR[3]      ; BUS_SEL[0]  ; 8.841 ; 8.796 ; 9.192 ; 9.153  ;
; IR[3]      ; BUS_SEL[1]  ; 9.225 ; 9.163 ; 9.582 ; 9.514  ;
; IR[3]      ; BUS_SEL[2]  ; 9.135 ; 9.030 ; 9.492 ; 9.381  ;
; IR[3]      ; LOAD[0]     ; 9.450 ; 9.548 ; 9.807 ; 9.899  ;
; IR[4]      ; BUS_SEL[0]  ; 7.026 ;       ;       ; 7.301  ;
; IR[4]      ; BUS_SEL[1]  ; 7.651 ; 7.652 ; 8.112 ; 7.982  ;
; IR[4]      ; LOAD[0]     ; 6.756 ;       ;       ; 7.226  ;
; IR[5]      ; BUS_SEL[0]  ; 5.798 ; 5.680 ; 5.898 ; 5.808  ;
; IR[5]      ; BUS_SEL[1]  ; 6.722 ; 6.236 ; 6.428 ; 6.759  ;
; IR[5]      ; BUS_SEL[2]  ; 6.207 ;       ;       ; 6.275  ;
; IR[5]      ; LOAD[0]     ; 6.235 ;       ;       ; 6.393  ;
; IR[5]      ; LOAD[1]     ;       ; 5.570 ; 5.768 ;        ;
; IR[5]      ; LOAD[2]     ; 5.002 ;       ;       ; 5.046  ;
; IR[10]     ; BUS_SEL[0]  ; 5.690 ; 5.488 ; 5.736 ; 5.755  ;
; IR[10]     ; BUS_SEL[1]  ; 5.861 ; 6.475 ; 6.759 ; 5.959  ;
; IR[10]     ; BUS_SEL[2]  ; 5.857 ; 6.342 ; 6.669 ; 5.883  ;
; IR[10]     ; BUS_SEL[3]  ;       ; 4.804 ; 5.014 ;        ;
; IR[10]     ; LOAD[0]     ; 6.360 ; 6.491 ; 6.556 ; 6.660  ;
; IR[10]     ; LOAD[1]     ; 5.337 ; 5.871 ; 6.143 ; 5.401  ;
; IR[10]     ; LOAD[2]     ; 5.212 ; 5.637 ; 5.896 ; 5.244  ;
+------------+-------------+-------+-------+-------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -3.456 ; -130.582          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.191 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -82.621                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.456 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.603      ;
; -3.452 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.599      ;
; -3.440 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.587      ;
; -3.387 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.534      ;
; -3.385 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.337      ;
; -3.385 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.337      ;
; -3.385 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.337      ;
; -3.385 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.337      ;
; -3.381 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.333      ;
; -3.381 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.333      ;
; -3.381 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.333      ;
; -3.381 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.333      ;
; -3.369 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.321      ;
; -3.369 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.321      ;
; -3.369 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.321      ;
; -3.369 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.321      ;
; -3.361 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.486      ;
; -3.361 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.486      ;
; -3.361 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.486      ;
; -3.361 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.486      ;
; -3.361 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.486      ;
; -3.357 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.482      ;
; -3.357 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.482      ;
; -3.357 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.482      ;
; -3.357 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.482      ;
; -3.357 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.482      ;
; -3.345 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.470      ;
; -3.345 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.470      ;
; -3.345 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.470      ;
; -3.345 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.470      ;
; -3.345 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.470      ;
; -3.334 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.478      ;
; -3.330 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.474      ;
; -3.318 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.462      ;
; -3.316 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.268      ;
; -3.316 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.268      ;
; -3.316 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.268      ;
; -3.316 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.268      ;
; -3.303 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.450      ;
; -3.297 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.444      ;
; -3.293 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.437      ;
; -3.292 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.417      ;
; -3.292 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.417      ;
; -3.292 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.417      ;
; -3.292 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.417      ;
; -3.292 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.417      ;
; -3.289 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.433      ;
; -3.285 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.418      ;
; -3.281 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.414      ;
; -3.277 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.421      ;
; -3.271 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.160      ; 4.418      ;
; -3.269 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.402      ;
; -3.267 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.160      ; 4.414      ;
; -3.265 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.409      ;
; -3.263 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.410      ;
; -3.255 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.160      ; 4.402      ;
; -3.238 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.159      ; 4.384      ;
; -3.234 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.159      ; 4.380      ;
; -3.232 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.184      ;
; -3.232 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.184      ;
; -3.232 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.184      ;
; -3.232 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.184      ;
; -3.226 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.359      ;
; -3.226 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.178      ;
; -3.226 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.178      ;
; -3.226 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.178      ;
; -3.226 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.178      ;
; -3.224 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.157      ; 4.368      ;
; -3.222 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.159      ; 4.368      ;
; -3.222 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.355      ;
; -3.216 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.349      ;
; -3.215 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.348      ;
; -3.213 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.063     ; 4.159      ;
; -3.212 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.160      ; 4.359      ;
; -3.211 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.344      ;
; -3.210 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.343      ;
; -3.208 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.333      ;
; -3.208 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.333      ;
; -3.208 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.333      ;
; -3.208 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.333      ;
; -3.208 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                             ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.333      ;
; -3.208 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.160      ; 4.355      ;
; -3.206 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.339      ;
; -3.202 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.160      ; 4.349      ;
; -3.202 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.327      ;
; -3.202 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.327      ;
; -3.202 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.327      ;
; -3.202 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.327      ;
; -3.202 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                           ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; CLK          ; CLK         ; 1.000        ; 0.138      ; 4.327      ;
; -3.202 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                            ; CLK          ; CLK         ; 1.000        ; 0.160      ; 4.349      ;
; -3.202 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.335      ;
; -3.199 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.332      ;
; -3.198 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                            ; CLK          ; CLK         ; 1.000        ; 0.160      ; 4.345      ;
; -3.196 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                            ; CLK          ; CLK         ; 1.000        ; 0.160      ; 4.343      ;
; -3.192 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.144      ;
; -3.192 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.144      ;
; -3.192 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.144      ;
; -3.192 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                             ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                          ; CLK          ; CLK         ; 1.000        ; -0.035     ; 4.144      ;
; -3.192 ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1] ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK          ; CLK         ; 1.000        ; -0.051     ; 4.150      ;
; -3.190 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                             ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                            ; CLK          ; CLK         ; 1.000        ; 0.146      ; 4.323      ;
+--------+-----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.191 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.318      ;
; 0.259 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.392      ;
; 0.291 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.411      ;
; 0.294 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.414      ;
; 0.299 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.427      ;
; 0.307 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.435      ;
; 0.318 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.437      ;
; 0.333 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.466      ;
; 0.356 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.495      ;
; 0.357 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.496      ;
; 0.358 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.497      ;
; 0.360 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.499      ;
; 0.362 ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]     ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.501      ;
; 0.365 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.485      ;
; 0.366 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.486      ;
; 0.370 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.490      ;
; 0.371 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.491      ;
; 0.374 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe4                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; -0.140     ; 0.318      ;
; 0.374 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe7                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; -0.140     ; 0.318      ;
; 0.408 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.541      ;
; 0.420 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.540      ;
; 0.433 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe5                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; -0.140     ; 0.377      ;
; 0.437 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.557      ;
; 0.440 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.560      ;
; 0.448 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.575      ;
; 0.449 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.576      ;
; 0.454 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                              ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.584      ;
; 0.458 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.585      ;
; 0.460 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.587      ;
; 0.461 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.588      ;
; 0.465 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.584      ;
; 0.468 ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.587      ;
; 0.473 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.606      ;
; 0.491 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]    ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                              ; CLK          ; CLK         ; 0.000        ; 0.049      ; 0.624      ;
; 0.492 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.606      ;
; 0.511 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.638      ;
; 0.514 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.641      ;
; 0.523 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.650      ;
; 0.526 ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.653      ;
; 0.532 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.029      ; 0.645      ;
; 0.541 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.665      ;
; 0.546 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.669      ;
; 0.546 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.670      ;
; 0.552 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.676      ;
; 0.598 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]  ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.913      ;
; 0.607 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.224      ; 0.915      ;
; 0.610 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.733      ;
; 0.616 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.736      ;
; 0.618 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.738      ;
; 0.641 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.769      ;
; 0.643 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.762      ;
; 0.643 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.762      ;
; 0.643 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                              ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.762      ;
; 0.647 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                              ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.961      ;
; 0.649 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.032      ; 0.765      ;
; 0.650 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.771      ;
; 0.654 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                              ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                                           ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.968      ;
; 0.663 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]  ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.231      ; 0.978      ;
; 0.664 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                              ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ; CLK          ; CLK         ; 0.000        ; 0.230      ; 0.978      ;
; 0.669 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.790      ;
; 0.672 ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.799      ;
; 0.673 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                              ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]                                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.794      ;
; 0.679 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.799      ;
; 0.681 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.808      ;
; 0.709 ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[2] ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.871      ;
; 0.716 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.845      ;
; 0.716 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.837      ;
; 0.717 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                                           ; CLK          ; CLK         ; 0.000        ; 0.230      ; 1.031      ;
; 0.724 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; -0.150     ; 0.658      ;
; 0.726 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                              ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.040      ; 0.850      ;
; 0.727 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ; CLK          ; CLK         ; 0.000        ; 0.230      ; 1.041      ;
; 0.728 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ; CLK          ; CLK         ; 0.000        ; 0.230      ; 1.042      ;
; 0.731 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.845      ;
; 0.737 ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                              ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_re_reg       ; CLK          ; CLK         ; 0.000        ; 0.220      ; 1.061      ;
; 0.756 ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]    ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ; CLK          ; CLK         ; 0.000        ; 0.050      ; 0.890      ;
; 0.756 ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]  ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.238      ; 1.078      ;
; 0.756 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.884      ;
; 0.762 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe7                                                           ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.871      ;
; 0.762 ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe3                                                           ; CLK          ; CLK         ; 0.000        ; 0.025      ; 0.871      ;
; 0.763 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ; CLK          ; CLK         ; 0.000        ; -0.150     ; 0.697      ;
; 0.770 ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]    ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.898      ;
; 0.771 ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]    ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; CLK          ; CLK         ; 0.000        ; 0.029      ; 0.884      ;
; 0.773 ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                                ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ; CLK          ; CLK         ; 0.000        ; 0.230      ; 1.087      ;
; 0.776 ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                  ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ; CLK          ; CLK         ; 0.000        ; -0.150     ; 0.710      ;
+-------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                      ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLK   ; Rise       ; CLK                                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe1a[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe2                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe3                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe4                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe5                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe7                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe9                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|AR:inst|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|INPR:inst4|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|PC:inst2|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[0]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[10]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[11]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[12]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[13]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[14]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[15]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[1]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[2]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[3]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[4]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[5]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[6]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[8]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; IR_DECODE:inst5|lpm_decode:LPM_DECODE_component|decode_qqh:auto_generated|dffe1a[9]                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; SC:inst2|lpm_counter:LPM_COUNTER_component|cntr_k6i:auto_generated|counter_reg_bit[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[0]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[1]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[2]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[3]                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLK   ; Rise       ; lpm_decode0:inst3|lpm_decode:LPM_DECODE_component|decode_t7h:auto_generated|dffe1a[4]                                                       ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_we_reg       ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[0]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[1]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[2]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|q_a[3]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|data_segment:inst1|altsyncram:altsyncram_component|altsyncram_6li1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R3:inst9|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                           ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                           ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|OUTR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                           ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; Common_Bus_System:inst123|R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe6                                                           ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; CLK   ; Rise       ; ALU:inst119|ALU_MUX:inst10|lpm_mux:LPM_MUX_component|mux_0oe:auto_generated|dffe8                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; CLEAR[*]     ; CLK        ; 2.016 ; 2.703 ; Rise       ; CLK             ;
;  CLEAR[0]    ; CLK        ; 1.990 ; 2.541 ; Rise       ; CLK             ;
;  CLEAR[1]    ; CLK        ; 2.016 ; 2.703 ; Rise       ; CLK             ;
;  CLEAR[2]    ; CLK        ; 1.980 ; 2.684 ; Rise       ; CLK             ;
; IR[*]        ; CLK        ; 4.489 ; 5.131 ; Rise       ; CLK             ;
;  IR[0]       ; CLK        ; 4.437 ; 5.070 ; Rise       ; CLK             ;
;  IR[1]       ; CLK        ; 4.425 ; 5.037 ; Rise       ; CLK             ;
;  IR[2]       ; CLK        ; 4.391 ; 5.002 ; Rise       ; CLK             ;
;  IR[3]       ; CLK        ; 4.489 ; 5.131 ; Rise       ; CLK             ;
;  IR[4]       ; CLK        ; 3.201 ; 3.837 ; Rise       ; CLK             ;
;  IR[5]       ; CLK        ; 2.326 ; 2.653 ; Rise       ; CLK             ;
;  IR[6]       ; CLK        ; 1.488 ; 2.050 ; Rise       ; CLK             ;
;  IR[7]       ; CLK        ; 1.542 ; 2.174 ; Rise       ; CLK             ;
;  IR[8]       ; CLK        ; 1.317 ; 1.850 ; Rise       ; CLK             ;
;  IR[9]       ; CLK        ; 1.460 ; 2.006 ; Rise       ; CLK             ;
;  IR[10]      ; CLK        ; 2.222 ; 2.422 ; Rise       ; CLK             ;
; PC_INPUT[*]  ; CLK        ; 1.009 ; 1.631 ; Rise       ; CLK             ;
;  PC_INPUT[0] ; CLK        ; 0.976 ; 1.588 ; Rise       ; CLK             ;
;  PC_INPUT[1] ; CLK        ; 0.941 ; 1.551 ; Rise       ; CLK             ;
;  PC_INPUT[2] ; CLK        ; 0.927 ; 1.539 ; Rise       ; CLK             ;
;  PC_INPUT[3] ; CLK        ; 0.932 ; 1.544 ; Rise       ; CLK             ;
;  PC_INPUT[4] ; CLK        ; 1.009 ; 1.631 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; CLEAR[*]     ; CLK        ; -0.313 ; -0.872 ; Rise       ; CLK             ;
;  CLEAR[0]    ; CLK        ; -0.387 ; -0.977 ; Rise       ; CLK             ;
;  CLEAR[1]    ; CLK        ; -0.313 ; -0.872 ; Rise       ; CLK             ;
;  CLEAR[2]    ; CLK        ; -0.516 ; -1.102 ; Rise       ; CLK             ;
; IR[*]        ; CLK        ; -0.301 ; -0.631 ; Rise       ; CLK             ;
;  IR[0]       ; CLK        ; -1.384 ; -1.980 ; Rise       ; CLK             ;
;  IR[1]       ; CLK        ; -1.368 ; -1.978 ; Rise       ; CLK             ;
;  IR[2]       ; CLK        ; -1.194 ; -1.772 ; Rise       ; CLK             ;
;  IR[3]       ; CLK        ; -1.213 ; -1.822 ; Rise       ; CLK             ;
;  IR[4]       ; CLK        ; -1.223 ; -1.870 ; Rise       ; CLK             ;
;  IR[5]       ; CLK        ; -0.372 ; -0.636 ; Rise       ; CLK             ;
;  IR[6]       ; CLK        ; -0.678 ; -1.253 ; Rise       ; CLK             ;
;  IR[7]       ; CLK        ; -0.743 ; -1.326 ; Rise       ; CLK             ;
;  IR[8]       ; CLK        ; -0.558 ; -1.125 ; Rise       ; CLK             ;
;  IR[9]       ; CLK        ; -0.692 ; -1.259 ; Rise       ; CLK             ;
;  IR[10]      ; CLK        ; -0.301 ; -0.631 ; Rise       ; CLK             ;
; PC_INPUT[*]  ; CLK        ; -0.704 ; -1.308 ; Rise       ; CLK             ;
;  PC_INPUT[0] ; CLK        ; -0.754 ; -1.355 ; Rise       ; CLK             ;
;  PC_INPUT[1] ; CLK        ; -0.719 ; -1.320 ; Rise       ; CLK             ;
;  PC_INPUT[2] ; CLK        ; -0.704 ; -1.308 ; Rise       ; CLK             ;
;  PC_INPUT[3] ; CLK        ; -0.710 ; -1.313 ; Rise       ; CLK             ;
;  PC_INPUT[4] ; CLK        ; -0.784 ; -1.397 ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_OUT[*]  ; CLK        ; 4.247 ; 4.354 ; Rise       ; CLK             ;
;  ALU_OUT[0] ; CLK        ; 3.755 ; 3.844 ; Rise       ; CLK             ;
;  ALU_OUT[1] ; CLK        ; 3.961 ; 4.040 ; Rise       ; CLK             ;
;  ALU_OUT[2] ; CLK        ; 4.247 ; 4.354 ; Rise       ; CLK             ;
;  ALU_OUT[3] ; CLK        ; 4.047 ; 4.146 ; Rise       ; CLK             ;
; ALU_SEL[*]  ; CLK        ; 5.284 ; 5.354 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 5.284 ; 5.354 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 4.346 ; 4.488 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 3.909 ; 4.020 ; Rise       ; CLK             ;
; BUS_OUT[*]  ; CLK        ; 4.565 ; 4.730 ; Rise       ; CLK             ;
;  BUS_OUT[0] ; CLK        ; 3.384 ; 3.429 ; Rise       ; CLK             ;
;  BUS_OUT[1] ; CLK        ; 3.469 ; 3.531 ; Rise       ; CLK             ;
;  BUS_OUT[2] ; CLK        ; 3.516 ; 3.563 ; Rise       ; CLK             ;
;  BUS_OUT[3] ; CLK        ; 4.565 ; 4.730 ; Rise       ; CLK             ;
; BUS_SEL[*]  ; CLK        ; 6.461 ; 6.630 ; Rise       ; CLK             ;
;  BUS_SEL[0] ; CLK        ; 6.461 ; 6.278 ; Rise       ; CLK             ;
;  BUS_SEL[1] ; CLK        ; 6.413 ; 6.630 ; Rise       ; CLK             ;
;  BUS_SEL[2] ; CLK        ; 6.300 ; 6.562 ; Rise       ; CLK             ;
;  BUS_SEL[3] ; CLK        ; 3.890 ; 4.031 ; Rise       ; CLK             ;
; INC[*]      ; CLK        ; 3.483 ; 3.562 ; Rise       ; CLK             ;
;  INC[0]     ; CLK        ; 3.483 ; 3.562 ; Rise       ; CLK             ;
; LOAD[*]     ; CLK        ; 6.636 ; 6.814 ; Rise       ; CLK             ;
;  LOAD[0]    ; CLK        ; 6.636 ; 6.814 ; Rise       ; CLK             ;
;  LOAD[1]    ; CLK        ; 5.156 ; 5.216 ; Rise       ; CLK             ;
;  LOAD[2]    ; CLK        ; 4.982 ; 5.049 ; Rise       ; CLK             ;
;  LOAD[3]    ; CLK        ; 3.852 ; 3.988 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_OUT[*]  ; CLK        ; 3.524 ; 3.545 ; Rise       ; CLK             ;
;  ALU_OUT[0] ; CLK        ; 3.524 ; 3.545 ; Rise       ; CLK             ;
;  ALU_OUT[1] ; CLK        ; 3.794 ; 3.813 ; Rise       ; CLK             ;
;  ALU_OUT[2] ; CLK        ; 3.749 ; 3.812 ; Rise       ; CLK             ;
;  ALU_OUT[3] ; CLK        ; 3.734 ; 3.771 ; Rise       ; CLK             ;
; ALU_SEL[*]  ; CLK        ; 3.670 ; 3.769 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 4.748 ; 4.952 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 3.712 ; 3.814 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 3.670 ; 3.769 ; Rise       ; CLK             ;
; BUS_OUT[*]  ; CLK        ; 3.312 ; 3.355 ; Rise       ; CLK             ;
;  BUS_OUT[0] ; CLK        ; 3.312 ; 3.355 ; Rise       ; CLK             ;
;  BUS_OUT[1] ; CLK        ; 3.394 ; 3.453 ; Rise       ; CLK             ;
;  BUS_OUT[2] ; CLK        ; 3.438 ; 3.483 ; Rise       ; CLK             ;
;  BUS_OUT[3] ; CLK        ; 4.483 ; 4.645 ; Rise       ; CLK             ;
; BUS_SEL[*]  ; CLK        ; 3.322 ; 3.398 ; Rise       ; CLK             ;
;  BUS_SEL[0] ; CLK        ; 4.025 ; 4.060 ; Rise       ; CLK             ;
;  BUS_SEL[1] ; CLK        ; 4.221 ; 4.193 ; Rise       ; CLK             ;
;  BUS_SEL[2] ; CLK        ; 4.108 ; 4.126 ; Rise       ; CLK             ;
;  BUS_SEL[3] ; CLK        ; 3.322 ; 3.398 ; Rise       ; CLK             ;
; INC[*]      ; CLK        ; 3.407 ; 3.483 ; Rise       ; CLK             ;
;  INC[0]     ; CLK        ; 3.407 ; 3.483 ; Rise       ; CLK             ;
; LOAD[*]     ; CLK        ; 3.505 ; 3.591 ; Rise       ; CLK             ;
;  LOAD[0]    ; CLK        ; 4.372 ; 4.320 ; Rise       ; CLK             ;
;  LOAD[1]    ; CLK        ; 3.615 ; 3.725 ; Rise       ; CLK             ;
;  LOAD[2]    ; CLK        ; 3.729 ; 3.839 ; Rise       ; CLK             ;
;  LOAD[3]    ; CLK        ; 3.505 ; 3.591 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[0]      ; BUS_SEL[0]  ; 6.448 ; 6.334 ; 7.081 ; 6.965 ;
; IR[0]      ; BUS_SEL[1]  ; 6.469 ; 6.617 ; 7.100 ; 7.250 ;
; IR[0]      ; BUS_SEL[2]  ; 6.356 ; 6.549 ; 6.987 ; 7.182 ;
; IR[0]      ; LOAD[0]     ; 6.692 ; 6.801 ; 7.323 ; 7.434 ;
; IR[1]      ; BUS_SEL[0]  ; 6.436 ; 6.339 ; 7.048 ; 6.958 ;
; IR[1]      ; BUS_SEL[1]  ; 6.474 ; 6.605 ; 7.093 ; 7.217 ;
; IR[1]      ; BUS_SEL[2]  ; 6.361 ; 6.537 ; 6.980 ; 7.149 ;
; IR[1]      ; LOAD[0]     ; 6.697 ; 6.789 ; 7.316 ; 7.401 ;
; IR[2]      ; BUS_SEL[0]  ; 6.402 ; 6.294 ; 7.013 ; 6.915 ;
; IR[2]      ; BUS_SEL[1]  ; 6.429 ; 6.571 ; 7.050 ; 7.182 ;
; IR[2]      ; BUS_SEL[2]  ; 6.316 ; 6.503 ; 6.937 ; 7.114 ;
; IR[2]      ; LOAD[0]     ; 6.652 ; 6.755 ; 7.273 ; 7.366 ;
; IR[3]      ; BUS_SEL[0]  ; 6.500 ; 6.317 ; 7.142 ; 6.959 ;
; IR[3]      ; BUS_SEL[1]  ; 6.452 ; 6.669 ; 7.094 ; 7.311 ;
; IR[3]      ; BUS_SEL[2]  ; 6.339 ; 6.601 ; 6.981 ; 7.243 ;
; IR[3]      ; LOAD[0]     ; 6.675 ; 6.853 ; 7.317 ; 7.495 ;
; IR[4]      ; BUS_SEL[0]  ; 5.212 ;       ;       ; 5.841 ;
; IR[4]      ; BUS_SEL[1]  ; 4.976 ; 5.103 ; 5.588 ; 5.682 ;
; IR[4]      ; LOAD[0]     ; 4.924 ;       ;       ; 5.521 ;
; IR[5]      ; BUS_SEL[0]  ; 4.337 ; 4.145 ; 4.288 ; 4.657 ;
; IR[5]      ; BUS_SEL[1]  ; 4.281 ; 4.228 ; 4.398 ; 4.673 ;
; IR[5]      ; BUS_SEL[2]  ; 3.988 ;       ;       ; 4.268 ;
; IR[5]      ; LOAD[0]     ; 4.032 ;       ;       ; 4.313 ;
; IR[5]      ; LOAD[1]     ;       ; 3.670 ; 3.884 ;       ;
; IR[5]      ; LOAD[2]     ; 3.166 ;       ;       ; 3.495 ;
; IR[10]     ; BUS_SEL[0]  ; 4.073 ; 4.165 ; 4.414 ; 4.317 ;
; IR[10]     ; BUS_SEL[1]  ; 4.300 ; 4.157 ; 4.573 ; 4.583 ;
; IR[10]     ; BUS_SEL[2]  ; 4.187 ; 4.089 ; 4.460 ; 4.515 ;
; IR[10]     ; BUS_SEL[3]  ;       ; 3.129 ; 3.378 ;       ;
; IR[10]     ; LOAD[0]     ; 4.653 ; 4.337 ; 4.794 ; 4.857 ;
; IR[10]     ; LOAD[1]     ; 3.789 ; 3.842 ; 4.061 ; 4.121 ;
; IR[10]     ; LOAD[2]     ; 3.280 ; 3.696 ; 3.887 ; 3.614 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[0]      ; BUS_SEL[0]  ; 5.710 ; 5.606 ; 6.299 ; 6.202 ;
; IR[0]      ; BUS_SEL[1]  ; 5.742 ; 5.878 ; 6.338 ; 6.467 ;
; IR[0]      ; BUS_SEL[2]  ; 5.629 ; 5.811 ; 6.225 ; 6.400 ;
; IR[0]      ; LOAD[0]     ; 5.955 ; 6.055 ; 6.551 ; 6.644 ;
; IR[1]      ; BUS_SEL[0]  ; 5.664 ; 5.573 ; 6.267 ; 6.183 ;
; IR[1]      ; BUS_SEL[1]  ; 5.709 ; 5.832 ; 6.319 ; 6.435 ;
; IR[1]      ; BUS_SEL[2]  ; 5.596 ; 5.765 ; 6.206 ; 6.368 ;
; IR[1]      ; LOAD[0]     ; 5.922 ; 6.009 ; 6.532 ; 6.612 ;
; IR[2]      ; BUS_SEL[0]  ; 5.741 ; 5.641 ; 6.336 ; 6.217 ;
; IR[2]      ; BUS_SEL[1]  ; 5.777 ; 5.909 ; 6.353 ; 6.504 ;
; IR[2]      ; BUS_SEL[2]  ; 5.664 ; 5.842 ; 6.240 ; 6.437 ;
; IR[2]      ; LOAD[0]     ; 5.990 ; 6.086 ; 6.566 ; 6.681 ;
; IR[3]      ; BUS_SEL[0]  ; 5.520 ; 5.598 ; 6.132 ; 6.217 ;
; IR[3]      ; BUS_SEL[1]  ; 5.742 ; 5.793 ; 6.361 ; 6.405 ;
; IR[3]      ; BUS_SEL[2]  ; 5.629 ; 5.726 ; 6.248 ; 6.338 ;
; IR[3]      ; LOAD[0]     ; 5.955 ; 5.966 ; 6.574 ; 6.578 ;
; IR[4]      ; BUS_SEL[0]  ; 4.420 ;       ;       ; 5.090 ;
; IR[4]      ; BUS_SEL[1]  ; 4.844 ; 4.971 ; 5.452 ; 5.522 ;
; IR[4]      ; LOAD[0]     ; 4.395 ;       ;       ; 4.937 ;
; IR[5]      ; BUS_SEL[0]  ; 3.569 ; 3.650 ; 3.833 ; 3.933 ;
; IR[5]      ; BUS_SEL[1]  ; 4.171 ; 4.007 ; 4.196 ; 4.540 ;
; IR[5]      ; BUS_SEL[2]  ; 3.885 ;       ;       ; 4.162 ;
; IR[5]      ; LOAD[0]     ; 3.943 ;       ;       ; 4.228 ;
; IR[5]      ; LOAD[1]     ;       ; 3.557 ; 3.776 ;       ;
; IR[5]      ; LOAD[2]     ; 3.107 ;       ;       ; 3.438 ;
; IR[10]     ; BUS_SEL[0]  ; 3.512 ; 3.524 ; 3.729 ; 3.865 ;
; IR[10]     ; BUS_SEL[1]  ; 3.647 ; 4.044 ; 4.462 ; 3.998 ;
; IR[10]     ; BUS_SEL[2]  ; 3.586 ; 3.977 ; 4.349 ; 3.973 ;
; IR[10]     ; BUS_SEL[3]  ;       ; 3.058 ; 3.304 ;       ;
; IR[10]     ; LOAD[0]     ; 4.087 ; 4.074 ; 4.351 ; 4.319 ;
; IR[10]     ; LOAD[1]     ; 3.296 ; 3.736 ; 3.970 ; 3.651 ;
; IR[10]     ; LOAD[2]     ; 3.217 ; 3.616 ; 3.816 ; 3.553 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.965   ; 0.191 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -6.965   ; 0.191 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -288.604 ; 0.0   ; 0.0      ; 0.0     ; -86.392             ;
;  CLK             ; -288.604 ; 0.000 ; N/A      ; N/A     ; -86.392             ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; CLEAR[*]     ; CLK        ; 3.721 ; 4.192 ; Rise       ; CLK             ;
;  CLEAR[0]    ; CLK        ; 3.560 ; 3.973 ; Rise       ; CLK             ;
;  CLEAR[1]    ; CLK        ; 3.721 ; 4.192 ; Rise       ; CLK             ;
;  CLEAR[2]    ; CLK        ; 3.676 ; 4.171 ; Rise       ; CLK             ;
; IR[*]        ; CLK        ; 8.083 ; 8.575 ; Rise       ; CLK             ;
;  IR[0]       ; CLK        ; 7.945 ; 8.444 ; Rise       ; CLK             ;
;  IR[1]       ; CLK        ; 8.000 ; 8.440 ; Rise       ; CLK             ;
;  IR[2]       ; CLK        ; 7.886 ; 8.331 ; Rise       ; CLK             ;
;  IR[3]       ; CLK        ; 8.083 ; 8.575 ; Rise       ; CLK             ;
;  IR[4]       ; CLK        ; 5.735 ; 6.147 ; Rise       ; CLK             ;
;  IR[5]       ; CLK        ; 4.180 ; 4.250 ; Rise       ; CLK             ;
;  IR[6]       ; CLK        ; 2.621 ; 3.064 ; Rise       ; CLK             ;
;  IR[7]       ; CLK        ; 2.787 ; 3.230 ; Rise       ; CLK             ;
;  IR[8]       ; CLK        ; 2.295 ; 2.728 ; Rise       ; CLK             ;
;  IR[9]       ; CLK        ; 2.639 ; 3.050 ; Rise       ; CLK             ;
;  IR[10]      ; CLK        ; 3.958 ; 4.094 ; Rise       ; CLK             ;
; PC_INPUT[*]  ; CLK        ; 1.846 ; 2.278 ; Rise       ; CLK             ;
;  PC_INPUT[0] ; CLK        ; 1.762 ; 2.210 ; Rise       ; CLK             ;
;  PC_INPUT[1] ; CLK        ; 1.714 ; 2.161 ; Rise       ; CLK             ;
;  PC_INPUT[2] ; CLK        ; 1.687 ; 2.126 ; Rise       ; CLK             ;
;  PC_INPUT[3] ; CLK        ; 1.692 ; 2.122 ; Rise       ; CLK             ;
;  PC_INPUT[4] ; CLK        ; 1.846 ; 2.278 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; CLEAR[*]     ; CLK        ; -0.313 ; -0.750 ; Rise       ; CLK             ;
;  CLEAR[0]    ; CLK        ; -0.387 ; -0.898 ; Rise       ; CLK             ;
;  CLEAR[1]    ; CLK        ; -0.313 ; -0.750 ; Rise       ; CLK             ;
;  CLEAR[2]    ; CLK        ; -0.516 ; -1.085 ; Rise       ; CLK             ;
; IR[*]        ; CLK        ; -0.301 ; -0.631 ; Rise       ; CLK             ;
;  IR[0]       ; CLK        ; -1.384 ; -1.980 ; Rise       ; CLK             ;
;  IR[1]       ; CLK        ; -1.368 ; -1.978 ; Rise       ; CLK             ;
;  IR[2]       ; CLK        ; -1.194 ; -1.772 ; Rise       ; CLK             ;
;  IR[3]       ; CLK        ; -1.213 ; -1.822 ; Rise       ; CLK             ;
;  IR[4]       ; CLK        ; -1.223 ; -1.870 ; Rise       ; CLK             ;
;  IR[5]       ; CLK        ; -0.372 ; -0.636 ; Rise       ; CLK             ;
;  IR[6]       ; CLK        ; -0.678 ; -1.253 ; Rise       ; CLK             ;
;  IR[7]       ; CLK        ; -0.743 ; -1.326 ; Rise       ; CLK             ;
;  IR[8]       ; CLK        ; -0.558 ; -1.125 ; Rise       ; CLK             ;
;  IR[9]       ; CLK        ; -0.692 ; -1.259 ; Rise       ; CLK             ;
;  IR[10]      ; CLK        ; -0.301 ; -0.631 ; Rise       ; CLK             ;
; PC_INPUT[*]  ; CLK        ; -0.704 ; -1.308 ; Rise       ; CLK             ;
;  PC_INPUT[0] ; CLK        ; -0.754 ; -1.355 ; Rise       ; CLK             ;
;  PC_INPUT[1] ; CLK        ; -0.719 ; -1.320 ; Rise       ; CLK             ;
;  PC_INPUT[2] ; CLK        ; -0.704 ; -1.308 ; Rise       ; CLK             ;
;  PC_INPUT[3] ; CLK        ; -0.710 ; -1.313 ; Rise       ; CLK             ;
;  PC_INPUT[4] ; CLK        ; -0.784 ; -1.397 ; Rise       ; CLK             ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; ALU_OUT[*]  ; CLK        ; 7.143  ; 7.172  ; Rise       ; CLK             ;
;  ALU_OUT[0] ; CLK        ; 6.383  ; 6.439  ; Rise       ; CLK             ;
;  ALU_OUT[1] ; CLK        ; 6.623  ; 6.696  ; Rise       ; CLK             ;
;  ALU_OUT[2] ; CLK        ; 7.143  ; 7.172  ; Rise       ; CLK             ;
;  ALU_OUT[3] ; CLK        ; 6.835  ; 6.879  ; Rise       ; CLK             ;
; ALU_SEL[*]  ; CLK        ; 8.694  ; 8.662  ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 8.694  ; 8.662  ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 7.434  ; 7.483  ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 6.682  ; 6.690  ; Rise       ; CLK             ;
; BUS_OUT[*]  ; CLK        ; 7.447  ; 7.560  ; Rise       ; CLK             ;
;  BUS_OUT[0] ; CLK        ; 5.700  ; 5.712  ; Rise       ; CLK             ;
;  BUS_OUT[1] ; CLK        ; 5.867  ; 5.874  ; Rise       ; CLK             ;
;  BUS_OUT[2] ; CLK        ; 5.955  ; 5.950  ; Rise       ; CLK             ;
;  BUS_OUT[3] ; CLK        ; 7.447  ; 7.560  ; Rise       ; CLK             ;
; BUS_SEL[*]  ; CLK        ; 11.232 ; 11.413 ; Rise       ; CLK             ;
;  BUS_SEL[0] ; CLK        ; 11.232 ; 10.914 ; Rise       ; CLK             ;
;  BUS_SEL[1] ; CLK        ; 11.167 ; 11.413 ; Rise       ; CLK             ;
;  BUS_SEL[2] ; CLK        ; 11.057 ; 11.280 ; Rise       ; CLK             ;
;  BUS_SEL[3] ; CLK        ; 6.692  ; 6.692  ; Rise       ; CLK             ;
; INC[*]      ; CLK        ; 5.879  ; 5.868  ; Rise       ; CLK             ;
;  INC[0]     ; CLK        ; 5.879  ; 5.868  ; Rise       ; CLK             ;
; LOAD[*]     ; CLK        ; 11.472 ; 11.808 ; Rise       ; CLK             ;
;  LOAD[0]    ; CLK        ; 11.472 ; 11.808 ; Rise       ; CLK             ;
;  LOAD[1]    ; CLK        ; 8.950  ; 8.896  ; Rise       ; CLK             ;
;  LOAD[2]    ; CLK        ; 8.597  ; 8.595  ; Rise       ; CLK             ;
;  LOAD[3]    ; CLK        ; 6.585  ; 6.603  ; Rise       ; CLK             ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ALU_OUT[*]  ; CLK        ; 3.524 ; 3.545 ; Rise       ; CLK             ;
;  ALU_OUT[0] ; CLK        ; 3.524 ; 3.545 ; Rise       ; CLK             ;
;  ALU_OUT[1] ; CLK        ; 3.794 ; 3.813 ; Rise       ; CLK             ;
;  ALU_OUT[2] ; CLK        ; 3.749 ; 3.812 ; Rise       ; CLK             ;
;  ALU_OUT[3] ; CLK        ; 3.734 ; 3.771 ; Rise       ; CLK             ;
; ALU_SEL[*]  ; CLK        ; 3.670 ; 3.769 ; Rise       ; CLK             ;
;  ALU_SEL[0] ; CLK        ; 4.748 ; 4.952 ; Rise       ; CLK             ;
;  ALU_SEL[1] ; CLK        ; 3.712 ; 3.814 ; Rise       ; CLK             ;
;  ALU_SEL[2] ; CLK        ; 3.670 ; 3.769 ; Rise       ; CLK             ;
; BUS_OUT[*]  ; CLK        ; 3.312 ; 3.355 ; Rise       ; CLK             ;
;  BUS_OUT[0] ; CLK        ; 3.312 ; 3.355 ; Rise       ; CLK             ;
;  BUS_OUT[1] ; CLK        ; 3.394 ; 3.453 ; Rise       ; CLK             ;
;  BUS_OUT[2] ; CLK        ; 3.438 ; 3.483 ; Rise       ; CLK             ;
;  BUS_OUT[3] ; CLK        ; 4.483 ; 4.645 ; Rise       ; CLK             ;
; BUS_SEL[*]  ; CLK        ; 3.322 ; 3.398 ; Rise       ; CLK             ;
;  BUS_SEL[0] ; CLK        ; 4.025 ; 4.060 ; Rise       ; CLK             ;
;  BUS_SEL[1] ; CLK        ; 4.221 ; 4.193 ; Rise       ; CLK             ;
;  BUS_SEL[2] ; CLK        ; 4.108 ; 4.126 ; Rise       ; CLK             ;
;  BUS_SEL[3] ; CLK        ; 3.322 ; 3.398 ; Rise       ; CLK             ;
; INC[*]      ; CLK        ; 3.407 ; 3.483 ; Rise       ; CLK             ;
;  INC[0]     ; CLK        ; 3.407 ; 3.483 ; Rise       ; CLK             ;
; LOAD[*]     ; CLK        ; 3.505 ; 3.591 ; Rise       ; CLK             ;
;  LOAD[0]    ; CLK        ; 4.372 ; 4.320 ; Rise       ; CLK             ;
;  LOAD[1]    ; CLK        ; 3.615 ; 3.725 ; Rise       ; CLK             ;
;  LOAD[2]    ; CLK        ; 3.729 ; 3.839 ; Rise       ; CLK             ;
;  LOAD[3]    ; CLK        ; 3.505 ; 3.591 ; Rise       ; CLK             ;
+-------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IR[0]      ; BUS_SEL[0]  ; 11.210 ; 11.017 ; 11.709 ; 11.505 ;
; IR[0]      ; BUS_SEL[1]  ; 11.270 ; 11.391 ; 11.758 ; 11.890 ;
; IR[0]      ; BUS_SEL[2]  ; 11.160 ; 11.258 ; 11.648 ; 11.757 ;
; IR[0]      ; LOAD[0]     ; 11.575 ; 11.786 ; 12.063 ; 12.285 ;
; IR[1]      ; BUS_SEL[0]  ; 11.265 ; 11.111 ; 11.705 ; 11.532 ;
; IR[1]      ; BUS_SEL[1]  ; 11.364 ; 11.446 ; 11.785 ; 11.886 ;
; IR[1]      ; BUS_SEL[2]  ; 11.254 ; 11.313 ; 11.675 ; 11.753 ;
; IR[1]      ; LOAD[0]     ; 11.669 ; 11.841 ; 12.090 ; 12.281 ;
; IR[2]      ; BUS_SEL[0]  ; 11.151 ; 10.947 ; 11.596 ; 11.437 ;
; IR[2]      ; BUS_SEL[1]  ; 11.200 ; 11.332 ; 11.690 ; 11.777 ;
; IR[2]      ; BUS_SEL[2]  ; 11.090 ; 11.199 ; 11.580 ; 11.644 ;
; IR[2]      ; LOAD[0]     ; 11.505 ; 11.727 ; 11.995 ; 12.172 ;
; IR[3]      ; BUS_SEL[0]  ; 11.348 ; 11.030 ; 11.840 ; 11.522 ;
; IR[3]      ; BUS_SEL[1]  ; 11.283 ; 11.529 ; 11.775 ; 12.021 ;
; IR[3]      ; BUS_SEL[2]  ; 11.173 ; 11.396 ; 11.665 ; 11.888 ;
; IR[3]      ; LOAD[0]     ; 11.588 ; 11.924 ; 12.080 ; 12.416 ;
; IR[4]      ; BUS_SEL[0]  ; 9.014  ;        ;        ; 9.341  ;
; IR[4]      ; BUS_SEL[1]  ; 8.494  ; 8.567  ; 9.013  ; 8.991  ;
; IR[4]      ; LOAD[0]     ; 8.298  ;        ;        ; 8.786  ;
; IR[5]      ; BUS_SEL[0]  ; 7.459  ; 6.902  ; 7.012  ; 7.444  ;
; IR[5]      ; BUS_SEL[1]  ; 7.292  ; 7.012  ; 7.116  ; 7.412  ;
; IR[5]      ; BUS_SEL[2]  ; 6.727  ;        ;        ; 6.781  ;
; IR[5]      ; LOAD[0]     ; 6.735  ;        ;        ; 6.867  ;
; IR[5]      ; LOAD[1]     ;        ; 6.086  ; 6.219  ;        ;
; IR[5]      ; LOAD[2]     ; 5.319  ;        ;        ; 5.356  ;
; IR[10]     ; BUS_SEL[0]  ; 6.899  ; 7.022  ; 7.204  ; 6.924  ;
; IR[10]     ; BUS_SEL[1]  ; 7.275  ; 7.072  ; 7.309  ; 7.385  ;
; IR[10]     ; BUS_SEL[2]  ; 7.165  ; 6.939  ; 7.199  ; 7.252  ;
; IR[10]     ; BUS_SEL[3]  ;        ; 5.173  ; 5.329  ;        ;
; IR[10]     ; LOAD[0]     ; 7.763  ; 7.465  ; 7.615  ; 7.935  ;
; IR[10]     ; LOAD[1]     ; 6.484  ; 6.430  ; 6.592  ; 6.547  ;
; IR[10]     ; LOAD[2]     ; 5.577  ; 6.129  ; 6.281  ; 5.595  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IR[0]      ; BUS_SEL[0]  ; 5.710 ; 5.606 ; 6.299 ; 6.202 ;
; IR[0]      ; BUS_SEL[1]  ; 5.742 ; 5.878 ; 6.338 ; 6.467 ;
; IR[0]      ; BUS_SEL[2]  ; 5.629 ; 5.811 ; 6.225 ; 6.400 ;
; IR[0]      ; LOAD[0]     ; 5.955 ; 6.055 ; 6.551 ; 6.644 ;
; IR[1]      ; BUS_SEL[0]  ; 5.664 ; 5.573 ; 6.267 ; 6.183 ;
; IR[1]      ; BUS_SEL[1]  ; 5.709 ; 5.832 ; 6.319 ; 6.435 ;
; IR[1]      ; BUS_SEL[2]  ; 5.596 ; 5.765 ; 6.206 ; 6.368 ;
; IR[1]      ; LOAD[0]     ; 5.922 ; 6.009 ; 6.532 ; 6.612 ;
; IR[2]      ; BUS_SEL[0]  ; 5.741 ; 5.641 ; 6.336 ; 6.217 ;
; IR[2]      ; BUS_SEL[1]  ; 5.777 ; 5.909 ; 6.353 ; 6.504 ;
; IR[2]      ; BUS_SEL[2]  ; 5.664 ; 5.842 ; 6.240 ; 6.437 ;
; IR[2]      ; LOAD[0]     ; 5.990 ; 6.086 ; 6.566 ; 6.681 ;
; IR[3]      ; BUS_SEL[0]  ; 5.520 ; 5.598 ; 6.132 ; 6.217 ;
; IR[3]      ; BUS_SEL[1]  ; 5.742 ; 5.793 ; 6.361 ; 6.405 ;
; IR[3]      ; BUS_SEL[2]  ; 5.629 ; 5.726 ; 6.248 ; 6.338 ;
; IR[3]      ; LOAD[0]     ; 5.955 ; 5.966 ; 6.574 ; 6.578 ;
; IR[4]      ; BUS_SEL[0]  ; 4.420 ;       ;       ; 5.090 ;
; IR[4]      ; BUS_SEL[1]  ; 4.844 ; 4.971 ; 5.452 ; 5.522 ;
; IR[4]      ; LOAD[0]     ; 4.395 ;       ;       ; 4.937 ;
; IR[5]      ; BUS_SEL[0]  ; 3.569 ; 3.650 ; 3.833 ; 3.933 ;
; IR[5]      ; BUS_SEL[1]  ; 4.171 ; 4.007 ; 4.196 ; 4.540 ;
; IR[5]      ; BUS_SEL[2]  ; 3.885 ;       ;       ; 4.162 ;
; IR[5]      ; LOAD[0]     ; 3.943 ;       ;       ; 4.228 ;
; IR[5]      ; LOAD[1]     ;       ; 3.557 ; 3.776 ;       ;
; IR[5]      ; LOAD[2]     ; 3.107 ;       ;       ; 3.438 ;
; IR[10]     ; BUS_SEL[0]  ; 3.512 ; 3.524 ; 3.729 ; 3.865 ;
; IR[10]     ; BUS_SEL[1]  ; 3.647 ; 4.044 ; 4.462 ; 3.998 ;
; IR[10]     ; BUS_SEL[2]  ; 3.586 ; 3.977 ; 4.349 ; 3.973 ;
; IR[10]     ; BUS_SEL[3]  ;       ; 3.058 ; 3.304 ;       ;
; IR[10]     ; LOAD[0]     ; 4.087 ; 4.074 ; 4.351 ; 4.319 ;
; IR[10]     ; LOAD[1]     ; 3.296 ; 3.736 ; 3.970 ; 3.651 ;
; IR[10]     ; LOAD[2]     ; 3.217 ; 3.616 ; 3.816 ; 3.553 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ALU_OUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_OUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_OUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_OUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_SEL[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_SEL[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_SEL[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_SEL[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INC[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INC[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INC[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOAD[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOAD[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOAD[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOAD[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_SEL[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_SEL[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_SEL[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_SEL[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_OUT[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_OUT[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_OUT[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS_OUT[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; IR[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IR[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLEAR[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLEAR[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLEAR[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_INPUT[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_INPUT[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_INPUT[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_INPUT[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC_INPUT[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; INC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; INC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LOAD[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LOAD[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LOAD[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LOAD[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; BUS_SEL[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; BUS_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU_SEL[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; INC[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; INC[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INC[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LOAD[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LOAD[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LOAD[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LOAD[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS_SEL[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS_SEL[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; BUS_SEL[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS_SEL[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS_OUT[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; BUS_OUT[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS_OUT[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS_OUT[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 50559    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 50559    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 465   ; 465  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 228   ; 228  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 23 10:36:12 2019
Info: Command: quartus_sta Control_Unit -c Control_Unit
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Control_Unit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.965
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.965      -288.604 CLK 
Info (332146): Worst-case hold slack is 0.364
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.364         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -86.392 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.196
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.196      -252.126 CLK 
Info (332146): Worst-case hold slack is 0.324
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.324         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -86.392 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.456
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.456      -130.582 CLK 
Info (332146): Worst-case hold slack is 0.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.191         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -82.621 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4617 megabytes
    Info: Processing ended: Thu May 23 10:36:14 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


