m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/prime_for_FPGA/Lite/demo/selecting_machine_test/simulation/qsim
vselecting_machine_test
Z1 !s110 1544096511
!i10b 1
!s100 RA]h9H0HH87P^jhg`jGF^1
I=Pl;fZ9IBgJGdmGRD^2gk2
Z2 V`JN@9S9cnhjKRR_L]QIcM3
R0
w1544096509
8selecting_machine_test.vo
Fselecting_machine_test.vo
L0 32
Z3 OV;L;10.3d;59
r1
!s85 0
31
!s108 1544096511.252000
!s107 selecting_machine_test.vo|
!s90 -work|work|selecting_machine_test.vo|
!i113 1
Z4 o-work work
vselecting_machine_test_vlg_check_tst
R1
!i10b 1
!s100 cFaOb5hC?GA7Z?Z4^<mOh2
II@C]ThUnf_kmjNo;6QlGk1
R2
R0
Z5 w1544096507
Z6 8Waveform5.vwf.vt
Z7 FWaveform5.vwf.vt
L0 62
R3
r1
!s85 0
31
Z8 !s108 1544096511.602000
Z9 !s107 Waveform5.vwf.vt|
Z10 !s90 -work|work|Waveform5.vwf.vt|
!i113 1
R4
vselecting_machine_test_vlg_sample_tst
R1
!i10b 1
!s100 eH<PUFZ8H0RcZOC[RhO?V1
I1bjfR<3BI`g2G1z7<57jn3
R2
R0
R5
R6
R7
L0 30
R3
r1
!s85 0
31
R8
R9
R10
!i113 1
R4
vselecting_machine_test_vlg_vec_tst
R1
!i10b 1
!s100 U6ozC__Sm[SX67MC:N_[90
ISZzEifV9gMknPYZRCmmRS0
R2
R0
R5
R6
R7
L0 702
R3
r1
!s85 0
31
R8
R9
R10
!i113 1
R4
