Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Mar 15 18:45:10 2024
| Host         : CDF-J5WCG42 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blinky_byte_timing_summary_routed.rpt -pb blinky_byte_timing_summary_routed.pb -rpx blinky_byte_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky_byte
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.819        0.000                      0                  155        0.176        0.000                      0                  155       41.160        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.819        0.000                      0                  155        0.176        0.000                      0                  155       41.160        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.819ns  (required time - arrival time)
  Source:                 uart_rx_gen/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.198ns  (logic 1.279ns (30.468%)  route 2.919ns (69.532%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 88.209 - 83.330 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.174    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDSE (Prop_fdse_C_Q)         0.478     5.652 f  uart_rx_gen/r_Clock_Count_reg[1]/Q
                         net (fo=12, routed)          1.057     6.709    uart_rx_gen/r_Clock_Count[1]
    SLICE_X6Y38          LUT3 (Prop_lut3_I0_O)        0.321     7.030 f  uart_rx_gen/r_State[1]_i_3/O
                         net (fo=4, routed)           0.515     7.545    uart_rx_gen/r_State[1]_i_3_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I3_O)        0.328     7.873 r  uart_rx_gen/r_Bit_Index[2]_i_2/O
                         net (fo=7, routed)           0.841     8.714    uart_rx_gen/r_Bit_Index[2]_i_2_n_0
    SLICE_X5Y38          LUT5 (Prop_lut5_I1_O)        0.152     8.866 r  uart_rx_gen/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.506     9.372    uart_rx_gen/r_Bit_Index[0]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  uart_rx_gen/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.514    88.209    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  uart_rx_gen/r_Bit_Index_reg[0]/C
                         clock pessimism              0.272    88.481    
                         clock uncertainty           -0.035    88.446    
    SLICE_X5Y38          FDRE (Setup_fdre_C_D)       -0.255    88.191    uart_rx_gen/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         88.191    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                 78.819    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 uart_rx_gen/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_Clock_Count_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.251ns (33.636%)  route 2.468ns (66.364%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.174    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDSE (Prop_fdse_C_Q)         0.478     5.652 r  uart_rx_gen/r_Clock_Count_reg[1]/Q
                         net (fo=12, routed)          1.002     6.654    uart_rx_gen/r_Clock_Count[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.323     6.977 r  uart_rx_gen/r_State[1]_i_2/O
                         net (fo=4, routed)           0.602     7.579    uart_rx_gen/r_State[1]_i_2_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.326     7.905 r  uart_rx_gen/r_Clock_Count[7]_i_2/O
                         net (fo=8, routed)           0.323     8.228    uart_rx_gen/r_Clock_Count[7]_i_2_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.352 r  uart_rx_gen/r_Clock_Count[7]_i_1/O
                         net (fo=7, routed)           0.541     8.893    uart_rx_gen/r_Clock_Count[7]_i_1_n_0
    SLICE_X6Y37          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513    88.208    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y37          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[2]/C
                         clock pessimism              0.272    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X6Y37          FDSE (Setup_fdse_C_S)       -0.524    87.921    uart_rx_gen/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         87.921    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 uart_rx_gen/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_Clock_Count_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.251ns (33.636%)  route 2.468ns (66.364%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.174    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDSE (Prop_fdse_C_Q)         0.478     5.652 r  uart_rx_gen/r_Clock_Count_reg[1]/Q
                         net (fo=12, routed)          1.002     6.654    uart_rx_gen/r_Clock_Count[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.323     6.977 r  uart_rx_gen/r_State[1]_i_2/O
                         net (fo=4, routed)           0.602     7.579    uart_rx_gen/r_State[1]_i_2_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.326     7.905 r  uart_rx_gen/r_Clock_Count[7]_i_2/O
                         net (fo=8, routed)           0.323     8.228    uart_rx_gen/r_Clock_Count[7]_i_2_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.352 r  uart_rx_gen/r_Clock_Count[7]_i_1/O
                         net (fo=7, routed)           0.541     8.893    uart_rx_gen/r_Clock_Count[7]_i_1_n_0
    SLICE_X6Y37          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513    88.208    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y37          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[3]/C
                         clock pessimism              0.272    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X6Y37          FDSE (Setup_fdse_C_S)       -0.524    87.921    uart_rx_gen/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         87.921    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.027ns  (required time - arrival time)
  Source:                 uart_rx_gen/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_Clock_Count_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 1.251ns (33.636%)  route 2.468ns (66.364%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 88.208 - 83.330 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.174    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDSE (Prop_fdse_C_Q)         0.478     5.652 r  uart_rx_gen/r_Clock_Count_reg[1]/Q
                         net (fo=12, routed)          1.002     6.654    uart_rx_gen/r_Clock_Count[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.323     6.977 r  uart_rx_gen/r_State[1]_i_2/O
                         net (fo=4, routed)           0.602     7.579    uart_rx_gen/r_State[1]_i_2_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.326     7.905 r  uart_rx_gen/r_Clock_Count[7]_i_2/O
                         net (fo=8, routed)           0.323     8.228    uart_rx_gen/r_Clock_Count[7]_i_2_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.352 r  uart_rx_gen/r_Clock_Count[7]_i_1/O
                         net (fo=7, routed)           0.541     8.893    uart_rx_gen/r_Clock_Count[7]_i_1_n_0
    SLICE_X6Y37          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.513    88.208    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y37          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[7]/C
                         clock pessimism              0.272    88.480    
                         clock uncertainty           -0.035    88.445    
    SLICE_X6Y37          FDSE (Setup_fdse_C_S)       -0.524    87.921    uart_rx_gen/r_Clock_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         87.921    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 79.027    

Slack (MET) :             79.052ns  (required time - arrival time)
  Source:                 uart_rx_gen/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_Clock_Count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.251ns (33.645%)  route 2.467ns (66.355%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.174    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDSE (Prop_fdse_C_Q)         0.478     5.652 r  uart_rx_gen/r_Clock_Count_reg[1]/Q
                         net (fo=12, routed)          1.002     6.654    uart_rx_gen/r_Clock_Count[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.323     6.977 r  uart_rx_gen/r_State[1]_i_2/O
                         net (fo=4, routed)           0.602     7.579    uart_rx_gen/r_State[1]_i_2_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.326     7.905 r  uart_rx_gen/r_Clock_Count[7]_i_2/O
                         net (fo=8, routed)           0.323     8.228    uart_rx_gen/r_Clock_Count[7]_i_2_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.352 r  uart_rx_gen/r_Clock_Count[7]_i_1/O
                         net (fo=7, routed)           0.540     8.892    uart_rx_gen/r_Clock_Count[7]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    88.207    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/C
                         clock pessimism              0.297    88.504    
                         clock uncertainty           -0.035    88.469    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    87.945    uart_rx_gen/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         87.945    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 79.052    

Slack (MET) :             79.052ns  (required time - arrival time)
  Source:                 uart_rx_gen/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_Clock_Count_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.251ns (33.645%)  route 2.467ns (66.355%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.174    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDSE (Prop_fdse_C_Q)         0.478     5.652 r  uart_rx_gen/r_Clock_Count_reg[1]/Q
                         net (fo=12, routed)          1.002     6.654    uart_rx_gen/r_Clock_Count[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.323     6.977 r  uart_rx_gen/r_State[1]_i_2/O
                         net (fo=4, routed)           0.602     7.579    uart_rx_gen/r_State[1]_i_2_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.326     7.905 r  uart_rx_gen/r_Clock_Count[7]_i_2/O
                         net (fo=8, routed)           0.323     8.228    uart_rx_gen/r_Clock_Count[7]_i_2_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.352 r  uart_rx_gen/r_Clock_Count[7]_i_1/O
                         net (fo=7, routed)           0.540     8.892    uart_rx_gen/r_Clock_Count[7]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    88.207    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[4]/C
                         clock pessimism              0.297    88.504    
                         clock uncertainty           -0.035    88.469    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    87.945    uart_rx_gen/r_Clock_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         87.945    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 79.052    

Slack (MET) :             79.052ns  (required time - arrival time)
  Source:                 uart_rx_gen/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_Clock_Count_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.251ns (33.645%)  route 2.467ns (66.355%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.174    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDSE (Prop_fdse_C_Q)         0.478     5.652 r  uart_rx_gen/r_Clock_Count_reg[1]/Q
                         net (fo=12, routed)          1.002     6.654    uart_rx_gen/r_Clock_Count[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.323     6.977 r  uart_rx_gen/r_State[1]_i_2/O
                         net (fo=4, routed)           0.602     7.579    uart_rx_gen/r_State[1]_i_2_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.326     7.905 r  uart_rx_gen/r_Clock_Count[7]_i_2/O
                         net (fo=8, routed)           0.323     8.228    uart_rx_gen/r_Clock_Count[7]_i_2_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.352 r  uart_rx_gen/r_Clock_Count[7]_i_1/O
                         net (fo=7, routed)           0.540     8.892    uart_rx_gen/r_Clock_Count[7]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    88.207    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[5]/C
                         clock pessimism              0.297    88.504    
                         clock uncertainty           -0.035    88.469    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    87.945    uart_rx_gen/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         87.945    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 79.052    

Slack (MET) :             79.052ns  (required time - arrival time)
  Source:                 uart_rx_gen/r_Clock_Count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_Clock_Count_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.251ns (33.645%)  route 2.467ns (66.355%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.630     5.174    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDSE (Prop_fdse_C_Q)         0.478     5.652 r  uart_rx_gen/r_Clock_Count_reg[1]/Q
                         net (fo=12, routed)          1.002     6.654    uart_rx_gen/r_Clock_Count[1]
    SLICE_X7Y37          LUT3 (Prop_lut3_I0_O)        0.323     6.977 r  uart_rx_gen/r_State[1]_i_2/O
                         net (fo=4, routed)           0.602     7.579    uart_rx_gen/r_State[1]_i_2_n_0
    SLICE_X5Y37          LUT5 (Prop_lut5_I0_O)        0.326     7.905 r  uart_rx_gen/r_Clock_Count[7]_i_2/O
                         net (fo=8, routed)           0.323     8.228    uart_rx_gen/r_Clock_Count[7]_i_2_n_0
    SLICE_X6Y37          LUT5 (Prop_lut5_I4_O)        0.124     8.352 r  uart_rx_gen/r_Clock_Count[7]_i_1/O
                         net (fo=7, routed)           0.540     8.892    uart_rx_gen/r_Clock_Count[7]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    88.207    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[6]/C
                         clock pessimism              0.297    88.504    
                         clock uncertainty           -0.035    88.469    
    SLICE_X6Y36          FDSE (Setup_fdse_C_S)       -0.524    87.945    uart_rx_gen/r_Clock_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         87.945    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 79.052    

Slack (MET) :             79.202ns  (required time - arrival time)
  Source:                 uart_tx_gen/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_gen/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.856ns (22.443%)  route 2.958ns (77.557%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 88.210 - 83.330 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.633     5.177    uart_tx_gen/sysclk_IBUF_BUFG
    SLICE_X0Y36          FDRE                                         r  uart_tx_gen/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.633 f  uart_tx_gen/r_Clock_Count_reg[0]/Q
                         net (fo=7, routed)           0.992     6.625    uart_tx_gen/r_Clock_Count_reg_n_0_[0]
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.124     6.749 f  uart_tx_gen/FSM_onehot_r_State[4]_i_5/O
                         net (fo=1, routed)           0.684     7.433    uart_tx_gen/FSM_onehot_r_State[4]_i_5_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124     7.557 f  uart_tx_gen/FSM_onehot_r_State[4]_i_3/O
                         net (fo=11, routed)          0.941     8.497    uart_tx_gen/FSM_onehot_r_State[4]_i_3_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I4_O)        0.152     8.649 r  uart_tx_gen/r_Clock_Count[2]_i_1__0/O
                         net (fo=1, routed)           0.342     8.991    uart_tx_gen/r_Clock_Count[2]_i_1__0_n_0
    SLICE_X0Y37          FDRE                                         r  uart_tx_gen/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.515    88.210    uart_tx_gen/sysclk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  uart_tx_gen/r_Clock_Count_reg[2]/C
                         clock pessimism              0.273    88.483    
                         clock uncertainty           -0.035    88.448    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.255    88.193    uart_tx_gen/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.193    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                 79.202    

Slack (MET) :             79.507ns  (required time - arrival time)
  Source:                 uart_rx_gen/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_Clock_Count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 1.049ns (29.789%)  route 2.472ns (70.211%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 88.207 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.631     5.175    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y37          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDSE (Prop_fdse_C_Q)         0.478     5.653 r  uart_rx_gen/r_Clock_Count_reg[3]/Q
                         net (fo=8, routed)           0.831     6.484    uart_rx_gen/r_Clock_Count[3]
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.295     6.779 r  uart_rx_gen/r_State[0]_i_4/O
                         net (fo=5, routed)           0.463     7.242    uart_rx_gen/r_State[0]_i_4_n_0
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.124     7.366 r  uart_rx_gen/r_Clock_Count[7]_i_6/O
                         net (fo=7, routed)           0.843     8.208    uart_rx_gen/r_Clock_Count[7]_i_6_n_0
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.152     8.360 r  uart_rx_gen/r_Clock_Count[1]_i_1/O
                         net (fo=1, routed)           0.336     8.696    uart_rx_gen/r_Clock_Count[1]_i_1_n_0
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.512    88.207    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X6Y36          FDSE                                         r  uart_rx_gen/r_Clock_Count_reg[1]/C
                         clock pessimism              0.272    88.479    
                         clock uncertainty           -0.035    88.444    
    SLICE_X6Y36          FDSE (Setup_fdse_C_D)       -0.240    88.204    uart_rx_gen/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.204    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                 79.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart_tx_gen/FSM_onehot_r_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_gen/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.447%)  route 0.094ns (33.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.592     1.496    uart_tx_gen/sysclk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  uart_tx_gen/FSM_onehot_r_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  uart_tx_gen/FSM_onehot_r_State_reg[2]/Q
                         net (fo=12, routed)          0.094     1.731    uart_tx_gen/FSM_onehot_r_State_reg_n_0_[2]
    SLICE_X0Y37          LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  uart_tx_gen/r_Clock_Count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.776    uart_tx_gen/r_Clock_Count[5]_i_1__0_n_0
    SLICE_X0Y37          FDRE                                         r  uart_tx_gen/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.862     2.011    uart_tx_gen/sysclk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  uart_tx_gen/r_Clock_Count_reg[5]/C
                         clock pessimism             -0.502     1.509    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.091     1.600    uart_tx_gen/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 r_Tx_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_gen/r_Tx_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.497    sysclk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  r_Tx_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  r_Tx_Byte_reg[0]/Q
                         net (fo=1, routed)           0.109     1.746    uart_tx_gen/Q[0]
    SLICE_X1Y38          FDRE                                         r  uart_tx_gen/r_Tx_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.864     2.013    uart_tx_gen/sysclk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  uart_tx_gen/r_Tx_Byte_reg[0]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.046     1.556    uart_tx_gen/r_Tx_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 r_Tx_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_gen/r_Tx_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.034%)  route 0.115ns (44.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.497    sysclk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  r_Tx_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  r_Tx_Byte_reg[3]/Q
                         net (fo=1, routed)           0.115     1.753    uart_tx_gen/Q[3]
    SLICE_X1Y38          FDRE                                         r  uart_tx_gen/r_Tx_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.864     2.013    uart_tx_gen/sysclk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  uart_tx_gen/r_Tx_Byte_reg[3]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.047     1.557    uart_tx_gen/r_Tx_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_rx_gen/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_Rx_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.495    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X5Y39          FDRE                                         r  uart_rx_gen/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  uart_rx_gen/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.121     1.757    uart_rx_gen/r_Bit_Index_reg_n_0_[2]
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.802 r  uart_rx_gen/r_Rx_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    uart_rx_gen/r_Rx_Byte[0]_i_1_n_0
    SLICE_X4Y39          FDRE                                         r  uart_rx_gen/r_Rx_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.862     2.011    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  uart_rx_gen/r_Rx_Byte_reg[0]/C
                         clock pessimism             -0.503     1.508    
    SLICE_X4Y39          FDRE (Hold_fdre_C_D)         0.091     1.599    uart_rx_gen/r_Rx_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 r_Tx_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_gen/r_Tx_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.497    sysclk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  r_Tx_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.128     1.625 r  r_Tx_Byte_reg[7]/Q
                         net (fo=1, routed)           0.116     1.741    uart_tx_gen/Q[7]
    SLICE_X1Y38          FDRE                                         r  uart_tx_gen/r_Tx_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.864     2.013    uart_tx_gen/sysclk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  uart_tx_gen/r_Tx_Byte_reg[7]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.025     1.535    uart_tx_gen/r_Tx_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_rx_gen/r_Rx_Byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            r_Tx_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.390%)  route 0.184ns (56.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.495    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  uart_rx_gen/r_Rx_Byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  uart_rx_gen/r_Rx_Byte_reg[6]/Q
                         net (fo=3, routed)           0.184     1.820    r_Rx_Byte[6]
    SLICE_X0Y38          FDRE                                         r  r_Tx_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.864     2.013    sysclk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  r_Tx_Byte_reg[6]/C
                         clock pessimism             -0.479     1.534    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.076     1.610    r_Tx_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 r_Tx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_gen/r_Tx_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.593     1.497    sysclk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  r_Tx_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.128     1.625 r  r_Tx_Byte_reg[4]/Q
                         net (fo=1, routed)           0.117     1.741    uart_tx_gen/Q[4]
    SLICE_X1Y38          FDRE                                         r  uart_tx_gen/r_Tx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.864     2.013    uart_tx_gen/sysclk_IBUF_BUFG
    SLICE_X1Y38          FDRE                                         r  uart_tx_gen/r_Tx_Byte_reg[4]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X1Y38          FDRE (Hold_fdre_C_D)         0.021     1.531    uart_tx_gen/r_Tx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_tx_gen/FSM_onehot_r_State_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx_gen/FSM_onehot_r_State_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.845%)  route 0.153ns (45.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.592     1.496    uart_tx_gen/sysclk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  uart_tx_gen/FSM_onehot_r_State_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  uart_tx_gen/FSM_onehot_r_State_reg[2]/Q
                         net (fo=12, routed)          0.153     1.790    uart_tx_gen/FSM_onehot_r_State_reg_n_0_[2]
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  uart_tx_gen/FSM_onehot_r_State[3]_i_1/O
                         net (fo=1, routed)           0.000     1.835    uart_tx_gen/FSM_onehot_r_State[3]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  uart_tx_gen/FSM_onehot_r_State_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.860     2.009    uart_tx_gen/sysclk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  uart_tx_gen/FSM_onehot_r_State_reg[3]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.091     1.621    uart_tx_gen/FSM_onehot_r_State_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart_rx_gen/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_Rx_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.485%)  route 0.122ns (39.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.591     1.495    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  uart_rx_gen/r_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  uart_rx_gen/r_Rx_Byte_reg[1]/Q
                         net (fo=3, routed)           0.122     1.757    uart_rx_gen/D[1]
    SLICE_X5Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  uart_rx_gen/r_Rx_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    uart_rx_gen/r_Rx_Byte[1]_i_1_n_0
    SLICE_X5Y38          FDRE                                         r  uart_rx_gen/r_Rx_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.862     2.011    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X5Y38          FDRE                                         r  uart_rx_gen/r_Rx_Byte_reg[1]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X5Y38          FDRE (Hold_fdre_C_D)         0.092     1.587    uart_rx_gen/r_Rx_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_rx_gen/r_State_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rx_gen/r_State_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.674%)  route 0.148ns (44.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.590     1.494    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X5Y37          FDRE                                         r  uart_rx_gen/r_State_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  uart_rx_gen/r_State_reg[1]/Q
                         net (fo=16, routed)          0.148     1.783    uart_rx_gen/r_State_reg_n_0_[1]
    SLICE_X7Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  uart_rx_gen/r_State[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    uart_rx_gen/r_State[2]_i_1_n_0
    SLICE_X7Y37          FDRE                                         r  uart_rx_gen/r_State_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.860     2.009    uart_rx_gen/sysclk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  uart_rx_gen/r_State_reg[2]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.092     1.601    uart_rx_gen/r_State_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y40    r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y40    r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X3Y39    r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y38    r_Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y40    r_Clock_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y40    r_Clock_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y41    r_Clock_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y41    r_Clock_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y41    r_Clock_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X3Y37    r_Tx_DV_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y38    uart_rx_gen/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y38    uart_rx_gen/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y38    uart_rx_gen/r_Rx_Byte_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y38    uart_rx_gen/r_Rx_Byte_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y38    uart_rx_gen/r_Rx_Byte_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y38    uart_rx_gen/r_Rx_Byte_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y38    uart_rx_gen/r_Rx_Byte_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y38    uart_rx_gen/r_Rx_DV_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X7Y38    uart_rx_gen/r_State_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y38    r_Clock_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y41    r_Clock_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y41    r_Clock_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y41    r_Clock_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y41    r_Clock_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y42    r_Clock_Count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y42    r_Clock_Count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y42    r_Clock_Count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y42    r_Clock_Count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y38    r_Clock_Count_reg[1]/C



