INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/src/Address Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ADD_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/src/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/src/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/src/accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/src/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/src/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'phase' is not allowed [E:/Downloads/RISC8b/src/controller.sv:43]
WARNING: [VRFC 10-3028] 'phase' was previously declared with a range [E:/Downloads/RISC8b/src/controller.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/src/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Downloads/RISC8b/src/risc_8b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module risc_8b
INFO: [VRFC 10-311] analyzing module bus_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/RISC8b/RISC8b.srcs/sim_1/new/tb_risc8b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_risc8b
