// Seed: 4121426083
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input tri id_2,
    output supply1 id_3
    , id_5
);
  id_6(
      .id_0(id_0)
  );
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    output wire id_2
    , id_21,
    input tri id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire id_6,
    output uwire id_7,
    output tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    output wand id_12,
    input supply0 id_13,
    input wand id_14,
    output wor id_15,
    output wire id_16,
    input wire id_17,
    input uwire id_18,
    input wor id_19
);
  wire id_22;
  xor primCall (
      id_4, id_18, id_11, id_17, id_14, id_22, id_13, id_10, id_9, id_6, id_5, id_21, id_3
  );
  module_0 modCall_1 (
      id_2,
      id_10,
      id_19,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
