# Logic_circuit_design_LAB_S3
Verilog Experiments

This Repo contains Verilog experments and the outputs for LAB works 

NAME : RAJKRISHNA T R <br>
ROLL NO : 59
----------------------


EDA TOOL --- > EDA PLAYGROUND --- > ICARUS VERILOG <br>
--------------------------------------------------

WAVEFORM GENERATED USING  --- > EP WAVE
---------------------------------------


<br>

EXPERIMENT - 1
--------------
LOGIC GATES 

EXPERIMENT - 2
--------------
ADDERS

EXPERIMENT - 3
--------------
MUX AND DEMUX

EXPERIMENT - 4
--------------
FLIP FLOPS
