axis_data_fifo_0.v,verilog,xil_defaultlib,../../../../edit_adc_core_v1_0.srcs/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
