{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1628229433528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1628229433529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1628229433585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628229433616 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1628229433616 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 3316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1628229433663 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 3317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1628229433663 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[2\] 3 10 0 0 " "Implementing clock multiplication of 3, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 3318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1628229433663 ""}  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 3316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1628229433663 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1628229433937 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1628229433942 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628229434067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628229434067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628229434067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628229434067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628229434067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628229434067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628229434067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628229434067 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1628229434067 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1628229434067 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 21298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628229434083 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 21300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628229434083 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 21302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628229434083 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 21304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628229434083 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 21306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1628229434083 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1628229434083 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1628229434086 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1628229434945 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 95 " "No exact pin location assignment(s) for 4 pins of 95 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1628229435483 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "109 " "The Timing Analyzer is analyzing 109 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1628229436271 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628229436278 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1628229436278 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1628229436278 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1628229436278 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1628229436304 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Node: boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[4\] boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|current_pointer\[4\] is being clocked by boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436324 "|top|boy:boy|sound:sound|sound_wave:sound_ch3|clk_pointer_inc"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch4_start " "Node: boy:boy\|sound:sound\|ch4_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 boy:boy\|sound:sound\|ch4_start " "Latch boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~5 is being clocked by boy:boy\|sound:sound\|ch4_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436324 "|top|boy:boy|sound:sound|ch4_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch3_start " "Node: boy:boy\|sound:sound\|ch3_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~41 boy:boy\|sound:sound\|ch3_start " "Latch boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[0\]~41 is being clocked by boy:boy\|sound:sound\|ch3_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436324 "|top|boy:boy|sound:sound|ch3_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch1_start " "Node: boy:boy\|sound:sound\|ch1_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~25 boy:boy\|sound:sound\|ch1_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~25 is being clocked by boy:boy\|sound:sound\|ch1_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436324 "|top|boy:boy|sound:sound|ch1_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sequencer_state\[0\] " "Node: boy:boy\|sound:sound\|sequencer_state\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~_emulated boy:boy\|sound:sound\|sequencer_state\[0\] " "Register boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~_emulated is being clocked by boy:boy\|sound:sound\|sequencer_state\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436324 "|top|boy:boy|sound:sound|sequencer_state[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|ch2_start " "Node: boy:boy\|sound:sound\|ch2_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1 boy:boy\|sound:sound\|ch2_start " "Latch boy:boy\|sound:sound\|sound_square:sound_ch2\|target_freq\[10\]~1 is being clocked by boy:boy\|sound:sound\|ch2_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436324 "|top|boy:boy|sound:sound|ch2_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:frame_div\|o " "Node: boy:boy\|sound:sound\|clk_div:frame_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sequencer_state\[0\] boy:boy\|sound:sound\|clk_div:frame_div\|o " "Register boy:boy\|sound:sound\|sequencer_state\[0\] is being clocked by boy:boy\|sound:sound\|clk_div:frame_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436324 "|top|boy:boy|sound:sound|clk_div:frame_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[0\] boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|duty_counter\[0\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436324 "|top|boy:boy|sound:sound|sound_square:sound_ch2|octo_freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|clk_div:freq_div\|o " "Node: boy:boy\|sound:sound\|clk_div:freq_div\|o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out boy:boy\|sound:sound\|clk_div:freq_div\|o " "Register boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out is being clocked by boy:boy\|sound:sound\|clk_div:freq_div\|o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436324 "|top|boy:boy|sound:sound|clk_div:freq_div|o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Node: boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[0\] boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Register boy:boy\|sound:sound\|sound_square:sound_ch1\|duty_counter\[0\] is being clocked by boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436324 "|top|boy:boy|sound:sound|sound_square:sound_ch1|octo_freq_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\] " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|lfsr\[0\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436324 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_shifter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Node: boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[13\] boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div " "Register boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_shifter\[13\] is being clocked by boy:boy\|sound:sound\|sound_noise:sound_ch4\|clk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1628229436325 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1628229436325 "|top|boy:boy|sound:sound|sound_noise:sound_ch4|clk_div"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000 " "Clock: clk_4 with period: 200.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1628229436364 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000 " "Clock: clk_25M with period: 40.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1628229436364 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000 " "Clock: clk_15 with period: 60.000 found on PLL node: PLL_0_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] does not match the period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1628229436364 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1628229436364 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1628229436365 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1628229436365 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1628229436365 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1628229436365 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628229436366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628229436366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628229436366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000        clk_4 " " 200.000        clk_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628229436366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  60.000       clk_15 " "  60.000       clk_15" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628229436366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      clk_25M " "  40.000      clk_25M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628229436366 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clkGlb " "  20.000       clkGlb" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1628229436366 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1628229436366 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkGlb~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clkGlb~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436775 ""}  } { { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 21276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436775 ""}  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 3316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436775 ""}  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 3316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436775 ""}  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 3316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436776 ""}  } { { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 20436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|ch1_start  " "Automatically promoted node boy:boy\|sound:sound\|ch1_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out~0 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out~0" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~6 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~6" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~26 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[4\]~26" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~18 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[6\]~18" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~22 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[5\]~22" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~14 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|target_freq\[7\]~14" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1628229436776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436776 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sequencer_state\[0\]  " "Automatically promoted node boy:boy\|sound:sound\|sequencer_state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|clk_sweep " "Destination node boy:boy\|sound:sound\|clk_sweep" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 194 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|Equal5 " "Destination node boy:boy\|sound:sound\|Equal5" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sequencer_state\[1\]~0 " "Destination node boy:boy\|sound:sound\|sequencer_state\[1\]~0" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sequencer_state\[2\]~1 " "Destination node boy:boy\|sound:sound\|sequencer_state\[2\]~1" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sequencer_state\[0\]~2 " "Destination node boy:boy\|sound:sound\|sequencer_state\[0\]~2" {  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 10283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436776 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 203 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|ch2_start  " "Automatically promoted node boy:boy\|sound:sound\|ch2_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out~0 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out~0" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~6 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~6" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~6 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[2\]~6" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[0\]~2" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~10 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_vol_env:sound_vol_env\|enve_left\[1\]~10" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|divider\[10\]~2" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1628229436776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436776 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|clk_sweep  " "Automatically promoted node boy:boy\|sound:sound\|clk_sweep " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436776 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 194 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|clk_div:freq_div\|o  " "Automatically promoted node boy:boy\|sound:sound\|clk_div:freq_div\|o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|octo_freq_out" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 3687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|clk_div:freq_div\|o~0 " "Destination node boy:boy\|sound:sound\|clk_div:freq_div\|o~0" {  } { { "VerilogBoyRtl/clk_div.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/clk_div.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436776 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436776 ""}  } { { "VerilogBoyRtl/clk_div.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/clk_div.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|Equal5  " "Automatically promoted node boy:boy\|sound:sound\|Equal5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436776 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 209 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436776 ""}  } { { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|ch3_start  " "Automatically promoted node boy:boy\|sound:sound\|ch3_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc~0 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc~0" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~6 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~6" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~2 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[10\]~2" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~6 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[9\]~6" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~10 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[8\]~10" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~14 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[7\]~14" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~18 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[6\]~18" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~22 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[5\]~22" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~26 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[4\]~26" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~30 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|divider\[3\]~30" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1628229436777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436777 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|ch4_start  " "Automatically promoted node boy:boy\|sound:sound\|ch4_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[3\]~2" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[2\]~6" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[1\]~10" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|target_vol\[0\]~14" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[0\] " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[0\]" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[1\] " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[1\]" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[2\] " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[2\]" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[3\] " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|latched_shift_clock_freq\[3\]" {  } { { "VerilogBoyRtl/sound_noise.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_noise.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~6 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~6" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~6 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_vol_env:sound_vol_env\|enve_left\[2\]~6" {  } { { "VerilogBoyRtl/sound_vol_env.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_vol_env.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1628229436777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436777 ""}  } { { "VerilogBoyRtl/sound.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound.v" 97 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~6  " "Automatically promoted node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~0 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~0" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~2 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|enable~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~7 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[7\]~7" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~12 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[6\]~12" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~17 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~17" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~22 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~22" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~27 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~27" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~32 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~32" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~37 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~37" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1628229436777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436777 ""}  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~6  " "Automatically promoted node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~0 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~0" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~2 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~1 " "Destination node boy:boy\|sound:sound\|sound_noise:sound_ch4\|sound_length_ctr:sound_length_ctr\|enable~1" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436777 ""}  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~6  " "Automatically promoted node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~0 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~0" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~1 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|sound_length_ctr:sound_length_ctr\|enable~1" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436778 ""}  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~6  " "Automatically promoted node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~0 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~0" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[0\]~2" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[5\]~7" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[4\]~12" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[3\]~17" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[2\]~22" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|length_left\[1\]~27" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~1 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch2\|sound_length_ctr:sound_length_ctr\|enable~1" {  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 4392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436778 ""}  } { { "VerilogBoyRtl/sound_length_ctr.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_length_ctr.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc  " "Automatically promoted node boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc~0 " "Destination node boy:boy\|sound:sound\|sound_wave:sound_ch3\|clk_pointer_inc~0" {  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436778 ""}  } { { "VerilogBoyRtl/sound_wave.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_wave.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out  " "Automatically promoted node boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1628229436778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out~0 " "Destination node boy:boy\|sound:sound\|sound_square:sound_ch1\|octo_freq_out~0" {  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 9239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1628229436778 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1628229436778 ""}  } { { "VerilogBoyRtl/sound_square.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/VerilogBoyRtl/sound_square.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 1532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1628229436778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1628229437518 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628229437524 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1628229437525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628229437534 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1628229437545 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1628229437557 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1628229437557 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1628229437563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1628229437959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1628229437967 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1628229437967 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 1 1 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1628229437980 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1628229437980 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 0 2 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1628229437980 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1628229437980 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1628229437980 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 46 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628229437981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628229437981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628229437981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 19 52 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628229437981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 23 42 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 23 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628229437981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628229437981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 66 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628229437981 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 30 41 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1628229437981 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1628229437981 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1628229437981 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL_0.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PLL/PLL_0.v" 112 0 0 } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 73 0 0 } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 14 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1628229438047 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1 clk\[2\] AUDIO_MCLK~output " "PLL \"PLL_0:PLL_0_inst\|altpll:altpll_component\|PLL_0_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"AUDIO_MCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL_0_altpll.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/db/PLL_0_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL/PLL_0.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/PLL/PLL_0.v" 112 0 0 } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 73 0 0 } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 25 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1628229438048 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628229438935 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1628229438945 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1628229441152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628229442278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1628229442372 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1628229448038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628229448038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1628229449116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1628229456541 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1628229456541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1628229458015 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1628229458015 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1628229458015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628229458017 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.82 " "Total time spent on timing analysis during the Fitter is 3.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1628229458332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628229458430 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628229459120 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1628229459125 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1628229459807 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1628229462040 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUDIO_SDA 3.3-V LVCMOS B7 " "Pin AUDIO_SDA uses I/O standard 3.3-V LVCMOS at B7" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUDIO_SDA } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628229463198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkGlb 2.5 V Y2 " "Pin clkGlb uses I/O standard 2.5 V at Y2" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { clkGlb } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clkGlb" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628229463198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVCMOS H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVCMOS at H5" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628229463198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ur_rx 3.3-V LVCMOS G12 " "Pin ur_rx uses I/O standard 3.3-V LVCMOS at G12" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ur_rx } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ur_rx" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628229463198 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVCMOS G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVCMOS at G6" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1628229463198 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1628229463198 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "VGA_SCL a permanently disabled " "Pin VGA_SCL has a permanently disabled output enable" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { VGA_SCL } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1628229463198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_SDA a permanently disabled " "Pin AUDIO_SDA has a permanently disabled output enable" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUDIO_SDA } } } { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA" } } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1628229463198 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "VGA_SDA a permanently disabled " "Pin VGA_SDA has a permanently disabled output enable" {  } { { "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/DICS/M10912039/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { VGA_SDA } } } { "top.v" "" { Text "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1628229463198 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1628229463198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/output_files/top.fit.smsg " "Generated suppressed messages file /home/DICS/M10912039/VerilogBoyDE2-115/DE2-115/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1628229463652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1506 " "Peak virtual memory: 1506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628229465151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  6 13:57:45 2021 " "Processing ended: Fri Aug  6 13:57:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628229465151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628229465151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628229465151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1628229465151 ""}
