

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_115_1_VITIS_LOOP_117_2'
================================================================
* Date:           Thu Apr 27 10:52:39 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1455|     1455|  14.550 us|  14.550 us|  1455|  1455|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_1_VITIS_LOOP_117_2  |     1453|     1453|        15|          1|          1|  1440|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 18 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten47 = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%linear_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %linear_weights"   --->   Operation 22 'read' 'linear_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln115_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln115"   --->   Operation 23 'read' 'sext_ln115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln115_cast = sext i63 %sext_ln115_read"   --->   Operation 24 'sext' 'sext_ln115_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 1, void @empty_6, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 1, void @empty_7, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten47"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %lhs"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten47_load = load i11 %indvar_flatten47" [conv_7x7.cpp:115]   --->   Operation 32 'load' 'indvar_flatten47_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.88ns)   --->   "%icmp_ln115 = icmp_eq  i11 %indvar_flatten47_load, i11 1440" [conv_7x7.cpp:115]   --->   Operation 33 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.63ns)   --->   "%add_ln115_2 = add i11 %indvar_flatten47_load, i11 1" [conv_7x7.cpp:115]   --->   Operation 34 'add' 'add_ln115_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.inc11.i, void %_Z12linear_layerP8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA10_S2_S3_.exit.exitStub" [conv_7x7.cpp:115]   --->   Operation 35 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [conv_7x7.cpp:117]   --->   Operation 36 'load' 'j_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [conv_7x7.cpp:115]   --->   Operation 37 'load' 'i_load' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln115 = add i4 %i_load, i4 1" [conv_7x7.cpp:115]   --->   Operation 38 'add' 'add_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.55ns)   --->   "%icmp_ln117 = icmp_eq  i8 %j_load, i8 144" [conv_7x7.cpp:117]   --->   Operation 39 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln115)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.24ns)   --->   "%select_ln115 = select i1 %icmp_ln117, i8 0, i8 %j_load" [conv_7x7.cpp:115]   --->   Operation 40 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.02ns)   --->   "%select_ln115_1 = select i1 %icmp_ln117, i4 %add_ln115, i4 %i_load" [conv_7x7.cpp:115]   --->   Operation 41 'select' 'select_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.91ns)   --->   "%add_ln117 = add i8 %select_ln115, i8 1" [conv_7x7.cpp:117]   --->   Operation 42 'add' 'add_ln117' <Predicate = (!icmp_ln115)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.55ns)   --->   "%ifzero = icmp_eq  i8 %add_ln117, i8 144" [conv_7x7.cpp:117]   --->   Operation 43 'icmp' 'ifzero' <Predicate = (!icmp_ln115)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %ifzero, void %ifFalse, void %ifTrue" [conv_7x7.cpp:117]   --->   Operation 44 'br' 'br_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln115 = store i11 %add_ln115_2, i11 %indvar_flatten47" [conv_7x7.cpp:115]   --->   Operation 45 'store' 'store_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln115 = store i4 %select_ln115_1, i4 %i" [conv_7x7.cpp:115]   --->   Operation 46 'store' 'store_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln117 = store i8 %add_ln117, i8 %j" [conv_7x7.cpp:117]   --->   Operation 47 'store' 'store_ln117' <Predicate = (!icmp_ln115)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.85>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln1319_mid2_v_v = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln115_1, i1 0" [conv_7x7.cpp:115]   --->   Operation 48 'bitconcatenate' 'add_ln1319_mid2_v_v' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i5 %add_ln1319_mid2_v_v" [conv_7x7.cpp:115]   --->   Operation 49 'zext' 'zext_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_1 = add i64 %zext_ln115, i64 %linear_weights_read" [conv_7x7.cpp:115]   --->   Operation 50 'add' 'add_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1319_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %select_ln115, i4 0"   --->   Operation 51 'bitconcatenate' 'shl_ln1319_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1319_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln115, i2 0"   --->   Operation 52 'bitconcatenate' 'shl_ln1319_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i10 %shl_ln1319_2"   --->   Operation 53 'zext' 'zext_ln1319' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.54ns)   --->   "%add_ln1319 = add i12 %zext_ln1319, i12 %shl_ln1319_1"   --->   Operation 54 'add' 'add_ln1319' <Predicate = (!icmp_ln115)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i12 %add_ln1319"   --->   Operation 55 'zext' 'zext_ln1319_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln1319_1 = add i64 %zext_ln1319_1, i64 %add_ln115_1"   --->   Operation 56 'add' 'add_ln1319_1' <Predicate = (!icmp_ln115)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1319_1, i32 1, i32 63"   --->   Operation 57 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i63 %trunc_ln3"   --->   Operation 58 'sext' 'sext_ln1319' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln1319"   --->   Operation 59 'getelementptr' 'wt_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [7/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 60 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [6/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 61 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 62 [5/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 62 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 63 [4/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 63 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 64 [3/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 64 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 65 [2/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 65 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 66 [1/7] (7.30ns)   --->   "%wt_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %wt_addr, i32 1"   --->   Operation 66 'readreq' 'wt_load_req' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%j_cast9 = zext i8 %select_ln115" [conv_7x7.cpp:115]   --->   Operation 67 'zext' 'j_cast9' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%linear_input_V_addr = getelementptr i15 %linear_input_V, i64 0, i64 %j_cast9"   --->   Operation 68 'getelementptr' 'linear_input_V_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_10 : Operation 69 [2/2] (3.25ns)   --->   "%r_V = load i8 %linear_input_V_addr"   --->   Operation 69 'load' 'r_V' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_10 : Operation 70 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %wt_addr"   --->   Operation 70 'read' 'wt_addr_read' <Predicate = (!icmp_ln115)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.30>
ST_11 : Operation 71 [1/2] (3.25ns)   --->   "%r_V = load i8 %linear_input_V_addr"   --->   Operation 71 'load' 'r_V' <Predicate = (!icmp_ln115)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1393 = zext i15 %r_V"   --->   Operation 72 'zext' 'zext_ln1393' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %wt_addr_read"   --->   Operation 73 'sext' 'sext_ln1393' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_11 : Operation 74 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393, i29 %zext_ln1393"   --->   Operation 74 'mul' 'mul_ln1393' <Predicate = (!icmp_ln115)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 1.05>
ST_12 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393, i29 %zext_ln1393"   --->   Operation 75 'mul' 'mul_ln1393' <Predicate = (!icmp_ln115)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.90>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%lhs_load = load i16 %lhs" [conv_7x7.cpp:115]   --->   Operation 76 'load' 'lhs_load' <Predicate = (!icmp_ln115 & !icmp_ln117)> <Delay = 0.00>
ST_13 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393, i29 %zext_ln1393"   --->   Operation 77 'mul' 'mul_ln1393' <Predicate = (!icmp_ln115)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 78 [1/1] (0.80ns)   --->   "%select_ln115_2 = select i1 %icmp_ln117, i16 0, i16 %lhs_load" [conv_7x7.cpp:115]   --->   Operation 78 'select' 'select_ln115_2' <Predicate = (!icmp_ln115)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %select_ln115_2, i13 0"   --->   Operation 79 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_13 : Operation 80 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1393"   --->   Operation 80 'add' 'ret_V' <Predicate = (!icmp_ln115)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.68>
ST_14 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln115_cast" [conv_7x7.cpp:115]   --->   Operation 83 'getelementptr' 'fm_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_115_1_VITIS_LOOP_117_2_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1440, i64 1440, i64 1440"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [conv_7x7.cpp:116]   --->   Operation 88 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 89 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1393"   --->   Operation 89 'add' 'ret_V' <Predicate = (!icmp_ln115)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%temp_V = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 90 'partselect' 'temp_V' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln864 = store i16 %temp_V, i16 %lhs"   --->   Operation 91 'store' 'store_ln864' <Predicate = (!icmp_ln115)> <Delay = 1.58>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 93 [1/1] (7.30ns)   --->   "%write_ln120 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %fm_addr, i16 %temp_V, i2 3" [conv_7x7.cpp:120]   --->   Operation 93 'write' 'write_ln120' <Predicate = (ifzero)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 94 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.3ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0 ns)
	'load' operation ('j_load', conv_7x7.cpp:117) on local variable 'j' [31]  (0 ns)
	'icmp' operation ('icmp_ln117', conv_7x7.cpp:117) [36]  (1.55 ns)
	'select' operation ('select_ln115', conv_7x7.cpp:115) [37]  (1.25 ns)
	'add' operation ('add_ln117', conv_7x7.cpp:117) [65]  (1.92 ns)
	'store' operation ('store_ln117', conv_7x7.cpp:117) of variable 'add_ln117', conv_7x7.cpp:117 on local variable 'j' [74]  (1.59 ns)

 <State 2>: 6.85ns
The critical path consists of the following:
	'add' operation ('add_ln1319') [51]  (1.55 ns)
	'add' operation ('add_ln1319_1') [53]  (5.31 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('wt_load_req') on port 'wt' [57]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('wt_load_req') on port 'wt' [57]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('wt_load_req') on port 'wt' [57]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('wt_load_req') on port 'wt' [57]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('wt_load_req') on port 'wt' [57]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('wt_load_req') on port 'wt' [57]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('wt_load_req') on port 'wt' [57]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('wt_addr_read') on port 'wt' [58]  (7.3 ns)

 <State 11>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'linear_input_V' [46]  (3.25 ns)
	'mul' operation of DSP[63] ('mul_ln1393') [60]  (1.05 ns)

 <State 12>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[63] ('mul_ln1393') [60]  (1.05 ns)

 <State 13>: 2.91ns
The critical path consists of the following:
	'load' operation ('lhs_load', conv_7x7.cpp:115) on local variable 'lhs' [30]  (0 ns)
	'select' operation ('select_ln115_2', conv_7x7.cpp:115) [61]  (0.805 ns)
	'add' operation of DSP[63] ('ret.V') [63]  (2.1 ns)

 <State 14>: 3.69ns
The critical path consists of the following:
	'add' operation of DSP[63] ('ret.V') [63]  (2.1 ns)
	'store' operation ('store_ln864') of variable 'temp.V' on local variable 'lhs' [75]  (1.59 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln120', conv_7x7.cpp:120) on port 'fm' (conv_7x7.cpp:120) [69]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
