Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3.1 (win64) Build 2035080 Fri Oct 20 14:20:01 MDT 2017
| Date         : Sat Jun 27 17:57:30 2020
| Host         : DESKTOP-6NF1MLH running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_sys_inverter_0_0'

1. Summary
----------

SUCCESS in the upgrade of dma_sys_inverter_0_0 (xilinx.com:user:inverter:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3.1 (win64) Build 2035080 Fri Oct 20 14:20:01 MDT 2017
| Date         : Sat Jun 27 14:21:55 2020
| Host         : DESKTOP-6NF1MLH running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
--------------------------------------------------------------------------------------

Upgrade Log for IP 'dma_sys_inverter_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of dma_sys_inverter_0_0 (xilinx.com:user:inverter:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'dma_sys_inverter_0_0'. These changes may impact your design.


-Upgraded port 's_axis_data' width 64 differs from original width 32


