#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Jan 16 18:46:30 2018
# Process ID: 21386
# Current directory: /home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.runs/system_rst_ps7_0_50M_0_synth_1
# Command line: vivado -log system_rst_ps7_0_50M_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_rst_ps7_0_50M_0.tcl
# Log file: /home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.runs/system_rst_ps7_0_50M_0_synth_1/system_rst_ps7_0_50M_0.vds
# Journal file: /home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.runs/system_rst_ps7_0_50M_0_synth_1/vivado.jou
#-----------------------------------------------------------
source system_rst_ps7_0_50M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1390.508 ; gain = 82.992 ; free physical = 85149 ; free virtual = 93947
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_50M_0' [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/synth/system_rst_ps7_0_50M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_50M_0' (7#1) [/home/ecelrc/students/agroszewski/arch18/vivado/LED_Controller/LED_Controller.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/synth/system_rst_ps7_0_50M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1432.055 ; gain = 124.539 ; free physical = 85062 ; free virtual = 93860
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1432.055 ; gain = 124.539 ; free physical = 85060 ; free virtual = 93857
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1828.195 ; gain = 0.008 ; free physical = 84166 ; free virtual = 92966
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84464 ; free virtual = 93264
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84465 ; free virtual = 93264
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:20 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84467 ; free virtual = 93267
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:21 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84457 ; free virtual = 93256
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84430 ; free virtual = 93230
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:38 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84161 ; free virtual = 92962
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:38 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84161 ; free virtual = 92962
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:38 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84159 ; free virtual = 92960
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:39 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84150 ; free virtual = 92951
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:39 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84149 ; free virtual = 92950
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:39 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84148 ; free virtual = 92948
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:39 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84147 ; free virtual = 92948
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:39 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84147 ; free virtual = 92947
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:39 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84146 ; free virtual = 92947

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:39 . Memory (MB): peak = 1828.195 ; gain = 520.680 ; free physical = 84146 ; free virtual = 92946
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:40 . Memory (MB): peak = 1828.195 ; gain = 545.504 ; free physical = 83903 ; free virtual = 92704
