Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 19 01:10:42 2025
| Host         : Garretts-Surface-Book-3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SH2_CPU_timing_summary_routed.rpt -pb SH2_CPU_timing_summary_routed.pb -rpx SH2_CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : SH2_CPU
| Device       : 7a25t-cpg238
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  105         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (72)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (72)
--------------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.232        0.000                      0                 1516        0.166        0.000                      0                 1516       12.000        0.000                       0                   765  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.232        0.000                      0                 1516        0.166        0.000                      0                 1516       12.000        0.000                       0                   765  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_CU/SR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        24.732ns  (logic 6.294ns (25.449%)  route 18.438ns (74.551%))
  Logic Levels:           45  (LUT2=2 LUT3=6 LUT4=5 LUT5=10 LUT6=21 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 29.249 - 25.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400    14.401    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.525 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377    14.902    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124    15.026 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289    15.315    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124    15.439 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352    15.791    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.915 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648    16.563    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.687 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291    16.978    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124    17.102 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390    17.493    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124    17.617 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607    18.223    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    18.347 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    18.752    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    18.876 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    19.171    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    19.295 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    19.701    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    19.825 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    20.125    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.249 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    20.556    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    20.680 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    20.983    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    21.107 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    21.669    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    21.793 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    21.965    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    22.090 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    22.390    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    22.514 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    22.845    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    22.969 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    23.130    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.254 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    23.421    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.545 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    23.958    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    24.082 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    24.405    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    24.529 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.322    24.852    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    24.976 r  SH2_CU/Registers[15][31]_i_6/O
                         net (fo=3, routed)           0.492    25.468    SH2_CU/Registers[15][31]_i_6_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124    25.592 r  SH2_CU/Registers[15][31]_i_2/O
                         net (fo=24, routed)          0.361    25.953    SH2_CU/ALU_Result[31]
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.124    26.077 r  SH2_CU/SR[0]_i_63/O
                         net (fo=1, routed)           0.151    26.228    SH2_CU/SR[0]_i_63_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I4_O)        0.124    26.352 f  SH2_CU/SR[0]_i_62/O
                         net (fo=1, routed)           0.284    26.636    SH2_CU/SR[0]_i_62_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124    26.760 r  SH2_CU/SR[0]_i_61/O
                         net (fo=1, routed)           0.302    27.062    SH2_CU/SR[0]_i_61_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.124    27.186 r  SH2_CU/SR[0]_i_51/O
                         net (fo=1, routed)           0.285    27.471    SH2_CU/SR[0]_i_51_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124    27.595 r  SH2_CU/SR[0]_i_34/O
                         net (fo=1, routed)           0.149    27.744    SH2_CU/SR[0]_i_34_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I2_O)        0.124    27.868 r  SH2_CU/SR[0]_i_19/O
                         net (fo=2, routed)           0.167    28.035    SH2_CU/SR[0]_i_19_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.124    28.159 r  SH2_CU/SR[0]_i_13/O
                         net (fo=1, routed)           0.642    28.801    SH2_CU/SR[0]_i_13_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I4_O)        0.124    28.925 f  SH2_CU/SR[0]_i_3/O
                         net (fo=1, routed)           0.300    29.225    SH2_CU/SR[0]_i_3_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124    29.349 r  SH2_CU/SR[0]_i_1/O
                         net (fo=1, routed)           0.000    29.349    SH2_CU/SR[0]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  SH2_CU/SR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    K18                                               0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    25.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    27.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.498    29.249    SH2_CU/clock_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  SH2_CU/SR_reg[0]/C
                         clock pessimism              0.336    29.585    
                         clock uncertainty           -0.035    29.549    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.031    29.580    SH2_CU/SR_reg[0]
  -------------------------------------------------------------------
                         required time                         29.580    
                         arrival time                         -29.349    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_DTU/WE0_reg/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clock fall@12.500ns - clock rise@0.000ns)
  Data Path Delay:        11.045ns  (logic 2.450ns (22.183%)  route 8.595ns (77.817%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 16.760 - 12.500 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 f  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 f  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400    14.401    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.525 r  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          1.012    15.537    SH2_CU/WE0_i_3_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124    15.661 r  SH2_CU/WE0_i_1/O
                         net (fo=1, routed)           0.000    15.661    SH2_DTU/WE[0]
    SLICE_X1Y9           FDRE                                         r  SH2_DTU/WE0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     12.500    12.500 f  
    K18                                               0.000    12.500 f  clock (IN)
                         net (fo=0)                   0.000    12.500    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    13.298 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.160    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.251 f  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.509    16.760    SH2_DTU/clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  SH2_DTU/WE0_reg/C  (IS_INVERTED)
                         clock pessimism              0.322    17.082    
                         clock uncertainty           -0.035    17.046    
    SLICE_X1Y9           FDRE (Setup_fdre_C_D)        0.032    17.078    SH2_DTU/WE0_reg
  -------------------------------------------------------------------
                         required time                         17.078    
                         arrival time                         -15.661    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[13][29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        23.228ns  (logic 4.668ns (20.097%)  route 18.560ns (79.903%))
  Logic Levels:           25  (LUT3=2 LUT4=7 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 29.246 - 25.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          1.264    11.713    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  SH2_RegArray/Generic_RegArray/PR[2]_i_2/O
                         net (fo=5, routed)           0.681    12.518    SH2_CU/RegA1[2]
    SLICE_X14Y9          LUT5 (Prop_lut5_I2_O)        0.124    12.642 r  SH2_CU/AB_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    12.642    SH2_CU/AB_OBUF[2]_inst_i_34_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    12.851 r  SH2_CU/AB_OBUF[2]_inst_i_22/O
                         net (fo=3, routed)           0.631    13.482    SH2_CU/AB_OBUF[2]_inst_i_22_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.297    13.779 r  SH2_CU/AB_OBUF[6]_inst_i_22/O
                         net (fo=8, routed)           1.461    15.240    SH2_CU/AB_OBUF[6]_inst_i_22_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.364 r  SH2_CU/AB_OBUF[10]_inst_i_16/O
                         net (fo=8, routed)           0.951    16.315    SH2_CU/AB_OBUF[10]_inst_i_16_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I0_O)        0.117    16.432 r  SH2_CU/AB_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.441    16.873    SH2_CU/AB_OBUF[10]_inst_i_21_n_0
    SLICE_X24Y17         LUT4 (Prop_lut4_I0_O)        0.332    17.205 r  SH2_CU/AB_OBUF[13]_inst_i_13/O
                         net (fo=9, routed)           0.476    17.682    SH2_CU/AB_OBUF[13]_inst_i_13_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  SH2_CU/AB_OBUF[17]_inst_i_13/O
                         net (fo=6, routed)           0.710    18.515    SH2_CU/AB_OBUF[17]_inst_i_13_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.118    18.633 r  SH2_CU/AB_OBUF[19]_inst_i_6/O
                         net (fo=3, routed)           0.473    19.107    SH2_CU/AB_OBUF[19]_inst_i_6_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.321    19.428 r  SH2_CU/AB_OBUF[22]_inst_i_14/O
                         net (fo=7, routed)           0.613    20.040    SH2_CU/AB_OBUF[22]_inst_i_14_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I0_O)        0.332    20.372 r  SH2_CU/AB_OBUF[22]_inst_i_19/O
                         net (fo=4, routed)           0.289    20.661    SH2_CU/AB_OBUF[22]_inst_i_19_n_0
    SLICE_X21Y26         LUT4 (Prop_lut4_I1_O)        0.124    20.785 r  SH2_CU/AB_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           0.605    21.390    SH2_CU/CurrentState_reg[2]_10
    SLICE_X19Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.540 r  SH2_CU/AB_OBUF[29]_inst_i_16/O
                         net (fo=1, routed)           0.984    22.525    SH2_CU/AB_OBUF[29]_inst_i_16_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I0_O)        0.326    22.851 r  SH2_CU/AB_OBUF[29]_inst_i_11/O
                         net (fo=2, routed)           0.620    23.470    SH2_CU/AB_OBUF[29]_inst_i_11_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.594 r  SH2_CU/AB_OBUF[29]_inst_i_7/O
                         net (fo=2, routed)           0.888    24.482    SH2_CU/AB_OBUF[29]_inst_i_7_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I4_O)        0.124    24.606 r  SH2_CU/AB_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.569    25.175    SH2_RegArray/Registers[15][29]_i_3[23]
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.299 r  SH2_RegArray/Registers[15][29]_i_8/O
                         net (fo=1, routed)           0.492    25.791    SH2_CU/Registers_reg[0][29]_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    25.915 f  SH2_CU/Registers[15][29]_i_3/O
                         net (fo=16, routed)          1.118    27.033    SH2_CU/Registers[15][29]_i_3_n_0
    SLICE_X4Y24          LUT3 (Prop_lut3_I2_O)        0.150    27.183 r  SH2_CU/Registers[13][29]_i_1/O
                         net (fo=1, routed)           0.661    27.844    SH2_RegArray/Generic_RegArray/Registers_reg[13][29]_0
    SLICE_X4Y23          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[13][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    K18                                               0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    25.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    27.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.495    29.246    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[13][29]/C
                         clock pessimism              0.336    29.582    
                         clock uncertainty           -0.035    29.546    
    SLICE_X4Y23          FDRE (Setup_fdre_C_D)       -0.249    29.297    SH2_RegArray/Generic_RegArray/Registers_reg[13][29]
  -------------------------------------------------------------------
                         required time                         29.297    
                         arrival time                         -27.844    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        23.216ns  (logic 4.668ns (20.107%)  route 18.548ns (79.893%))
  Logic Levels:           25  (LUT3=2 LUT4=7 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 29.248 - 25.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          1.264    11.713    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  SH2_RegArray/Generic_RegArray/PR[2]_i_2/O
                         net (fo=5, routed)           0.681    12.518    SH2_CU/RegA1[2]
    SLICE_X14Y9          LUT5 (Prop_lut5_I2_O)        0.124    12.642 r  SH2_CU/AB_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    12.642    SH2_CU/AB_OBUF[2]_inst_i_34_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    12.851 r  SH2_CU/AB_OBUF[2]_inst_i_22/O
                         net (fo=3, routed)           0.631    13.482    SH2_CU/AB_OBUF[2]_inst_i_22_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.297    13.779 r  SH2_CU/AB_OBUF[6]_inst_i_22/O
                         net (fo=8, routed)           1.461    15.240    SH2_CU/AB_OBUF[6]_inst_i_22_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.364 r  SH2_CU/AB_OBUF[10]_inst_i_16/O
                         net (fo=8, routed)           0.951    16.315    SH2_CU/AB_OBUF[10]_inst_i_16_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I0_O)        0.117    16.432 r  SH2_CU/AB_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.441    16.873    SH2_CU/AB_OBUF[10]_inst_i_21_n_0
    SLICE_X24Y17         LUT4 (Prop_lut4_I0_O)        0.332    17.205 r  SH2_CU/AB_OBUF[13]_inst_i_13/O
                         net (fo=9, routed)           0.476    17.682    SH2_CU/AB_OBUF[13]_inst_i_13_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  SH2_CU/AB_OBUF[17]_inst_i_13/O
                         net (fo=6, routed)           0.710    18.515    SH2_CU/AB_OBUF[17]_inst_i_13_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.118    18.633 r  SH2_CU/AB_OBUF[19]_inst_i_6/O
                         net (fo=3, routed)           0.473    19.107    SH2_CU/AB_OBUF[19]_inst_i_6_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.321    19.428 r  SH2_CU/AB_OBUF[22]_inst_i_14/O
                         net (fo=7, routed)           0.613    20.040    SH2_CU/AB_OBUF[22]_inst_i_14_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I0_O)        0.332    20.372 r  SH2_CU/AB_OBUF[22]_inst_i_19/O
                         net (fo=4, routed)           0.289    20.661    SH2_CU/AB_OBUF[22]_inst_i_19_n_0
    SLICE_X21Y26         LUT4 (Prop_lut4_I1_O)        0.124    20.785 r  SH2_CU/AB_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           0.605    21.390    SH2_CU/CurrentState_reg[2]_10
    SLICE_X19Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.540 r  SH2_CU/AB_OBUF[29]_inst_i_16/O
                         net (fo=1, routed)           0.984    22.525    SH2_CU/AB_OBUF[29]_inst_i_16_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I0_O)        0.326    22.851 r  SH2_CU/AB_OBUF[29]_inst_i_11/O
                         net (fo=2, routed)           0.620    23.470    SH2_CU/AB_OBUF[29]_inst_i_11_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.594 r  SH2_CU/AB_OBUF[29]_inst_i_7/O
                         net (fo=2, routed)           0.888    24.482    SH2_CU/AB_OBUF[29]_inst_i_7_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I4_O)        0.124    24.606 r  SH2_CU/AB_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.569    25.175    SH2_RegArray/Registers[15][29]_i_3[23]
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.299 r  SH2_RegArray/Registers[15][29]_i_8/O
                         net (fo=1, routed)           0.492    25.791    SH2_CU/Registers_reg[0][29]_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    25.915 f  SH2_CU/Registers[15][29]_i_3/O
                         net (fo=16, routed)          1.261    27.176    SH2_CU/Registers[15][29]_i_3_n_0
    SLICE_X3Y26          LUT3 (Prop_lut3_I2_O)        0.150    27.326 r  SH2_CU/Registers[1][29]_i_1/O
                         net (fo=1, routed)           0.506    27.833    SH2_RegArray/Generic_RegArray/Registers_reg[1][29]_0
    SLICE_X2Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    K18                                               0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    25.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    27.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.497    29.248    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[1][29]/C
                         clock pessimism              0.322    29.570    
                         clock uncertainty           -0.035    29.534    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)       -0.230    29.304    SH2_RegArray/Generic_RegArray/Registers_reg[1][29]
  -------------------------------------------------------------------
                         required time                         29.304    
                         arrival time                         -27.833    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[9][29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        23.139ns  (logic 4.668ns (20.173%)  route 18.471ns (79.827%))
  Logic Levels:           25  (LUT3=2 LUT4=7 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 29.247 - 25.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          1.264    11.713    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  SH2_RegArray/Generic_RegArray/PR[2]_i_2/O
                         net (fo=5, routed)           0.681    12.518    SH2_CU/RegA1[2]
    SLICE_X14Y9          LUT5 (Prop_lut5_I2_O)        0.124    12.642 r  SH2_CU/AB_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    12.642    SH2_CU/AB_OBUF[2]_inst_i_34_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    12.851 r  SH2_CU/AB_OBUF[2]_inst_i_22/O
                         net (fo=3, routed)           0.631    13.482    SH2_CU/AB_OBUF[2]_inst_i_22_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.297    13.779 r  SH2_CU/AB_OBUF[6]_inst_i_22/O
                         net (fo=8, routed)           1.461    15.240    SH2_CU/AB_OBUF[6]_inst_i_22_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.364 r  SH2_CU/AB_OBUF[10]_inst_i_16/O
                         net (fo=8, routed)           0.951    16.315    SH2_CU/AB_OBUF[10]_inst_i_16_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I0_O)        0.117    16.432 r  SH2_CU/AB_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.441    16.873    SH2_CU/AB_OBUF[10]_inst_i_21_n_0
    SLICE_X24Y17         LUT4 (Prop_lut4_I0_O)        0.332    17.205 r  SH2_CU/AB_OBUF[13]_inst_i_13/O
                         net (fo=9, routed)           0.476    17.682    SH2_CU/AB_OBUF[13]_inst_i_13_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  SH2_CU/AB_OBUF[17]_inst_i_13/O
                         net (fo=6, routed)           0.710    18.515    SH2_CU/AB_OBUF[17]_inst_i_13_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.118    18.633 r  SH2_CU/AB_OBUF[19]_inst_i_6/O
                         net (fo=3, routed)           0.473    19.107    SH2_CU/AB_OBUF[19]_inst_i_6_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.321    19.428 r  SH2_CU/AB_OBUF[22]_inst_i_14/O
                         net (fo=7, routed)           0.613    20.040    SH2_CU/AB_OBUF[22]_inst_i_14_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I0_O)        0.332    20.372 r  SH2_CU/AB_OBUF[22]_inst_i_19/O
                         net (fo=4, routed)           0.289    20.661    SH2_CU/AB_OBUF[22]_inst_i_19_n_0
    SLICE_X21Y26         LUT4 (Prop_lut4_I1_O)        0.124    20.785 r  SH2_CU/AB_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           0.605    21.390    SH2_CU/CurrentState_reg[2]_10
    SLICE_X19Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.540 r  SH2_CU/AB_OBUF[29]_inst_i_16/O
                         net (fo=1, routed)           0.984    22.525    SH2_CU/AB_OBUF[29]_inst_i_16_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I0_O)        0.326    22.851 r  SH2_CU/AB_OBUF[29]_inst_i_11/O
                         net (fo=2, routed)           0.620    23.470    SH2_CU/AB_OBUF[29]_inst_i_11_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.594 r  SH2_CU/AB_OBUF[29]_inst_i_7/O
                         net (fo=2, routed)           0.888    24.482    SH2_CU/AB_OBUF[29]_inst_i_7_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I4_O)        0.124    24.606 r  SH2_CU/AB_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.569    25.175    SH2_RegArray/Registers[15][29]_i_3[23]
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.299 r  SH2_RegArray/Registers[15][29]_i_8/O
                         net (fo=1, routed)           0.492    25.791    SH2_CU/Registers_reg[0][29]_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    25.915 f  SH2_CU/Registers[15][29]_i_3/O
                         net (fo=16, routed)          1.204    27.119    SH2_CU/Registers[15][29]_i_3_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.150    27.269 r  SH2_CU/Registers[9][29]_i_1/O
                         net (fo=1, routed)           0.487    27.756    SH2_RegArray/Generic_RegArray/Registers_reg[9][29]_0
    SLICE_X2Y26          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[9][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    K18                                               0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    25.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    27.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.496    29.247    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[9][29]/C
                         clock pessimism              0.322    29.569    
                         clock uncertainty           -0.035    29.533    
    SLICE_X2Y26          FDRE (Setup_fdre_C_D)       -0.230    29.303    SH2_RegArray/Generic_RegArray/Registers_reg[9][29]
  -------------------------------------------------------------------
                         required time                         29.303    
                         arrival time                         -27.756    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.594ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_DTU/RE0_reg/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clock fall@12.500ns - clock rise@0.000ns)
  Data Path Delay:        10.865ns  (logic 2.450ns (22.550%)  route 8.415ns (77.450%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 16.757 - 12.500 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 f  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 f  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400    14.401    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.525 r  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.832    15.357    SH2_CU/WE0_i_3_n_0
    SLICE_X0Y14          LUT6 (Prop_lut6_I4_O)        0.124    15.481 r  SH2_CU/RE0_i_1/O
                         net (fo=1, routed)           0.000    15.481    SH2_DTU/RE[0]
    SLICE_X0Y14          FDRE                                         r  SH2_DTU/RE0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     12.500    12.500 f  
    K18                                               0.000    12.500 f  clock (IN)
                         net (fo=0)                   0.000    12.500    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    13.298 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.160    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.251 f  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.506    16.757    SH2_DTU/clock_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  SH2_DTU/RE0_reg/C  (IS_INVERTED)
                         clock pessimism              0.322    17.079    
                         clock uncertainty           -0.035    17.043    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.032    17.075    SH2_DTU/RE0_reg
  -------------------------------------------------------------------
                         required time                         17.075    
                         arrival time                         -15.481    
  -------------------------------------------------------------------
                         slack                                  1.594    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        22.996ns  (logic 4.634ns (20.151%)  route 18.362ns (79.849%))
  Logic Levels:           25  (LUT3=2 LUT4=7 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 29.181 - 25.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          1.264    11.713    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  SH2_RegArray/Generic_RegArray/PR[2]_i_2/O
                         net (fo=5, routed)           0.681    12.518    SH2_CU/RegA1[2]
    SLICE_X14Y9          LUT5 (Prop_lut5_I2_O)        0.124    12.642 r  SH2_CU/AB_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    12.642    SH2_CU/AB_OBUF[2]_inst_i_34_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    12.851 r  SH2_CU/AB_OBUF[2]_inst_i_22/O
                         net (fo=3, routed)           0.631    13.482    SH2_CU/AB_OBUF[2]_inst_i_22_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.297    13.779 r  SH2_CU/AB_OBUF[6]_inst_i_22/O
                         net (fo=8, routed)           1.461    15.240    SH2_CU/AB_OBUF[6]_inst_i_22_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.364 r  SH2_CU/AB_OBUF[10]_inst_i_16/O
                         net (fo=8, routed)           0.951    16.315    SH2_CU/AB_OBUF[10]_inst_i_16_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I0_O)        0.117    16.432 r  SH2_CU/AB_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.441    16.873    SH2_CU/AB_OBUF[10]_inst_i_21_n_0
    SLICE_X24Y17         LUT4 (Prop_lut4_I0_O)        0.332    17.205 r  SH2_CU/AB_OBUF[13]_inst_i_13/O
                         net (fo=9, routed)           0.476    17.682    SH2_CU/AB_OBUF[13]_inst_i_13_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  SH2_CU/AB_OBUF[17]_inst_i_13/O
                         net (fo=6, routed)           0.710    18.515    SH2_CU/AB_OBUF[17]_inst_i_13_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.118    18.633 r  SH2_CU/AB_OBUF[19]_inst_i_6/O
                         net (fo=3, routed)           0.473    19.107    SH2_CU/AB_OBUF[19]_inst_i_6_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.321    19.428 r  SH2_CU/AB_OBUF[22]_inst_i_14/O
                         net (fo=7, routed)           0.613    20.040    SH2_CU/AB_OBUF[22]_inst_i_14_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I0_O)        0.332    20.372 r  SH2_CU/AB_OBUF[22]_inst_i_19/O
                         net (fo=4, routed)           0.289    20.661    SH2_CU/AB_OBUF[22]_inst_i_19_n_0
    SLICE_X21Y26         LUT4 (Prop_lut4_I1_O)        0.124    20.785 r  SH2_CU/AB_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           0.605    21.390    SH2_CU/CurrentState_reg[2]_10
    SLICE_X19Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.540 r  SH2_CU/AB_OBUF[29]_inst_i_16/O
                         net (fo=1, routed)           0.984    22.525    SH2_CU/AB_OBUF[29]_inst_i_16_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I0_O)        0.326    22.851 r  SH2_CU/AB_OBUF[29]_inst_i_11/O
                         net (fo=2, routed)           0.620    23.470    SH2_CU/AB_OBUF[29]_inst_i_11_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.594 r  SH2_CU/AB_OBUF[29]_inst_i_7/O
                         net (fo=2, routed)           0.888    24.482    SH2_CU/AB_OBUF[29]_inst_i_7_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I4_O)        0.124    24.606 r  SH2_CU/AB_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.569    25.175    SH2_RegArray/Registers[15][29]_i_3[23]
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.299 r  SH2_RegArray/Registers[15][29]_i_8/O
                         net (fo=1, routed)           0.492    25.791    SH2_CU/Registers_reg[0][29]_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    25.915 f  SH2_CU/Registers[15][29]_i_3/O
                         net (fo=16, routed)          0.887    26.802    SH2_CU/Registers[15][29]_i_3_n_0
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.116    26.918 r  SH2_CU/Registers[3][29]_i_1/O
                         net (fo=1, routed)           0.695    27.613    SH2_RegArray/Generic_RegArray/Registers_reg[3][29]_0
    SLICE_X8Y28          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    K18                                               0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    25.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    27.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.430    29.181    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[3][29]/C
                         clock pessimism              0.322    29.503    
                         clock uncertainty           -0.035    29.467    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)       -0.232    29.235    SH2_RegArray/Generic_RegArray/Registers_reg[3][29]
  -------------------------------------------------------------------
                         required time                         29.235    
                         arrival time                         -27.613    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_DTU/WE1_reg/D
                            (falling edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clock fall@12.500ns - clock rise@0.000ns)
  Data Path Delay:        10.789ns  (logic 2.326ns (21.560%)  route 8.463ns (78.440%))
  Logic Levels:           13  (LUT3=1 LUT4=2 LUT5=4 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 16.758 - 12.500 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          1.280    15.281    SH2_CU/AB_OBUF[1]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.124    15.405 r  SH2_CU/WE1_i_1/O
                         net (fo=1, routed)           0.000    15.405    SH2_DTU/WE[1]
    SLICE_X0Y12          FDRE                                         r  SH2_DTU/WE1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock fall edge)     12.500    12.500 f  
    K18                                               0.000    12.500 f  clock (IN)
                         net (fo=0)                   0.000    12.500    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    13.298 f  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.160    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.251 f  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.507    16.758    SH2_DTU/clock_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  SH2_DTU/WE1_reg/C  (IS_INVERTED)
                         clock pessimism              0.322    17.080    
                         clock uncertainty           -0.035    17.044    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)        0.032    17.076    SH2_DTU/WE1_reg
  -------------------------------------------------------------------
                         required time                         17.076    
                         arrival time                         -15.405    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[7][27]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        22.951ns  (logic 4.807ns (20.945%)  route 18.144ns (79.055%))
  Logic Levels:           25  (LUT3=2 LUT4=7 LUT5=6 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 29.182 - 25.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          1.264    11.713    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  SH2_RegArray/Generic_RegArray/PR[2]_i_2/O
                         net (fo=5, routed)           0.681    12.518    SH2_CU/RegA1[2]
    SLICE_X14Y9          LUT5 (Prop_lut5_I2_O)        0.124    12.642 r  SH2_CU/AB_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    12.642    SH2_CU/AB_OBUF[2]_inst_i_34_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    12.851 r  SH2_CU/AB_OBUF[2]_inst_i_22/O
                         net (fo=3, routed)           0.631    13.482    SH2_CU/AB_OBUF[2]_inst_i_22_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.297    13.779 r  SH2_CU/AB_OBUF[6]_inst_i_22/O
                         net (fo=8, routed)           1.461    15.240    SH2_CU/AB_OBUF[6]_inst_i_22_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.364 r  SH2_CU/AB_OBUF[10]_inst_i_16/O
                         net (fo=8, routed)           0.951    16.315    SH2_CU/AB_OBUF[10]_inst_i_16_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I0_O)        0.117    16.432 r  SH2_CU/AB_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.441    16.873    SH2_CU/AB_OBUF[10]_inst_i_21_n_0
    SLICE_X24Y17         LUT4 (Prop_lut4_I0_O)        0.332    17.205 r  SH2_CU/AB_OBUF[13]_inst_i_13/O
                         net (fo=9, routed)           0.476    17.682    SH2_CU/AB_OBUF[13]_inst_i_13_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  SH2_CU/AB_OBUF[17]_inst_i_13/O
                         net (fo=6, routed)           0.710    18.515    SH2_CU/AB_OBUF[17]_inst_i_13_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.118    18.633 r  SH2_CU/AB_OBUF[19]_inst_i_6/O
                         net (fo=3, routed)           0.473    19.107    SH2_CU/AB_OBUF[19]_inst_i_6_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.321    19.428 r  SH2_CU/AB_OBUF[22]_inst_i_14/O
                         net (fo=7, routed)           0.613    20.040    SH2_CU/AB_OBUF[22]_inst_i_14_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I0_O)        0.332    20.372 r  SH2_CU/AB_OBUF[22]_inst_i_19/O
                         net (fo=4, routed)           0.289    20.661    SH2_CU/AB_OBUF[22]_inst_i_19_n_0
    SLICE_X21Y26         LUT3 (Prop_lut3_I0_O)        0.119    20.780 r  SH2_CU/AB_OBUF[25]_inst_i_15/O
                         net (fo=8, routed)           0.725    21.506    SH2_CU/AB_OBUF[25]_inst_i_15_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I1_O)        0.332    21.838 r  SH2_CU/AB_OBUF[24]_inst_i_3/O
                         net (fo=4, routed)           0.606    22.443    SH2_CU/CurrentState_reg[2]_7
    SLICE_X18Y26         LUT6 (Prop_lut6_I5_O)        0.124    22.567 r  SH2_CU/AB_OBUF[25]_inst_i_10/O
                         net (fo=2, routed)           0.768    23.335    SH2_CU/AB_OBUF[25]_inst_i_10_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.116    23.451 r  SH2_CU/AB_OBUF[27]_inst_i_5/O
                         net (fo=3, routed)           0.547    23.998    SH2_CU/AB_OBUF[27]_inst_i_5_n_0
    SLICE_X17Y30         LUT5 (Prop_lut5_I2_O)        0.328    24.326 r  SH2_CU/AB_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.735    25.061    SH2_RegArray/Registers[15][29]_i_3[22]
    SLICE_X15Y28         LUT6 (Prop_lut6_I3_O)        0.124    25.185 r  SH2_RegArray/Registers[15][27]_i_8/O
                         net (fo=1, routed)           0.433    25.618    SH2_CU/Registers_reg[0][27]
    SLICE_X15Y28         LUT5 (Prop_lut5_I4_O)        0.124    25.742 f  SH2_CU/Registers[15][27]_i_3/O
                         net (fo=16, routed)          0.997    26.739    SH2_CU/Registers[15][27]_i_3_n_0
    SLICE_X7Y29          LUT3 (Prop_lut3_I2_O)        0.118    26.857 r  SH2_CU/Registers[7][27]_i_1/O
                         net (fo=1, routed)           0.711    27.567    SH2_RegArray/Generic_RegArray/Registers_reg[7][27]_0
    SLICE_X8Y29          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[7][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    K18                                               0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    25.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    27.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.431    29.182    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[7][27]/C
                         clock pessimism              0.322    29.504    
                         clock uncertainty           -0.035    29.468    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)       -0.230    29.238    SH2_RegArray/Generic_RegArray/Registers_reg[7][27]
  -------------------------------------------------------------------
                         required time                         29.238    
                         arrival time                         -27.567    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.681ns  (required time - arrival time)
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[11][29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clock rise@25.000ns - clock rise@0.000ns)
  Data Path Delay:        22.978ns  (logic 4.634ns (20.167%)  route 18.344ns (79.833%))
  Logic Levels:           25  (LUT3=2 LUT4=7 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 29.247 - 25.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          1.264    11.713    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  SH2_RegArray/Generic_RegArray/PR[2]_i_2/O
                         net (fo=5, routed)           0.681    12.518    SH2_CU/RegA1[2]
    SLICE_X14Y9          LUT5 (Prop_lut5_I2_O)        0.124    12.642 r  SH2_CU/AB_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    12.642    SH2_CU/AB_OBUF[2]_inst_i_34_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    12.851 r  SH2_CU/AB_OBUF[2]_inst_i_22/O
                         net (fo=3, routed)           0.631    13.482    SH2_CU/AB_OBUF[2]_inst_i_22_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.297    13.779 r  SH2_CU/AB_OBUF[6]_inst_i_22/O
                         net (fo=8, routed)           1.461    15.240    SH2_CU/AB_OBUF[6]_inst_i_22_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.364 r  SH2_CU/AB_OBUF[10]_inst_i_16/O
                         net (fo=8, routed)           0.951    16.315    SH2_CU/AB_OBUF[10]_inst_i_16_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I0_O)        0.117    16.432 r  SH2_CU/AB_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.441    16.873    SH2_CU/AB_OBUF[10]_inst_i_21_n_0
    SLICE_X24Y17         LUT4 (Prop_lut4_I0_O)        0.332    17.205 r  SH2_CU/AB_OBUF[13]_inst_i_13/O
                         net (fo=9, routed)           0.476    17.682    SH2_CU/AB_OBUF[13]_inst_i_13_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  SH2_CU/AB_OBUF[17]_inst_i_13/O
                         net (fo=6, routed)           0.710    18.515    SH2_CU/AB_OBUF[17]_inst_i_13_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.118    18.633 r  SH2_CU/AB_OBUF[19]_inst_i_6/O
                         net (fo=3, routed)           0.473    19.107    SH2_CU/AB_OBUF[19]_inst_i_6_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.321    19.428 r  SH2_CU/AB_OBUF[22]_inst_i_14/O
                         net (fo=7, routed)           0.613    20.040    SH2_CU/AB_OBUF[22]_inst_i_14_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I0_O)        0.332    20.372 r  SH2_CU/AB_OBUF[22]_inst_i_19/O
                         net (fo=4, routed)           0.289    20.661    SH2_CU/AB_OBUF[22]_inst_i_19_n_0
    SLICE_X21Y26         LUT4 (Prop_lut4_I1_O)        0.124    20.785 r  SH2_CU/AB_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           0.605    21.390    SH2_CU/CurrentState_reg[2]_10
    SLICE_X19Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.540 r  SH2_CU/AB_OBUF[29]_inst_i_16/O
                         net (fo=1, routed)           0.984    22.525    SH2_CU/AB_OBUF[29]_inst_i_16_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I0_O)        0.326    22.851 r  SH2_CU/AB_OBUF[29]_inst_i_11/O
                         net (fo=2, routed)           0.620    23.470    SH2_CU/AB_OBUF[29]_inst_i_11_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.594 r  SH2_CU/AB_OBUF[29]_inst_i_7/O
                         net (fo=2, routed)           0.888    24.482    SH2_CU/AB_OBUF[29]_inst_i_7_n_0
    SLICE_X14Y30         LUT6 (Prop_lut6_I4_O)        0.124    24.606 r  SH2_CU/AB_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.569    25.175    SH2_RegArray/Registers[15][29]_i_3[23]
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.124    25.299 r  SH2_RegArray/Registers[15][29]_i_8/O
                         net (fo=1, routed)           0.492    25.791    SH2_CU/Registers_reg[0][29]_0
    SLICE_X12Y27         LUT5 (Prop_lut5_I4_O)        0.124    25.915 f  SH2_CU/Registers[15][29]_i_3/O
                         net (fo=16, routed)          1.074    26.989    SH2_CU/Registers[15][29]_i_3_n_0
    SLICE_X6Y23          LUT3 (Prop_lut3_I2_O)        0.116    27.105 r  SH2_CU/Registers[11][29]_i_1/O
                         net (fo=1, routed)           0.491    27.595    SH2_RegArray/Generic_RegArray/Registers_reg[11][29]_0
    SLICE_X5Y22          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[11][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     25.000    25.000 r  
    K18                                               0.000    25.000 r  clock (IN)
                         net (fo=0)                   0.000    25.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798    25.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    27.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.496    29.247    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[11][29]/C
                         clock pessimism              0.336    29.583    
                         clock uncertainty           -0.035    29.547    
    SLICE_X5Y22          FDRE (Setup_fdre_C_D)       -0.271    29.276    SH2_RegArray/Generic_RegArray/Registers_reg[11][29]
  -------------------------------------------------------------------
                         required time                         29.276    
                         arrival time                         -27.595    
  -------------------------------------------------------------------
                         slack                                  1.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_CU/SR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.288%)  route 0.113ns (37.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.558     1.375    SH2_CU/clock_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  SH2_CU/TempReg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     1.516 r  SH2_CU/TempReg2_reg[9]/Q
                         net (fo=2, routed)           0.113     1.628    SH2_CU/TempReg[9]
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.673 r  SH2_CU/SR[9]_i_1/O
                         net (fo=1, routed)           0.000     1.673    SH2_CU/SR[9]_i_1_n_0
    SLICE_X14Y17         FDRE                                         r  SH2_CU/SR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.824     1.886    SH2_CU/clock_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  SH2_CU/SR_reg[9]/C
                         clock pessimism             -0.498     1.388    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.120     1.508    SH2_CU/SR_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 SH2_PAU/PC_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_PAU/PR_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.647%)  route 0.161ns (46.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.552     1.369    SH2_PAU/clock_IBUF_BUFG
    SLICE_X20Y28         FDRE                                         r  SH2_PAU/PC_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDRE (Prop_fdre_C_Q)         0.141     1.510 r  SH2_PAU/PC_reg[23]/Q
                         net (fo=4, routed)           0.161     1.670    SH2_CU/PR_reg[31]_11[23]
    SLICE_X18Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.715 r  SH2_CU/PR[23]_i_1/O
                         net (fo=1, routed)           0.000     1.715    SH2_PAU/D[23]
    SLICE_X18Y28         FDRE                                         r  SH2_PAU/PR_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.819     1.881    SH2_PAU/clock_IBUF_BUFG
    SLICE_X18Y28         FDRE                                         r  SH2_PAU/PR_reg[23]/C
                         clock pessimism             -0.479     1.402    
    SLICE_X18Y28         FDRE (Hold_fdre_C_D)         0.120     1.522    SH2_PAU/PR_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_CU/SR_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.548     1.365    SH2_CU/clock_IBUF_BUFG
    SLICE_X18Y23         FDRE                                         r  SH2_CU/TempReg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y23         FDRE (Prop_fdre_C_Q)         0.164     1.529 r  SH2_CU/TempReg2_reg[17]/Q
                         net (fo=2, routed)           0.094     1.623    SH2_CU/TempReg[17]
    SLICE_X19Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.668 r  SH2_CU/SR[17]_i_1/O
                         net (fo=1, routed)           0.000     1.668    SH2_CU/SR[17]_i_1_n_0
    SLICE_X19Y23         FDRE                                         r  SH2_CU/SR_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.816     1.878    SH2_CU/clock_IBUF_BUFG
    SLICE_X19Y23         FDRE                                         r  SH2_CU/SR_reg[17]/C
                         clock pessimism             -0.500     1.378    
    SLICE_X19Y23         FDRE (Hold_fdre_C_D)         0.091     1.469    SH2_CU/SR_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SH2_PAU/PC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_PAU/PR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.583%)  route 0.175ns (48.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.560     1.377    SH2_PAU/clock_IBUF_BUFG
    SLICE_X24Y15         FDRE                                         r  SH2_PAU/PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.141     1.518 r  SH2_PAU/PC_reg[8]/Q
                         net (fo=4, routed)           0.175     1.692    SH2_CU/PR_reg[31]_11[8]
    SLICE_X26Y16         LUT5 (Prop_lut5_I4_O)        0.045     1.737 r  SH2_CU/PR[8]_i_1/O
                         net (fo=1, routed)           0.000     1.737    SH2_PAU/D[8]
    SLICE_X26Y16         FDRE                                         r  SH2_PAU/PR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.827     1.889    SH2_PAU/clock_IBUF_BUFG
    SLICE_X26Y16         FDRE                                         r  SH2_PAU/PR_reg[8]/C
                         clock pessimism             -0.479     1.410    
    SLICE_X26Y16         FDRE (Hold_fdre_C_D)         0.120     1.530    SH2_PAU/PR_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_CU/SR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.479%)  route 0.175ns (48.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.553     1.370    SH2_CU/clock_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  SH2_CU/TempReg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.511 r  SH2_CU/TempReg2_reg[14]/Q
                         net (fo=2, routed)           0.175     1.686    SH2_CU/TempReg[14]
    SLICE_X12Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.731 r  SH2_CU/SR[14]_i_1/O
                         net (fo=1, routed)           0.000     1.731    SH2_CU/SR[14]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  SH2_CU/SR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.820     1.882    SH2_CU/clock_IBUF_BUFG
    SLICE_X12Y21         FDRE                                         r  SH2_CU/SR_reg[14]/C
                         clock pessimism             -0.479     1.403    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.120     1.523    SH2_CU/SR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_CU/SR_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.329%)  route 0.156ns (45.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.547     1.364    SH2_CU/clock_IBUF_BUFG
    SLICE_X16Y25         FDRE                                         r  SH2_CU/TempReg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.141     1.505 r  SH2_CU/TempReg2_reg[16]/Q
                         net (fo=2, routed)           0.156     1.661    SH2_CU/TempReg[16]
    SLICE_X16Y24         LUT5 (Prop_lut5_I1_O)        0.045     1.706 r  SH2_CU/SR[16]_i_1/O
                         net (fo=1, routed)           0.000     1.706    SH2_CU/SR[16]_i_1_n_0
    SLICE_X16Y24         FDRE                                         r  SH2_CU/SR_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.815     1.877    SH2_CU/clock_IBUF_BUFG
    SLICE_X16Y24         FDRE                                         r  SH2_CU/SR_reg[16]/C
                         clock pessimism             -0.479     1.398    
    SLICE_X16Y24         FDRE (Hold_fdre_C_D)         0.091     1.489    SH2_CU/SR_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_CU/SR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.509%)  route 0.386ns (67.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.554     1.371    SH2_CU/clock_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  SH2_CU/TempReg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  SH2_CU/TempReg2_reg[12]/Q
                         net (fo=2, routed)           0.386     1.898    SH2_CU/TempReg[12]
    SLICE_X17Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.943 r  SH2_CU/SR[12]_i_1/O
                         net (fo=1, routed)           0.000     1.943    SH2_CU/SR[12]_i_1_n_0
    SLICE_X17Y19         FDRE                                         r  SH2_CU/SR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.821     1.883    SH2_CU/clock_IBUF_BUFG
    SLICE_X17Y19         FDRE                                         r  SH2_CU/SR_reg[12]/C
                         clock pessimism             -0.250     1.633    
    SLICE_X17Y19         FDRE (Hold_fdre_C_D)         0.091     1.724    SH2_CU/SR_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_CU/SR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.186ns (32.538%)  route 0.386ns (67.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.554     1.371    SH2_CU/clock_IBUF_BUFG
    SLICE_X15Y20         FDRE                                         r  SH2_CU/TempReg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  SH2_CU/TempReg2_reg[13]/Q
                         net (fo=2, routed)           0.386     1.897    SH2_CU/TempReg[13]
    SLICE_X17Y20         LUT5 (Prop_lut5_I1_O)        0.045     1.942 r  SH2_CU/SR[13]_i_1/O
                         net (fo=1, routed)           0.000     1.942    SH2_CU/SR[13]_i_1_n_0
    SLICE_X17Y20         FDRE                                         r  SH2_CU/SR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.820     1.882    SH2_CU/clock_IBUF_BUFG
    SLICE_X17Y20         FDRE                                         r  SH2_CU/SR_reg[13]/C
                         clock pessimism             -0.250     1.632    
    SLICE_X17Y20         FDRE (Hold_fdre_C_D)         0.091     1.723    SH2_CU/SR_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_CU/SR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.423%)  route 0.190ns (50.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.559     1.376    SH2_CU/clock_IBUF_BUFG
    SLICE_X11Y14         FDRE                                         r  SH2_CU/TempReg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.517 r  SH2_CU/TempReg2_reg[6]/Q
                         net (fo=2, routed)           0.190     1.707    SH2_CU/TempReg[6]
    SLICE_X14Y14         LUT5 (Prop_lut5_I1_O)        0.045     1.752 r  SH2_CU/SR[6]_i_1/O
                         net (fo=1, routed)           0.000     1.752    SH2_CU/SR[6]_i_1_n_0
    SLICE_X14Y14         FDRE                                         r  SH2_CU/SR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.827     1.889    SH2_CU/clock_IBUF_BUFG
    SLICE_X14Y14         FDRE                                         r  SH2_CU/SR_reg[6]/C
                         clock pessimism             -0.479     1.410    
    SLICE_X14Y14         FDRE (Hold_fdre_C_D)         0.121     1.531    SH2_CU/SR_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 SH2_CU/TempReg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SH2_CU/SR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.016%)  route 0.146ns (43.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.368ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.551     1.368    SH2_CU/clock_IBUF_BUFG
    SLICE_X11Y23         FDRE                                         r  SH2_CU/TempReg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.509 r  SH2_CU/TempReg2_reg[15]/Q
                         net (fo=2, routed)           0.146     1.655    SH2_CU/TempReg[15]
    SLICE_X11Y22         LUT5 (Prop_lut5_I1_O)        0.045     1.700 r  SH2_CU/SR[15]_i_1/O
                         net (fo=1, routed)           0.000     1.700    SH2_CU/SR[15]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  SH2_CU/SR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.819     1.881    SH2_CU/clock_IBUF_BUFG
    SLICE_X11Y22         FDRE                                         r  SH2_CU/SR_reg[15]/C
                         clock pessimism             -0.498     1.383    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.091     1.474    SH2_CU/SR_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X8Y12    SH2_CU/CurrentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X8Y14    SH2_CU/CurrentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X9Y11    SH2_CU/CurrentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X9Y11    SH2_CU/CurrentState_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X3Y14    SH2_CU/IR_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X4Y12    SH2_CU/IR_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X4Y13    SH2_CU/IR_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X2Y12    SH2_CU/IR_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X2Y14    SH2_CU/IR_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X8Y12    SH2_CU/CurrentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X8Y12    SH2_CU/CurrentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X8Y14    SH2_CU/CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X8Y14    SH2_CU/CurrentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X9Y11    SH2_CU/CurrentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X9Y11    SH2_CU/CurrentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X9Y11    SH2_CU/CurrentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X9Y11    SH2_CU/CurrentState_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X3Y14    SH2_CU/IR_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X3Y14    SH2_CU/IR_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X8Y12    SH2_CU/CurrentState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X8Y12    SH2_CU/CurrentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X8Y14    SH2_CU/CurrentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X8Y14    SH2_CU/CurrentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X9Y11    SH2_CU/CurrentState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X9Y11    SH2_CU/CurrentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X9Y11    SH2_CU/CurrentState_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X9Y11    SH2_CU/CurrentState_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X3Y14    SH2_CU/IR_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X3Y14    SH2_CU/IR_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.805ns  (logic 7.248ns (28.089%)  route 18.556ns (71.910%))
  Logic Levels:           32  (IBUF=1 LUT2=2 LUT3=5 LUT4=3 LUT5=9 LUT6=11 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    15.096    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    15.220 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    15.634    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    15.758 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    16.081    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    16.205 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.322    16.527    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    16.651 r  SH2_CU/Registers[15][31]_i_6/O
                         net (fo=3, routed)           0.492    17.143    SH2_CU/Registers[15][31]_i_6_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124    17.267 r  SH2_CU/Registers[15][31]_i_2/O
                         net (fo=24, routed)          1.313    18.580    SH2_CU/ALU_Result[31]
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    18.704 r  SH2_CU/DB_IOBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.812    19.516    SH2_CU/DB_IOBUF[31]_inst_i_13_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I4_O)        0.124    19.640 r  SH2_CU/DB_IOBUF[31]_inst_i_7/O
                         net (fo=1, routed)           0.819    20.459    SH2_CU/DB_IOBUF[31]_inst_i_7_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.124    20.583 r  SH2_CU/DB_IOBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.619    23.201    DB_IOBUF[31]_inst/I
    F17                  OBUFT (Prop_obuft_I_O)       2.603    25.805 r  DB_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    25.805    DB[31]
    F17                                                               r  DB[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.335ns  (logic 7.115ns (28.082%)  route 18.221ns (71.918%))
  Logic Levels:           31  (IBUF=1 LUT2=2 LUT3=5 LUT4=3 LUT5=8 LUT6=11 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    15.096    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    15.220 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    15.634    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    15.758 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    16.081    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    16.205 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.174    16.379    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.503 r  SH2_CU/Registers[15][29]_i_2/O
                         net (fo=20, routed)          1.544    18.046    SH2_CU/ALU_Result[29]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.170 r  SH2_CU/DB_IOBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.151    18.322    SH2_CU/DB_IOBUF[29]_inst_i_7_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    18.446 r  SH2_CU/DB_IOBUF[29]_inst_i_4/O
                         net (fo=1, routed)           1.582    20.028    SH2_CU/DB_IOBUF[29]_inst_i_4_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124    20.152 r  SH2_CU/DB_IOBUF[29]_inst_i_1/O
                         net (fo=1, routed)           2.590    22.742    DB_IOBUF[29]_inst/I
    G19                  OBUFT (Prop_obuft_I_O)       2.594    25.335 r  DB_IOBUF[29]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    25.335    DB[29]
    G19                                                               r  DB[29] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.308ns  (logic 7.510ns (29.674%)  route 17.798ns (70.325%))
  Logic Levels:           32  (IBUF=1 LUT2=2 LUT3=5 LUT4=3 LUT5=8 LUT6=11 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    15.096    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    15.220 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    15.634    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    15.758 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    16.081    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    16.205 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.487    16.691    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.124    16.815 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=1, routed)           0.000    16.815    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X5Y24          MUXF7 (Prop_muxf7_I0_O)      0.212    17.027 r  SH2_CU/Registers_reg[15][30]_i_5/O
                         net (fo=20, routed)          1.036    18.064    SH2_CU/ALU_Result[30]
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.299    18.363 r  SH2_CU/DB_IOBUF[30]_inst_i_7/O
                         net (fo=1, routed)           0.590    18.953    SH2_CU/DB_IOBUF[30]_inst_i_7_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I4_O)        0.124    19.077 r  SH2_CU/DB_IOBUF[30]_inst_i_4/O
                         net (fo=1, routed)           0.760    19.837    SH2_CU/DB_IOBUF[30]_inst_i_4_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.124    19.961 r  SH2_CU/DB_IOBUF[30]_inst_i_1/O
                         net (fo=1, routed)           2.745    22.706    DB_IOBUF[30]_inst/I
    G17                  OBUFT (Prop_obuft_I_O)       2.602    25.308 r  DB_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    25.308    DB[30]
    G17                                                               r  DB[30] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[2]
                            (input port)
  Destination:            AB[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.823ns  (logic 6.512ns (26.232%)  route 18.311ns (73.768%))
  Logic Levels:           21  (IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  DB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[2]_inst/IO
    W17                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  DB_IOBUF[2]_inst/IBUF/O
                         net (fo=9, routed)           3.734     4.669    SH2_CU/DB_IBUF[2]
    SLICE_X16Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.793 f  SH2_CU/AB_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.680     5.473    SH2_CU/AB_OBUF[3]_inst_i_8_n_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.597 f  SH2_CU/AB_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.583     6.180    SH2_CU/AB_OBUF[3]_inst_i_6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.304 r  SH2_CU/AB_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.584     6.888    SH2_CU/AB_OBUF[4]_inst_i_6_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  SH2_CU/AB_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.318     7.330    SH2_CU/AB_OBUF[5]_inst_i_6_n_0
    SLICE_X22Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.454 r  SH2_CU/AB_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.823     8.277    SH2_CU/AB_OBUF[6]_inst_i_6_n_0
    SLICE_X25Y13         LUT4 (Prop_lut4_I3_O)        0.124     8.401 r  SH2_CU/AB_OBUF[8]_inst_i_6/O
                         net (fo=3, routed)           0.554     8.955    SH2_CU/AB_OBUF[8]_inst_i_6_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.079 r  SH2_CU/AB_OBUF[13]_inst_i_12/O
                         net (fo=3, routed)           0.573     9.652    SH2_CU/AB_OBUF[13]_inst_i_12_n_0
    SLICE_X27Y16         LUT5 (Prop_lut5_I4_O)        0.118     9.770 r  SH2_CU/AB_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.637    10.406    SH2_CU/AB_OBUF[13]_inst_i_6_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I1_O)        0.326    10.732 f  SH2_CU/PC[14]_i_2/O
                         net (fo=5, routed)           0.781    11.514    SH2_CU/PC[14]_i_2_n_0
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.150    11.664 f  SH2_CU/AB_OBUF[21]_inst_i_16/O
                         net (fo=1, routed)           0.548    12.212    SH2_CU/AB_OBUF[21]_inst_i_16_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I0_O)        0.332    12.544 f  SH2_CU/AB_OBUF[21]_inst_i_15/O
                         net (fo=1, routed)           0.908    13.452    SH2_CU/AB_OBUF[21]_inst_i_15_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.576 r  SH2_CU/AB_OBUF[21]_inst_i_12/O
                         net (fo=2, routed)           0.302    13.878    SH2_CU/AB_OBUF[21]_inst_i_12_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.002 f  SH2_CU/PC[27]_i_13/O
                         net (fo=1, routed)           0.696    14.698    SH2_CU/PC[27]_i_13_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.822 r  SH2_CU/PC[27]_i_11/O
                         net (fo=2, routed)           1.001    15.823    SH2_CU/PC[27]_i_11_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.947 r  SH2_CU/PC[27]_i_8/O
                         net (fo=1, routed)           0.430    16.377    SH2_CU/PC[27]_i_8_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.501 r  SH2_CU/PC[27]_i_4/O
                         net (fo=2, routed)           0.743    17.244    SH2_CU/PC[27]_i_4_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.368 r  SH2_CU/AB_OBUF[28]_inst_i_2/O
                         net (fo=4, routed)           0.877    18.245    SH2_CU/AB_OBUF[28]_inst_i_2_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.116    18.361 r  SH2_CU/PC[29]_i_1/O
                         net (fo=2, routed)           0.864    19.226    SH2_CU/IR_reg[11]_0[29]
    SLICE_X14Y30         LUT3 (Prop_lut3_I1_O)        0.328    19.554 r  SH2_CU/AB_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           2.674    22.228    AB_OBUF[29]
    N3                   OBUF (Prop_obuf_I_O)         2.595    24.823 r  AB_OBUF[29]_inst/O
                         net (fo=0)                   0.000    24.823    AB[29]
    N3                                                                r  AB[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[2]
                            (input port)
  Destination:            AB[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.770ns  (logic 6.557ns (26.473%)  route 18.212ns (73.527%))
  Logic Levels:           21  (IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  DB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[2]_inst/IO
    W17                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  DB_IOBUF[2]_inst/IBUF/O
                         net (fo=9, routed)           3.734     4.669    SH2_CU/DB_IBUF[2]
    SLICE_X16Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.793 f  SH2_CU/AB_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.680     5.473    SH2_CU/AB_OBUF[3]_inst_i_8_n_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.597 f  SH2_CU/AB_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.583     6.180    SH2_CU/AB_OBUF[3]_inst_i_6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.304 r  SH2_CU/AB_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.584     6.888    SH2_CU/AB_OBUF[4]_inst_i_6_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  SH2_CU/AB_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.318     7.330    SH2_CU/AB_OBUF[5]_inst_i_6_n_0
    SLICE_X22Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.454 r  SH2_CU/AB_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.823     8.277    SH2_CU/AB_OBUF[6]_inst_i_6_n_0
    SLICE_X25Y13         LUT4 (Prop_lut4_I3_O)        0.124     8.401 r  SH2_CU/AB_OBUF[8]_inst_i_6/O
                         net (fo=3, routed)           0.554     8.955    SH2_CU/AB_OBUF[8]_inst_i_6_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.079 r  SH2_CU/AB_OBUF[13]_inst_i_12/O
                         net (fo=3, routed)           0.573     9.652    SH2_CU/AB_OBUF[13]_inst_i_12_n_0
    SLICE_X27Y16         LUT5 (Prop_lut5_I4_O)        0.118     9.770 r  SH2_CU/AB_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.637    10.406    SH2_CU/AB_OBUF[13]_inst_i_6_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I1_O)        0.326    10.732 f  SH2_CU/PC[14]_i_2/O
                         net (fo=5, routed)           0.781    11.514    SH2_CU/PC[14]_i_2_n_0
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.150    11.664 f  SH2_CU/AB_OBUF[21]_inst_i_16/O
                         net (fo=1, routed)           0.548    12.212    SH2_CU/AB_OBUF[21]_inst_i_16_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I0_O)        0.332    12.544 f  SH2_CU/AB_OBUF[21]_inst_i_15/O
                         net (fo=1, routed)           0.908    13.452    SH2_CU/AB_OBUF[21]_inst_i_15_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.576 r  SH2_CU/AB_OBUF[21]_inst_i_12/O
                         net (fo=2, routed)           0.302    13.878    SH2_CU/AB_OBUF[21]_inst_i_12_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.002 f  SH2_CU/PC[27]_i_13/O
                         net (fo=1, routed)           0.696    14.698    SH2_CU/PC[27]_i_13_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.822 r  SH2_CU/PC[27]_i_11/O
                         net (fo=2, routed)           1.001    15.823    SH2_CU/PC[27]_i_11_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.947 r  SH2_CU/PC[27]_i_8/O
                         net (fo=1, routed)           0.430    16.377    SH2_CU/PC[27]_i_8_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.501 r  SH2_CU/PC[27]_i_4/O
                         net (fo=2, routed)           0.743    17.244    SH2_CU/PC[27]_i_4_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.368 r  SH2_CU/AB_OBUF[28]_inst_i_2/O
                         net (fo=4, routed)           0.888    18.256    SH2_CU/AB_OBUF[28]_inst_i_2_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.380 r  SH2_CU/PC[30]_i_1/O
                         net (fo=2, routed)           0.602    18.983    SH2_CU/IR_reg[11]_0[30]
    SLICE_X14Y30         LUT3 (Prop_lut3_I1_O)        0.150    19.133 r  SH2_CU/AB_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           2.826    21.959    AB_OBUF[30]
    M3                   OBUF (Prop_obuf_I_O)         2.811    24.770 r  AB_OBUF[30]_inst/O
                         net (fo=0)                   0.000    24.770    AB[30]
    M3                                                                r  AB[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.698ns  (logic 7.005ns (28.363%)  route 17.693ns (71.637%))
  Logic Levels:           30  (IBUF=1 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=11 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 f  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 r  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 f  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 f  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 f  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 f  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 r  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 r  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 f  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 r  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 f  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 f  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 r  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 r  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 f  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 f  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 f  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 f  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    15.096    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    15.220 r  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    15.634    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    15.758 r  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.327    16.085    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    16.209 r  SH2_CU/Registers[15][27]_i_2/O
                         net (fo=20, routed)          1.849    18.057    SH2_CU/ALU_Result[27]
    SLICE_X14Y28         LUT6 (Prop_lut6_I4_O)        0.124    18.181 r  SH2_CU/DB_IOBUF[27]_inst_i_7/O
                         net (fo=1, routed)           0.452    18.633    SH2_CU/DB_IOBUF[27]_inst_i_7_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I4_O)        0.124    18.757 r  SH2_CU/DB_IOBUF[27]_inst_i_4/O
                         net (fo=1, routed)           0.646    19.403    SH2_CU/DB_IOBUF[27]_inst_i_4_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124    19.527 r  SH2_CU/DB_IOBUF[27]_inst_i_1/O
                         net (fo=1, routed)           2.562    22.090    DB_IOBUF[27]_inst/I
    H17                  OBUFT (Prop_obuft_I_O)       2.608    24.698 r  DB_IOBUF[27]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    24.698    DB[27]
    H17                                                               r  DB[27] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.458ns  (logic 7.376ns (30.160%)  route 17.081ns (69.840%))
  Logic Levels:           31  (IBUF=1 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=11 MUXF7=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 f  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 r  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 f  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 f  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 f  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 f  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 r  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 r  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 f  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 r  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 f  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 f  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 r  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 r  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 f  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 f  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 f  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 f  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    15.096    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    15.220 r  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    15.634    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    15.758 r  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.445    16.203    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    16.327 r  SH2_CU/Registers[15][28]_i_5/O
                         net (fo=1, routed)           0.000    16.327    SH2_CU/Registers[15][28]_i_5_n_0
    SLICE_X4Y26          MUXF7 (Prop_muxf7_I0_O)      0.212    16.539 r  SH2_CU/Registers_reg[15][28]_i_2/O
                         net (fo=20, routed)          1.634    18.173    SH2_CU/ALU_Result[28]
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.299    18.472 r  SH2_CU/DB_IOBUF[28]_inst_i_7/O
                         net (fo=1, routed)           0.162    18.634    SH2_CU/DB_IOBUF[28]_inst_i_7_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.758 r  SH2_CU/DB_IOBUF[28]_inst_i_4/O
                         net (fo=1, routed)           0.540    19.298    SH2_CU/DB_IOBUF[28]_inst_i_4_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.124    19.422 r  SH2_CU/DB_IOBUF[28]_inst_i_1/O
                         net (fo=1, routed)           2.444    21.865    DB_IOBUF[28]_inst/I
    H19                  OBUFT (Prop_obuft_I_O)       2.592    24.458 r  DB_IOBUF[28]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    24.458    DB[28]
    H19                                                               r  DB[28] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.342ns  (logic 6.879ns (28.259%)  route 17.464ns (71.741%))
  Logic Levels:           29  (IBUF=1 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=11 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 f  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 r  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 f  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 f  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 f  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 f  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 r  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 r  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 f  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 r  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 f  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 f  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 r  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 r  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 f  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 r  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 f  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 f  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 f  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    15.096    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    15.220 r  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.418    15.638    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.124    15.762 r  SH2_CU/Registers[15][26]_i_2/O
                         net (fo=20, routed)          1.643    17.405    SH2_CU/ALU_Result[26]
    SLICE_X14Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.529 r  SH2_CU/DB_IOBUF[26]_inst_i_7/O
                         net (fo=1, routed)           0.282    17.811    SH2_CU/DB_IOBUF[26]_inst_i_7_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.935 r  SH2_CU/DB_IOBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.105    19.040    SH2_CU/DB_IOBUF[26]_inst_i_4_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124    19.164 r  SH2_CU/DB_IOBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.572    21.737    DB_IOBUF[26]_inst/I
    J17                  OBUFT (Prop_obuft_I_O)       2.606    24.342 r  DB_IOBUF[26]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    24.342    DB[26]
    J17                                                               r  DB[26] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[2]
                            (input port)
  Destination:            AB[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.339ns  (logic 6.193ns (25.447%)  route 18.145ns (74.553%))
  Logic Levels:           20  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  DB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[2]_inst/IO
    W17                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  DB_IOBUF[2]_inst/IBUF/O
                         net (fo=9, routed)           3.734     4.669    SH2_CU/DB_IBUF[2]
    SLICE_X16Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.793 f  SH2_CU/AB_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.680     5.473    SH2_CU/AB_OBUF[3]_inst_i_8_n_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.597 f  SH2_CU/AB_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.583     6.180    SH2_CU/AB_OBUF[3]_inst_i_6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.304 r  SH2_CU/AB_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.584     6.888    SH2_CU/AB_OBUF[4]_inst_i_6_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  SH2_CU/AB_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.318     7.330    SH2_CU/AB_OBUF[5]_inst_i_6_n_0
    SLICE_X22Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.454 r  SH2_CU/AB_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.823     8.277    SH2_CU/AB_OBUF[6]_inst_i_6_n_0
    SLICE_X25Y13         LUT4 (Prop_lut4_I3_O)        0.124     8.401 r  SH2_CU/AB_OBUF[8]_inst_i_6/O
                         net (fo=3, routed)           0.554     8.955    SH2_CU/AB_OBUF[8]_inst_i_6_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.079 r  SH2_CU/AB_OBUF[13]_inst_i_12/O
                         net (fo=3, routed)           0.573     9.652    SH2_CU/AB_OBUF[13]_inst_i_12_n_0
    SLICE_X27Y16         LUT5 (Prop_lut5_I4_O)        0.118     9.770 r  SH2_CU/AB_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.637    10.406    SH2_CU/AB_OBUF[13]_inst_i_6_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I1_O)        0.326    10.732 f  SH2_CU/PC[14]_i_2/O
                         net (fo=5, routed)           0.781    11.514    SH2_CU/PC[14]_i_2_n_0
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.150    11.664 f  SH2_CU/AB_OBUF[21]_inst_i_16/O
                         net (fo=1, routed)           0.548    12.212    SH2_CU/AB_OBUF[21]_inst_i_16_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I0_O)        0.332    12.544 f  SH2_CU/AB_OBUF[21]_inst_i_15/O
                         net (fo=1, routed)           0.908    13.452    SH2_CU/AB_OBUF[21]_inst_i_15_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.576 r  SH2_CU/AB_OBUF[21]_inst_i_12/O
                         net (fo=2, routed)           0.302    13.878    SH2_CU/AB_OBUF[21]_inst_i_12_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.002 f  SH2_CU/PC[27]_i_13/O
                         net (fo=1, routed)           0.696    14.698    SH2_CU/PC[27]_i_13_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.822 r  SH2_CU/PC[27]_i_11/O
                         net (fo=2, routed)           1.001    15.823    SH2_CU/PC[27]_i_11_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.947 r  SH2_CU/PC[27]_i_8/O
                         net (fo=1, routed)           0.430    16.377    SH2_CU/PC[27]_i_8_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.501 r  SH2_CU/PC[27]_i_4/O
                         net (fo=2, routed)           0.743    17.244    SH2_CU/PC[27]_i_4_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.368 r  SH2_CU/AB_OBUF[28]_inst_i_2/O
                         net (fo=4, routed)           1.397    18.765    SH2_CU/AB_OBUF[28]_inst_i_2_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I0_O)        0.124    18.889 r  SH2_CU/AB_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           2.852    21.741    AB_OBUF[28]
    R1                   OBUF (Prop_obuf_I_O)         2.597    24.339 r  AB_OBUF[28]_inst/O
                         net (fo=0)                   0.000    24.339    AB[28]
    R1                                                                r  AB[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            DB[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.126ns  (logic 6.739ns (27.930%)  route 17.388ns (72.070%))
  Logic Levels:           28  (IBUF=1 LUT2=2 LUT3=3 LUT4=3 LUT5=7 LUT6=11 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.306    15.235    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.124    15.359 r  SH2_CU/Registers[15][25]_i_2/O
                         net (fo=20, routed)          1.750    17.109    SH2_CU/ALU_Result[25]
    SLICE_X16Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.233 r  SH2_CU/DB_IOBUF[25]_inst_i_7/O
                         net (fo=1, routed)           0.159    17.391    SH2_CU/DB_IOBUF[25]_inst_i_7_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.515 r  SH2_CU/DB_IOBUF[25]_inst_i_4/O
                         net (fo=1, routed)           1.320    18.835    SH2_CU/DB_IOBUF[25]_inst_i_4_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I4_O)        0.124    18.959 r  SH2_CU/DB_IOBUF[25]_inst_i_1/O
                         net (fo=1, routed)           2.578    21.537    DB_IOBUF[25]_inst/I
    J19                  OBUFT (Prop_obuft_I_O)       2.589    24.126 r  DB_IOBUF[25]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    24.126    DB[25]
    J19                                                               r  DB[25] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DB[31]
                            (input port)
  Destination:            AB[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.413ns  (logic 1.476ns (43.240%)  route 1.937ns (56.760%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F17                                               0.000     0.000 r  DB[31] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[31]_inst/IO
    F17                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  DB_IOBUF[31]_inst/IBUF/O
                         net (fo=12, routed)          0.724     0.894    SH2_CU/DB_IBUF[31]
    SLICE_X11Y28         LUT6 (Prop_lut6_I2_O)        0.045     0.939 r  SH2_CU/PC[31]_i_16/O
                         net (fo=1, routed)           0.243     1.182    SH2_CU/PC[31]_i_16_n_0
    SLICE_X12Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.227 r  SH2_CU/PC[31]_i_9/O
                         net (fo=1, routed)           0.135     1.362    SH2_CU/PC[31]_i_9_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.407 r  SH2_CU/PC[31]_i_2/O
                         net (fo=2, routed)           0.108     1.515    SH2_CU/IR_reg[11]_0[31]
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.560 r  SH2_CU/AB_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           0.727     2.287    AB_OBUF[31]
    P1                   OBUF (Prop_obuf_I_O)         1.126     3.413 r  AB_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.413    AB[31]
    P1                                                                r  AB[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[25]
                            (input port)
  Destination:            AB[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.635ns  (logic 1.395ns (38.367%)  route 2.240ns (61.633%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 f  DB[25] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[25]_inst/IO
    J19                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  DB_IOBUF[25]_inst/IBUF/O
                         net (fo=11, routed)          1.080     1.236    SH2_CU/DB_IBUF[25]
    SLICE_X17Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.281 r  SH2_CU/AB_OBUF[25]_inst_i_7/O
                         net (fo=4, routed)           0.129     1.411    SH2_CU/AB_OBUF[25]_inst_i_7_n_0
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.456 r  SH2_CU/AB_OBUF[25]_inst_i_3/O
                         net (fo=5, routed)           0.243     1.699    SH2_CU/AB_OBUF[25]_inst_i_3_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.744 r  SH2_CU/AB_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.531    AB_OBUF[25]
    R3                   OBUF (Prop_obuf_I_O)         1.104     3.635 r  AB_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.635    AB[25]
    R3                                                                r  AB[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[5]
                            (input port)
  Destination:            AB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.805ns  (logic 1.446ns (37.993%)  route 2.360ns (62.007%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  DB[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[5]_inst/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.154     0.154 f  DB_IOBUF[5]_inst/IBUF/O
                         net (fo=9, routed)           1.102     1.255    SH2_CU/DB_IBUF[5]
    SLICE_X23Y13         LUT3 (Prop_lut3_I2_O)        0.045     1.300 f  SH2_CU/AB_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.151     1.451    SH2_CU/AB_OBUF[6]_inst_i_16_n_0
    SLICE_X23Y12         LUT4 (Prop_lut4_I3_O)        0.045     1.496 r  SH2_CU/AB_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.082     1.578    SH2_CU/AB_OBUF[5]_inst_i_7_n_0
    SLICE_X23Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.623 r  SH2_CU/AB_OBUF[5]_inst_i_3/O
                         net (fo=4, routed)           0.181     1.804    SH2_CU/AB_OBUF[5]_inst_i_3_n_0
    SLICE_X23Y12         LUT5 (Prop_lut5_I1_O)        0.045     1.849 r  SH2_CU/AB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.844     2.693    AB_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.112     3.805 r  AB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.805    AB[5]
    U8                                                                r  AB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[25]
                            (input port)
  Destination:            AB[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.848ns  (logic 1.502ns (39.044%)  route 2.345ns (60.956%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 f  DB[25] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[25]_inst/IO
    J19                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  DB_IOBUF[25]_inst/IBUF/O
                         net (fo=11, routed)          1.080     1.236    SH2_CU/DB_IBUF[25]
    SLICE_X17Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.281 r  SH2_CU/AB_OBUF[25]_inst_i_7/O
                         net (fo=4, routed)           0.129     1.411    SH2_CU/AB_OBUF[25]_inst_i_7_n_0
    SLICE_X20Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.456 r  SH2_CU/AB_OBUF[25]_inst_i_3/O
                         net (fo=5, routed)           0.234     1.689    SH2_CU/AB_OBUF[25]_inst_i_3_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.046     1.735 r  SH2_CU/PC[26]_i_1/O
                         net (fo=2, routed)           0.172     1.907    SH2_CU/IR_reg[11]_0[26]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.107     2.014 r  SH2_CU/AB_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           0.730     2.744    AB_OBUF[26]
    P3                   OBUF (Prop_obuf_I_O)         1.103     3.848 r  AB_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.848    AB[26]
    P3                                                                r  AB[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[15]
                            (input port)
  Destination:            AB[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.872ns  (logic 1.405ns (36.296%)  route 2.466ns (63.704%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  DB[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[15]_inst/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.152     0.152 f  DB_IOBUF[15]_inst/IBUF/O
                         net (fo=12, routed)          1.322     1.474    SH2_CU/DB_IBUF[15]
    SLICE_X23Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.519 r  SH2_CU/AB_OBUF[15]_inst_i_7/O
                         net (fo=2, routed)           0.203     1.722    SH2_CU/AB_OBUF[15]_inst_i_7_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.767 r  SH2_CU/AB_OBUF[15]_inst_i_3/O
                         net (fo=4, routed)           0.299     2.066    SH2_CU/AB_OBUF[15]_inst_i_3_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I1_O)        0.045     2.111 r  SH2_CU/AB_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.642     2.753    AB_OBUF[15]
    W4                   OBUF (Prop_obuf_I_O)         1.119     3.872 r  AB_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.872    AB[15]
    W4                                                                r  AB[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[13]
                            (input port)
  Destination:            AB[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.972ns  (logic 1.409ns (35.479%)  route 2.562ns (64.521%))
  Logic Levels:           5  (IBUF=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  DB[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[13]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         0.157     0.157 f  DB_IOBUF[13]_inst/IBUF/O
                         net (fo=10, routed)          1.281     1.438    SH2_CU/DB_IBUF[13]
    SLICE_X22Y20         LUT5 (Prop_lut5_I2_O)        0.045     1.483 r  SH2_CU/AB_OBUF[13]_inst_i_8/O
                         net (fo=3, routed)           0.380     1.863    SH2_CU/AB_OBUF[13]_inst_i_8_n_0
    SLICE_X24Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.908 r  SH2_CU/AB_OBUF[13]_inst_i_3/O
                         net (fo=6, routed)           0.259     2.167    SH2_CU/AB_OBUF[13]_inst_i_3_n_0
    SLICE_X24Y18         LUT5 (Prop_lut5_I1_O)        0.045     2.212 r  SH2_CU/AB_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.642     2.854    AB_OBUF[13]
    W2                   OBUF (Prop_obuf_I_O)         1.117     3.972 r  AB_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.972    AB[13]
    W2                                                                r  AB[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[17]
                            (input port)
  Destination:            AB[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.058ns  (logic 1.454ns (35.825%)  route 2.604ns (64.175%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  DB[17] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[17]_inst/IO
    L17                  IBUF (Prop_ibuf_I_O)         0.195     0.195 f  DB_IOBUF[17]_inst/IBUF/O
                         net (fo=10, routed)          1.440     1.636    SH2_CU/DB_IBUF[17]
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.045     1.681 r  SH2_CU/AB_OBUF[18]_inst_i_8/O
                         net (fo=3, routed)           0.295     1.976    SH2_CU/AB_OBUF[18]_inst_i_8_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I3_O)        0.045     2.021 r  SH2_CU/AB_OBUF[18]_inst_i_3/O
                         net (fo=6, routed)           0.219     2.240    SH2_CU/AB_OBUF[18]_inst_i_3_n_0
    SLICE_X24Y23         LUT5 (Prop_lut5_I1_O)        0.045     2.285 r  SH2_CU/AB_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.649     2.934    AB_OBUF[18]
    U4                   OBUF (Prop_obuf_I_O)         1.123     4.058 r  AB_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.058    AB[18]
    U4                                                                r  AB[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[10]
                            (input port)
  Destination:            AB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.105ns  (logic 1.497ns (36.470%)  route 2.608ns (63.530%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 f  DB[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[10]_inst/IO
    U19                  IBUF (Prop_ibuf_I_O)         0.172     0.172 f  DB_IOBUF[10]_inst/IBUF/O
                         net (fo=10, routed)          1.577     1.749    SH2_CU/DB_IBUF[10]
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.794 r  SH2_CU/AB_OBUF[10]_inst_i_7/O
                         net (fo=3, routed)           0.152     1.946    SH2_CU/AB_OBUF[10]_inst_i_7_n_0
    SLICE_X27Y16         LUT6 (Prop_lut6_I5_O)        0.045     1.991 r  SH2_CU/AB_OBUF[10]_inst_i_3/O
                         net (fo=4, routed)           0.216     2.207    SH2_CU/AB_OBUF[10]_inst_i_3_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I1_O)        0.046     2.253 r  SH2_CU/AB_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.663     2.916    AB_OBUF[10]
    W6                   OBUF (Prop_obuf_I_O)         1.189     4.105 r  AB_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.105    AB[10]
    W6                                                                r  AB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[4]
                            (input port)
  Destination:            AB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.111ns  (logic 1.461ns (35.540%)  route 2.650ns (64.460%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  DB[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[4]_inst/IO
    U17                  IBUF (Prop_ibuf_I_O)         0.158     0.158 f  DB_IOBUF[4]_inst/IBUF/O
                         net (fo=9, routed)           1.155     1.313    SH2_CU/DB_IBUF[4]
    SLICE_X22Y13         LUT3 (Prop_lut3_I2_O)        0.045     1.358 f  SH2_CU/AB_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.171     1.529    SH2_CU/AB_OBUF[5]_inst_i_8_n_0
    SLICE_X22Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.574 r  SH2_CU/AB_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.219     1.793    SH2_CU/AB_OBUF[4]_inst_i_7_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  SH2_CU/AB_OBUF[4]_inst_i_3/O
                         net (fo=6, routed)           0.323     2.162    SH2_CU/AB_OBUF[4]_inst_i_3_n_0
    SLICE_X23Y11         LUT5 (Prop_lut5_I1_O)        0.045     2.207 r  SH2_CU/AB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.781     2.988    AB_OBUF[4]
    W9                   OBUF (Prop_obuf_I_O)         1.123     4.111 r  AB_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.111    AB[4]
    W9                                                                r  AB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DB[5]
                            (input port)
  Destination:            AB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.134ns  (logic 1.452ns (35.136%)  route 2.681ns (64.864%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  DB[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[5]_inst/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.154     0.154 f  DB_IOBUF[5]_inst/IBUF/O
                         net (fo=9, routed)           1.102     1.255    SH2_CU/DB_IBUF[5]
    SLICE_X23Y13         LUT3 (Prop_lut3_I2_O)        0.045     1.300 f  SH2_CU/AB_OBUF[6]_inst_i_16/O
                         net (fo=2, routed)           0.213     1.514    SH2_CU/AB_OBUF[6]_inst_i_16_n_0
    SLICE_X22Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.559 r  SH2_CU/AB_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.338     1.897    SH2_CU/AB_OBUF[6]_inst_i_6_n_0
    SLICE_X25Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.942 r  SH2_CU/AB_OBUF[6]_inst_i_3/O
                         net (fo=5, routed)           0.246     2.188    SH2_CU/AB_OBUF[6]_inst_i_3_n_0
    SLICE_X23Y13         LUT5 (Prop_lut5_I1_O)        0.045     2.233 r  SH2_CU/AB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.781     3.015    AB_OBUF[6]
    U9                   OBUF (Prop_obuf_I_O)         1.119     4.134 r  AB_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.134    AB[6]
    U9                                                                r  AB[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.513ns  (logic 8.153ns (27.627%)  route 21.359ns (72.373%))
  Logic Levels:           40  (LUT2=2 LUT3=6 LUT4=5 LUT5=10 LUT6=15 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400    14.401    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.525 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377    14.902    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124    15.026 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289    15.315    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124    15.439 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352    15.791    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.915 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648    16.563    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.687 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291    16.978    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124    17.102 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390    17.493    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124    17.617 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607    18.223    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    18.347 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    18.752    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    18.876 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    19.171    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    19.295 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    19.701    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    19.825 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    20.125    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.249 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    20.556    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    20.680 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    20.983    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    21.107 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    21.669    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    21.793 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    21.965    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    22.090 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    22.390    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    22.514 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    22.845    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    22.969 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    23.130    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.254 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    23.421    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.545 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    23.958    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    24.082 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    24.405    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    24.529 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.322    24.852    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    24.976 r  SH2_CU/Registers[15][31]_i_6/O
                         net (fo=3, routed)           0.492    25.468    SH2_CU/Registers[15][31]_i_6_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124    25.592 r  SH2_CU/Registers[15][31]_i_2/O
                         net (fo=24, routed)          1.313    26.904    SH2_CU/ALU_Result[31]
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    27.028 r  SH2_CU/DB_IOBUF[31]_inst_i_13/O
                         net (fo=1, routed)           0.812    27.841    SH2_CU/DB_IOBUF[31]_inst_i_13_n_0
    SLICE_X11Y28         LUT6 (Prop_lut6_I4_O)        0.124    27.965 r  SH2_CU/DB_IOBUF[31]_inst_i_7/O
                         net (fo=1, routed)           0.819    28.783    SH2_CU/DB_IOBUF[31]_inst_i_7_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.124    28.907 r  SH2_CU/DB_IOBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.619    31.526    DB_IOBUF[31]_inst/I
    F17                  OBUFT (Prop_obuft_I_O)       2.603    34.129 r  DB_IOBUF[31]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    34.129    DB[31]
    F17                                                               r  DB[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.043ns  (logic 8.020ns (27.613%)  route 21.023ns (72.387%))
  Logic Levels:           39  (LUT2=2 LUT3=6 LUT4=5 LUT5=9 LUT6=15 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400    14.401    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.525 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377    14.902    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124    15.026 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289    15.315    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124    15.439 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352    15.791    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.915 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648    16.563    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.687 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291    16.978    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124    17.102 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390    17.493    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124    17.617 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607    18.223    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    18.347 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    18.752    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    18.876 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    19.171    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    19.295 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    19.701    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    19.825 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    20.125    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.249 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    20.556    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    20.680 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    20.983    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    21.107 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    21.669    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    21.793 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    21.965    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    22.090 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    22.390    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    22.514 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    22.845    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    22.969 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    23.130    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.254 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    23.421    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.545 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    23.958    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    24.082 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    24.405    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    24.529 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.174    24.703    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    24.827 r  SH2_CU/Registers[15][29]_i_2/O
                         net (fo=20, routed)          1.544    26.371    SH2_CU/ALU_Result[29]
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    26.495 r  SH2_CU/DB_IOBUF[29]_inst_i_7/O
                         net (fo=1, routed)           0.151    26.646    SH2_CU/DB_IOBUF[29]_inst_i_7_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    26.770 r  SH2_CU/DB_IOBUF[29]_inst_i_4/O
                         net (fo=1, routed)           1.582    28.352    SH2_CU/DB_IOBUF[29]_inst_i_4_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124    28.476 r  SH2_CU/DB_IOBUF[29]_inst_i_1/O
                         net (fo=1, routed)           2.590    31.066    DB_IOBUF[29]_inst/I
    G19                  OBUFT (Prop_obuft_I_O)       2.594    33.660 r  DB_IOBUF[29]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    33.660    DB[29]
    G19                                                               r  DB[29] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.015ns  (logic 8.415ns (29.001%)  route 20.601ns (70.999%))
  Logic Levels:           40  (LUT2=2 LUT3=6 LUT4=5 LUT5=9 LUT6=15 MUXF7=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400    14.401    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.525 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377    14.902    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124    15.026 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289    15.315    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124    15.439 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352    15.791    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.915 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648    16.563    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.687 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291    16.978    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124    17.102 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390    17.493    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124    17.617 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607    18.223    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    18.347 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    18.752    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    18.876 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    19.171    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    19.295 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    19.701    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    19.825 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    20.125    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.249 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    20.556    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    20.680 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    20.983    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    21.107 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    21.669    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    21.793 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    21.965    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    22.090 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    22.390    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    22.514 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    22.845    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    22.969 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    23.130    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.254 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    23.421    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.545 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    23.958    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    24.082 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    24.405    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    24.529 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.487    25.016    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.124    25.140 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=1, routed)           0.000    25.140    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X5Y24          MUXF7 (Prop_muxf7_I0_O)      0.212    25.352 r  SH2_CU/Registers_reg[15][30]_i_5/O
                         net (fo=20, routed)          1.036    26.388    SH2_CU/ALU_Result[30]
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.299    26.687 r  SH2_CU/DB_IOBUF[30]_inst_i_7/O
                         net (fo=1, routed)           0.590    27.277    SH2_CU/DB_IOBUF[30]_inst_i_7_n_0
    SLICE_X11Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.401 r  SH2_CU/DB_IOBUF[30]_inst_i_4/O
                         net (fo=1, routed)           0.760    28.162    SH2_CU/DB_IOBUF[30]_inst_i_4_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I4_O)        0.124    28.286 r  SH2_CU/DB_IOBUF[30]_inst_i_1/O
                         net (fo=1, routed)           2.745    31.030    DB_IOBUF[30]_inst/I
    G17                  OBUFT (Prop_obuft_I_O)       2.602    33.632 r  DB_IOBUF[30]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    33.632    DB[30]
    G17                                                               r  DB[30] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.406ns  (logic 7.910ns (27.846%)  route 20.496ns (72.154%))
  Logic Levels:           38  (LUT2=2 LUT3=6 LUT4=5 LUT5=8 LUT6=15 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 f  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 f  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400    14.401    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.525 r  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377    14.902    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124    15.026 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289    15.315    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124    15.439 f  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352    15.791    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.915 f  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648    16.563    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.687 f  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291    16.978    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124    17.102 f  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390    17.493    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124    17.617 r  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607    18.223    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    18.347 r  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    18.752    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    18.876 f  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    19.171    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    19.295 r  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    19.701    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    19.825 f  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    20.125    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.249 f  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    20.556    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    20.680 r  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    20.983    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    21.107 r  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    21.669    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    21.793 f  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    21.965    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    22.090 r  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    22.390    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    22.514 f  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    22.845    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    22.969 f  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    23.130    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.254 f  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    23.421    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.545 r  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    23.958    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    24.082 r  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.327    24.409    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.124    24.533 r  SH2_CU/Registers[15][27]_i_2/O
                         net (fo=20, routed)          1.849    26.382    SH2_CU/ALU_Result[27]
    SLICE_X14Y28         LUT6 (Prop_lut6_I4_O)        0.124    26.506 r  SH2_CU/DB_IOBUF[27]_inst_i_7/O
                         net (fo=1, routed)           0.452    26.958    SH2_CU/DB_IOBUF[27]_inst_i_7_n_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I4_O)        0.124    27.082 r  SH2_CU/DB_IOBUF[27]_inst_i_4/O
                         net (fo=1, routed)           0.646    27.728    SH2_CU/DB_IOBUF[27]_inst_i_4_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.852 r  SH2_CU/DB_IOBUF[27]_inst_i_1/O
                         net (fo=1, routed)           2.562    30.414    DB_IOBUF[27]_inst/I
    H17                  OBUFT (Prop_obuft_I_O)       2.608    33.022 r  DB_IOBUF[27]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    33.022    DB[27]
    H17                                                               r  DB[27] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            AB[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.365ns  (logic 7.839ns (27.636%)  route 20.526ns (72.364%))
  Logic Levels:           25  (LUT3=2 LUT4=7 LUT5=6 LUT6=8 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          1.264    11.713    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  SH2_RegArray/Generic_RegArray/PR[2]_i_2/O
                         net (fo=5, routed)           0.681    12.518    SH2_CU/RegA1[2]
    SLICE_X14Y9          LUT5 (Prop_lut5_I2_O)        0.124    12.642 r  SH2_CU/AB_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    12.642    SH2_CU/AB_OBUF[2]_inst_i_34_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    12.851 r  SH2_CU/AB_OBUF[2]_inst_i_22/O
                         net (fo=3, routed)           0.631    13.482    SH2_CU/AB_OBUF[2]_inst_i_22_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.297    13.779 r  SH2_CU/AB_OBUF[6]_inst_i_22/O
                         net (fo=8, routed)           1.461    15.240    SH2_CU/AB_OBUF[6]_inst_i_22_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.364 r  SH2_CU/AB_OBUF[10]_inst_i_16/O
                         net (fo=8, routed)           0.951    16.315    SH2_CU/AB_OBUF[10]_inst_i_16_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I0_O)        0.117    16.432 r  SH2_CU/AB_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.441    16.873    SH2_CU/AB_OBUF[10]_inst_i_21_n_0
    SLICE_X24Y17         LUT4 (Prop_lut4_I0_O)        0.332    17.205 r  SH2_CU/AB_OBUF[13]_inst_i_13/O
                         net (fo=9, routed)           0.476    17.682    SH2_CU/AB_OBUF[13]_inst_i_13_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  SH2_CU/AB_OBUF[17]_inst_i_13/O
                         net (fo=6, routed)           0.710    18.515    SH2_CU/AB_OBUF[17]_inst_i_13_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.118    18.633 r  SH2_CU/AB_OBUF[19]_inst_i_6/O
                         net (fo=3, routed)           0.473    19.107    SH2_CU/AB_OBUF[19]_inst_i_6_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.321    19.428 r  SH2_CU/AB_OBUF[22]_inst_i_14/O
                         net (fo=7, routed)           0.613    20.040    SH2_CU/AB_OBUF[22]_inst_i_14_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I0_O)        0.332    20.372 r  SH2_CU/AB_OBUF[22]_inst_i_19/O
                         net (fo=4, routed)           0.289    20.661    SH2_CU/AB_OBUF[22]_inst_i_19_n_0
    SLICE_X21Y26         LUT4 (Prop_lut4_I1_O)        0.124    20.785 r  SH2_CU/AB_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           0.605    21.390    SH2_CU/CurrentState_reg[2]_10
    SLICE_X19Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.540 r  SH2_CU/AB_OBUF[29]_inst_i_16/O
                         net (fo=1, routed)           0.984    22.525    SH2_CU/AB_OBUF[29]_inst_i_16_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I0_O)        0.326    22.851 r  SH2_CU/AB_OBUF[29]_inst_i_11/O
                         net (fo=2, routed)           0.620    23.470    SH2_CU/AB_OBUF[29]_inst_i_11_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.594 r  SH2_CU/AB_OBUF[29]_inst_i_7/O
                         net (fo=2, routed)           1.116    24.710    SH2_CU/AB_OBUF[29]_inst_i_7_n_0
    SLICE_X14Y29         LUT5 (Prop_lut5_I0_O)        0.152    24.862 r  SH2_CU/AB_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.962    25.824    SH2_CU/AB_OBUF[29]_inst_i_3_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I2_O)        0.376    26.200 r  SH2_CU/AB_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.791    26.991    SH2_CU/DAU_DataAddr[30]
    SLICE_X14Y30         LUT3 (Prop_lut3_I0_O)        0.354    27.345 r  SH2_CU/AB_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           2.826    30.171    AB_OBUF[30]
    M3                   OBUF (Prop_obuf_I_O)         2.811    32.982 r  AB_OBUF[30]_inst/O
                         net (fo=0)                   0.000    32.982    AB[30]
    M3                                                                r  AB[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.166ns  (logic 8.281ns (29.402%)  route 19.884ns (70.598%))
  Logic Levels:           39  (LUT2=2 LUT3=6 LUT4=5 LUT5=8 LUT6=15 MUXF7=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 f  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 f  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400    14.401    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.525 r  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377    14.902    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124    15.026 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289    15.315    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124    15.439 f  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352    15.791    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.915 f  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648    16.563    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.687 f  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291    16.978    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124    17.102 f  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390    17.493    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124    17.617 r  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607    18.223    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    18.347 r  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    18.752    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    18.876 f  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    19.171    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    19.295 r  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    19.701    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    19.825 f  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    20.125    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.249 f  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    20.556    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    20.680 r  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    20.983    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    21.107 r  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    21.669    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    21.793 f  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    21.965    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    22.090 r  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    22.390    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    22.514 f  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    22.845    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    22.969 f  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    23.130    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.254 f  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    23.421    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.545 r  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    23.958    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    24.082 r  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.445    24.528    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    24.652 r  SH2_CU/Registers[15][28]_i_5/O
                         net (fo=1, routed)           0.000    24.652    SH2_CU/Registers[15][28]_i_5_n_0
    SLICE_X4Y26          MUXF7 (Prop_muxf7_I0_O)      0.212    24.864 r  SH2_CU/Registers_reg[15][28]_i_2/O
                         net (fo=20, routed)          1.634    26.498    SH2_CU/ALU_Result[28]
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.299    26.797 r  SH2_CU/DB_IOBUF[28]_inst_i_7/O
                         net (fo=1, routed)           0.162    26.959    SH2_CU/DB_IOBUF[28]_inst_i_7_n_0
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.124    27.083 r  SH2_CU/DB_IOBUF[28]_inst_i_4/O
                         net (fo=1, routed)           0.540    27.622    SH2_CU/DB_IOBUF[28]_inst_i_4_n_0
    SLICE_X12Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.746 r  SH2_CU/DB_IOBUF[28]_inst_i_1/O
                         net (fo=1, routed)           2.444    30.190    DB_IOBUF[28]_inst/I
    H19                  OBUFT (Prop_obuft_I_O)       2.592    32.782 r  DB_IOBUF[28]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    32.782    DB[28]
    H19                                                               r  DB[28] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.050ns  (logic 7.784ns (27.750%)  route 20.266ns (72.250%))
  Logic Levels:           37  (LUT2=2 LUT3=5 LUT4=5 LUT5=8 LUT6=15 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 f  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 f  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400    14.401    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.525 r  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377    14.902    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124    15.026 f  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289    15.315    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124    15.439 f  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352    15.791    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.915 f  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648    16.563    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.687 f  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291    16.978    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124    17.102 f  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390    17.493    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124    17.617 r  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607    18.223    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    18.347 r  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    18.752    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    18.876 f  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    19.171    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    19.295 r  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    19.701    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    19.825 f  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    20.125    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.249 f  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    20.556    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    20.680 r  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    20.983    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    21.107 r  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    21.669    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    21.793 f  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    21.965    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    22.090 r  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    22.390    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    22.514 f  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    22.845    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    22.969 f  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    23.130    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.254 f  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    23.421    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.545 r  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.418    23.962    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.124    24.086 r  SH2_CU/Registers[15][26]_i_2/O
                         net (fo=20, routed)          1.643    25.730    SH2_CU/ALU_Result[26]
    SLICE_X14Y29         LUT6 (Prop_lut6_I4_O)        0.124    25.854 r  SH2_CU/DB_IOBUF[26]_inst_i_7/O
                         net (fo=1, routed)           0.282    26.136    SH2_CU/DB_IOBUF[26]_inst_i_7_n_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I4_O)        0.124    26.260 r  SH2_CU/DB_IOBUF[26]_inst_i_4/O
                         net (fo=1, routed)           1.105    27.365    SH2_CU/DB_IOBUF[26]_inst_i_4_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.489 r  SH2_CU/DB_IOBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.572    30.061    DB_IOBUF[26]_inst/I
    J17                  OBUFT (Prop_obuft_I_O)       2.606    32.667 r  DB_IOBUF[26]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    32.667    DB[26]
    J17                                                               r  DB[26] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.834ns  (logic 7.643ns (27.461%)  route 20.191ns (72.539%))
  Logic Levels:           36  (LUT2=2 LUT3=4 LUT4=5 LUT5=8 LUT6=15 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400    14.401    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.525 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377    14.902    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124    15.026 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289    15.315    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124    15.439 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352    15.791    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.915 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648    16.563    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.687 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291    16.978    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124    17.102 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390    17.493    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124    17.617 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607    18.223    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    18.347 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    18.752    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    18.876 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    19.171    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    19.295 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    19.701    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    19.825 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    20.125    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.249 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    20.556    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    20.680 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    20.983    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    21.107 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    21.669    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    21.793 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    21.965    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    22.090 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    22.390    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    22.514 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    22.845    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    22.969 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    23.130    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    23.254 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.306    23.560    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y26          LUT6 (Prop_lut6_I2_O)        0.124    23.684 r  SH2_CU/Registers[15][25]_i_2/O
                         net (fo=20, routed)          1.750    25.433    SH2_CU/ALU_Result[25]
    SLICE_X16Y29         LUT6 (Prop_lut6_I4_O)        0.124    25.557 r  SH2_CU/DB_IOBUF[25]_inst_i_7/O
                         net (fo=1, routed)           0.159    25.716    SH2_CU/DB_IOBUF[25]_inst_i_7_n_0
    SLICE_X16Y29         LUT6 (Prop_lut6_I4_O)        0.124    25.840 r  SH2_CU/DB_IOBUF[25]_inst_i_4/O
                         net (fo=1, routed)           1.320    27.160    SH2_CU/DB_IOBUF[25]_inst_i_4_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I4_O)        0.124    27.284 r  SH2_CU/DB_IOBUF[25]_inst_i_1/O
                         net (fo=1, routed)           2.578    29.861    DB_IOBUF[25]_inst/I
    J19                  OBUFT (Prop_obuft_I_O)       2.589    32.451 r  DB_IOBUF[25]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    32.451    DB[25]
    J19                                                               r  DB[25] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.304ns  (logic 7.518ns (27.536%)  route 19.786ns (72.464%))
  Logic Levels:           35  (LUT2=2 LUT3=3 LUT4=5 LUT5=8 LUT6=15 MUXF7=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          0.780    11.229    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X8Y10          LUT6 (Prop_lut6_I2_O)        0.124    11.353 r  SH2_RegArray/Generic_RegArray/PR[0]_i_2/O
                         net (fo=5, routed)           0.459    11.812    SH2_CU/RegA1[0]
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124    11.936 r  SH2_CU/AB_OBUF[0]_inst_i_10/O
                         net (fo=1, routed)           0.000    11.936    SH2_CU/AB_OBUF[0]_inst_i_10_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.145 r  SH2_CU/AB_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.533    12.678    SH2_CU/AB_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y12         LUT6 (Prop_lut6_I1_O)        0.297    12.975 r  SH2_CU/AB_OBUF[2]_inst_i_10/O
                         net (fo=3, routed)           0.458    13.433    SH2_CU/AB_OBUF[2]_inst_i_10_n_0
    SLICE_X9Y13          LUT3 (Prop_lut3_I1_O)        0.124    13.557 r  SH2_CU/AB_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.321    13.877    SH2_CU/AB_OBUF[29]_inst_i_8[1]
    SLICE_X10Y13         LUT5 (Prop_lut5_I4_O)        0.124    14.001 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400    14.401    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124    14.525 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377    14.902    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124    15.026 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289    15.315    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124    15.439 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352    15.791    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124    15.915 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648    16.563    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124    16.687 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291    16.978    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124    17.102 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390    17.493    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124    17.617 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607    18.223    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    18.347 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    18.752    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    18.876 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    19.171    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    19.295 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    19.701    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    19.825 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    20.125    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    20.249 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    20.556    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    20.680 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    20.983    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    21.107 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    21.669    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    21.793 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    21.965    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    22.090 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    22.390    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    22.514 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    22.845    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    22.969 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.324    23.293    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.124    23.417 r  SH2_CU/Registers[15][24]_i_2/O
                         net (fo=20, routed)          1.611    25.028    SH2_CU/ALU_Result[24]
    SLICE_X16Y28         LUT6 (Prop_lut6_I4_O)        0.124    25.152 r  SH2_CU/DB_IOBUF[24]_inst_i_7/O
                         net (fo=1, routed)           0.280    25.432    SH2_CU/DB_IOBUF[24]_inst_i_7_n_0
    SLICE_X16Y28         LUT6 (Prop_lut6_I4_O)        0.124    25.556 r  SH2_CU/DB_IOBUF[24]_inst_i_4/O
                         net (fo=1, routed)           1.084    26.640    SH2_CU/DB_IOBUF[24]_inst_i_4_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I4_O)        0.124    26.764 r  SH2_CU/DB_IOBUF[24]_inst_i_1/O
                         net (fo=1, routed)           2.569    29.333    DB_IOBUF[24]_inst/I
    K19                  OBUFT (Prop_obuft_I_O)       2.588    31.921 r  DB_IOBUF[24]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    31.921    DB[24]
    K19                                                               r  DB[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/IR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            AB[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.167ns  (logic 7.379ns (27.162%)  route 19.788ns (72.838%))
  Logic Levels:           25  (LUT3=2 LUT4=7 LUT5=5 LUT6=9 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.896    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.624     4.617    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  SH2_CU/IR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.073 r  SH2_CU/IR_reg[15]/Q
                         net (fo=57, routed)          0.839     5.911    SH2_CU/IR_reg_n_0_[15]
    SLICE_X3Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.035 f  SH2_CU/PC[31]_i_10/O
                         net (fo=17, routed)          0.892     6.927    SH2_CU/PC[31]_i_10_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I1_O)        0.124     7.051 f  SH2_CU/PR[31]_i_34/O
                         net (fo=1, routed)           0.799     7.850    SH2_CU/PR[31]_i_34_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I0_O)        0.124     7.974 f  SH2_CU/PR[31]_i_27/O
                         net (fo=1, routed)           0.804     8.778    SH2_CU/PR[31]_i_27_n_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.124     8.902 f  SH2_CU/PR[31]_i_24/O
                         net (fo=3, routed)           0.635     9.537    SH2_CU/PR[31]_i_24_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I1_O)        0.124     9.661 r  SH2_CU/PR[31]_i_16/O
                         net (fo=2, routed)           0.664    10.325    SH2_CU/PR[31]_i_16_n_0
    SLICE_X8Y12          LUT4 (Prop_lut4_I3_O)        0.124    10.449 r  SH2_CU/PR[31]_i_11/O
                         net (fo=33, routed)          1.264    11.713    SH2_RegArray/Generic_RegArray/RegA1Sel[3]
    SLICE_X12Y10         LUT6 (Prop_lut6_I2_O)        0.124    11.837 r  SH2_RegArray/Generic_RegArray/PR[2]_i_2/O
                         net (fo=5, routed)           0.681    12.518    SH2_CU/RegA1[2]
    SLICE_X14Y9          LUT5 (Prop_lut5_I2_O)        0.124    12.642 r  SH2_CU/AB_OBUF[2]_inst_i_34/O
                         net (fo=1, routed)           0.000    12.642    SH2_CU/AB_OBUF[2]_inst_i_34_n_0
    SLICE_X14Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    12.851 r  SH2_CU/AB_OBUF[2]_inst_i_22/O
                         net (fo=3, routed)           0.631    13.482    SH2_CU/AB_OBUF[2]_inst_i_22_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.297    13.779 r  SH2_CU/AB_OBUF[6]_inst_i_22/O
                         net (fo=8, routed)           1.461    15.240    SH2_CU/AB_OBUF[6]_inst_i_22_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I0_O)        0.124    15.364 r  SH2_CU/AB_OBUF[10]_inst_i_16/O
                         net (fo=8, routed)           0.951    16.315    SH2_CU/AB_OBUF[10]_inst_i_16_n_0
    SLICE_X24Y16         LUT4 (Prop_lut4_I0_O)        0.117    16.432 r  SH2_CU/AB_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.441    16.873    SH2_CU/AB_OBUF[10]_inst_i_21_n_0
    SLICE_X24Y17         LUT4 (Prop_lut4_I0_O)        0.332    17.205 r  SH2_CU/AB_OBUF[13]_inst_i_13/O
                         net (fo=9, routed)           0.476    17.682    SH2_CU/AB_OBUF[13]_inst_i_13_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    17.806 r  SH2_CU/AB_OBUF[17]_inst_i_13/O
                         net (fo=6, routed)           0.710    18.515    SH2_CU/AB_OBUF[17]_inst_i_13_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.118    18.633 r  SH2_CU/AB_OBUF[19]_inst_i_6/O
                         net (fo=3, routed)           0.473    19.107    SH2_CU/AB_OBUF[19]_inst_i_6_n_0
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.321    19.428 r  SH2_CU/AB_OBUF[22]_inst_i_14/O
                         net (fo=7, routed)           0.613    20.040    SH2_CU/AB_OBUF[22]_inst_i_14_n_0
    SLICE_X21Y26         LUT5 (Prop_lut5_I0_O)        0.332    20.372 r  SH2_CU/AB_OBUF[22]_inst_i_19/O
                         net (fo=4, routed)           0.289    20.661    SH2_CU/AB_OBUF[22]_inst_i_19_n_0
    SLICE_X21Y26         LUT4 (Prop_lut4_I1_O)        0.124    20.785 r  SH2_CU/AB_OBUF[22]_inst_i_8/O
                         net (fo=4, routed)           0.605    21.390    SH2_CU/CurrentState_reg[2]_10
    SLICE_X19Y26         LUT3 (Prop_lut3_I2_O)        0.150    21.540 r  SH2_CU/AB_OBUF[29]_inst_i_16/O
                         net (fo=1, routed)           0.984    22.525    SH2_CU/AB_OBUF[29]_inst_i_16_n_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I0_O)        0.326    22.851 r  SH2_CU/AB_OBUF[29]_inst_i_11/O
                         net (fo=2, routed)           0.620    23.470    SH2_CU/AB_OBUF[29]_inst_i_11_n_0
    SLICE_X18Y29         LUT5 (Prop_lut5_I0_O)        0.124    23.594 r  SH2_CU/AB_OBUF[29]_inst_i_7/O
                         net (fo=2, routed)           1.116    24.710    SH2_CU/AB_OBUF[29]_inst_i_7_n_0
    SLICE_X14Y29         LUT5 (Prop_lut5_I0_O)        0.152    24.862 r  SH2_CU/AB_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.560    25.422    SH2_CU/AB_OBUF[29]_inst_i_3_0
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.348    25.770 r  SH2_CU/AB_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.811    26.582    SH2_CU/DAU_DataAddr[31]
    SLICE_X13Y31         LUT3 (Prop_lut3_I0_O)        0.124    26.706 r  SH2_CU/AB_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.469    29.174    AB_OBUF[31]
    P1                   OBUF (Prop_obuf_I_O)         2.609    31.783 r  AB_OBUF[31]_inst/O
                         net (fo=0)                   0.000    31.783    AB[31]
    P1                                                                r  AB[31] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SH2_CU/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 0.996ns (46.219%)  route 1.159ns (53.781%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.560     1.377    SH2_CU/clock_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  SH2_CU/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.541 r  SH2_CU/CurrentState_reg[0]/Q
                         net (fo=124, routed)         0.334     1.874    SH2_CU/CurrentState[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.045     1.919 f  SH2_CU/DB_IOBUF[31]_inst_i_2/O
                         net (fo=37, routed)          0.825     2.745    DB_IOBUF[1]_inst/T
    W18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.787     3.531 r  DB_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.531    DB[1]
    W18                                                               r  DB[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 0.985ns (44.769%)  route 1.215ns (55.231%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.560     1.377    SH2_CU/clock_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  SH2_CU/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.541 r  SH2_CU/CurrentState_reg[0]/Q
                         net (fo=124, routed)         0.334     1.874    SH2_CU/CurrentState[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.045     1.919 f  SH2_CU/DB_IOBUF[31]_inst_i_2/O
                         net (fo=37, routed)          0.881     2.801    DB_IOBUF[0]_inst/T
    V16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.776     3.576 r  DB_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.576    DB[0]
    V16                                                               r  DB[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 0.994ns (44.908%)  route 1.219ns (55.092%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.560     1.377    SH2_CU/clock_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  SH2_CU/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.541 r  SH2_CU/CurrentState_reg[0]/Q
                         net (fo=124, routed)         0.334     1.874    SH2_CU/CurrentState[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.045     1.919 f  SH2_CU/DB_IOBUF[31]_inst_i_2/O
                         net (fo=37, routed)          0.886     2.805    DB_IOBUF[2]_inst/T
    W17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.785     3.590 r  DB_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.590    DB[2]
    W17                                                               r  DB[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 0.979ns (43.252%)  route 1.284ns (56.748%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.560     1.377    SH2_CU/clock_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  SH2_CU/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.541 r  SH2_CU/CurrentState_reg[0]/Q
                         net (fo=124, routed)         0.334     1.874    SH2_CU/CurrentState[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.045     1.919 f  SH2_CU/DB_IOBUF[31]_inst_i_2/O
                         net (fo=37, routed)          0.950     2.870    DB_IOBUF[3]_inst/T
    U18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.770     3.640 r  DB_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.640    DB[3]
    U18                                                               r  DB[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 0.989ns (42.290%)  route 1.349ns (57.710%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.560     1.377    SH2_CU/clock_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  SH2_CU/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.541 r  SH2_CU/CurrentState_reg[0]/Q
                         net (fo=124, routed)         0.334     1.874    SH2_CU/CurrentState[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.045     1.919 f  SH2_CU/DB_IOBUF[31]_inst_i_2/O
                         net (fo=37, routed)          1.015     2.935    DB_IOBUF[4]_inst/T
    U17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.780     3.714 r  DB_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.714    DB[4]
    U17                                                               r  DB[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_CU/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 0.984ns (41.035%)  route 1.414ns (58.965%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.560     1.377    SH2_CU/clock_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  SH2_CU/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     1.541 r  SH2_CU/CurrentState_reg[0]/Q
                         net (fo=124, routed)         0.334     1.874    SH2_CU/CurrentState[0]
    SLICE_X8Y10          LUT5 (Prop_lut5_I3_O)        0.045     1.919 f  SH2_CU/DB_IOBUF[31]_inst_i_2/O
                         net (fo=37, routed)          1.080     3.000    DB_IOBUF[5]_inst/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.775     3.775 r  DB_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.775    DB[5]
    T18                                                               r  DB[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_PAU/PR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.346ns (55.932%)  route 1.061ns (44.068%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.557     1.374    SH2_PAU/clock_IBUF_BUFG
    SLICE_X21Y16         FDRE                                         r  SH2_PAU/PR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y16         FDRE (Prop_fdre_C_Q)         0.141     1.515 r  SH2_PAU/PR_reg[9]/Q
                         net (fo=4, routed)           0.148     1.663    SH2_CU/PC[31]_i_9_0[9]
    SLICE_X21Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.708 r  SH2_CU/DB_IOBUF[25]_inst_i_2/O
                         net (fo=2, routed)           0.324     2.032    SH2_CU/DBOut[9]
    SLICE_X14Y17         LUT5 (Prop_lut5_I3_O)        0.045     2.077 r  SH2_CU/DB_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.665    DB_IOBUF[9]_inst/I
    V19                  OBUFT (Prop_obuft_I_O)       1.115     3.781 r  DB_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.781    DB[9]
    V19                                                               r  DB[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_PAU/PR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.339ns (55.399%)  route 1.078ns (44.601%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.558     1.375    SH2_PAU/clock_IBUF_BUFG
    SLICE_X21Y13         FDRE                                         r  SH2_PAU/PR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.141     1.516 r  SH2_PAU/PR_reg[5]/Q
                         net (fo=4, routed)           0.072     1.587    SH2_CU/PC[31]_i_9_0[5]
    SLICE_X20Y13         LUT5 (Prop_lut5_I2_O)        0.045     1.632 r  SH2_CU/DB_IOBUF[29]_inst_i_3/O
                         net (fo=4, routed)           0.450     2.082    SH2_CU/DBOut[5]
    SLICE_X13Y20         LUT5 (Prop_lut5_I2_O)        0.045     2.127 r  SH2_CU/DB_IOBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.556     2.683    DB_IOBUF[13]_inst/I
    P18                  OBUFT (Prop_obuft_I_O)       1.108     3.791 r  DB_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.791    DB[13]
    P18                                                               r  DB[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_PAU/PR_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.339ns (54.365%)  route 1.124ns (45.635%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.554     1.371    SH2_PAU/clock_IBUF_BUFG
    SLICE_X20Y19         FDRE                                         r  SH2_PAU/PR_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y19         FDRE (Prop_fdre_C_Q)         0.141     1.512 r  SH2_PAU/PR_reg[12]/Q
                         net (fo=3, routed)           0.219     1.731    SH2_CU/PC[31]_i_9_0[12]
    SLICE_X19Y19         LUT5 (Prop_lut5_I2_O)        0.045     1.776 r  SH2_CU/DB_IOBUF[28]_inst_i_2/O
                         net (fo=2, routed)           0.287     2.063    SH2_CU/DBOut[12]
    SLICE_X12Y20         LUT5 (Prop_lut5_I3_O)        0.045     2.108 r  SH2_CU/DB_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.618     2.726    DB_IOBUF[12]_inst/I
    R19                  OBUFT (Prop_obuft_I_O)       1.108     3.834 r  DB_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.834    DB[12]
    R19                                                               r  DB[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SH2_PAU/PR_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DB[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.356ns (54.655%)  route 1.125ns (45.345%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.791    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.817 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.553     1.370    SH2_PAU/clock_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  SH2_PAU/PR_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.141     1.511 r  SH2_PAU/PR_reg[27]/Q
                         net (fo=3, routed)           0.111     1.622    SH2_CU/PC[31]_i_9_0[27]
    SLICE_X14Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.667 r  SH2_CU/DB_IOBUF[27]_inst_i_4/O
                         net (fo=1, routed)           0.241     1.908    SH2_CU/DB_IOBUF[27]_inst_i_4_n_0
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.045     1.953 r  SH2_CU/DB_IOBUF[27]_inst_i_1/O
                         net (fo=1, routed)           0.772     2.726    DB_IOBUF[27]_inst/I
    H17                  OBUFT (Prop_obuft_I_O)       1.125     3.851 r  DB_IOBUF[27]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.851    DB[27]
    H17                                                               r  DB[27] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay           914 Endpoints
Min Delay           914 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_CU/SR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.024ns  (logic 5.389ns (25.633%)  route 15.635ns (74.367%))
  Logic Levels:           37  (IBUF=1 LUT2=2 LUT3=5 LUT4=3 LUT5=9 LUT6=17)
  Clock Path Skew:        4.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    15.096    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    15.220 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    15.634    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    15.758 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    16.081    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    16.205 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.322    16.527    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    16.651 r  SH2_CU/Registers[15][31]_i_6/O
                         net (fo=3, routed)           0.492    17.143    SH2_CU/Registers[15][31]_i_6_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124    17.267 r  SH2_CU/Registers[15][31]_i_2/O
                         net (fo=24, routed)          0.361    17.628    SH2_CU/ALU_Result[31]
    SLICE_X7Y23          LUT6 (Prop_lut6_I2_O)        0.124    17.752 r  SH2_CU/SR[0]_i_63/O
                         net (fo=1, routed)           0.151    17.903    SH2_CU/SR[0]_i_63_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I4_O)        0.124    18.027 f  SH2_CU/SR[0]_i_62/O
                         net (fo=1, routed)           0.284    18.311    SH2_CU/SR[0]_i_62_n_0
    SLICE_X5Y23          LUT6 (Prop_lut6_I3_O)        0.124    18.435 r  SH2_CU/SR[0]_i_61/O
                         net (fo=1, routed)           0.302    18.738    SH2_CU/SR[0]_i_61_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.124    18.862 r  SH2_CU/SR[0]_i_51/O
                         net (fo=1, routed)           0.285    19.147    SH2_CU/SR[0]_i_51_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I3_O)        0.124    19.271 r  SH2_CU/SR[0]_i_34/O
                         net (fo=1, routed)           0.149    19.420    SH2_CU/SR[0]_i_34_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I2_O)        0.124    19.544 r  SH2_CU/SR[0]_i_19/O
                         net (fo=2, routed)           0.167    19.710    SH2_CU/SR[0]_i_19_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.124    19.834 r  SH2_CU/SR[0]_i_13/O
                         net (fo=1, routed)           0.642    20.476    SH2_CU/SR[0]_i_13_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I4_O)        0.124    20.600 f  SH2_CU/SR[0]_i_3/O
                         net (fo=1, routed)           0.300    20.900    SH2_CU/SR[0]_i_3_n_0
    SLICE_X7Y21          LUT6 (Prop_lut6_I1_O)        0.124    21.024 r  SH2_CU/SR[0]_i_1/O
                         net (fo=1, routed)           0.000    21.024    SH2_CU/SR[0]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  SH2_CU/SR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.498     4.249    SH2_CU/clock_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  SH2_CU/SR_reg[0]/C

Slack:                    inf
  Source:                 DB[2]
                            (input port)
  Destination:            SH2_PAU/PC_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.897ns  (logic 3.588ns (18.988%)  route 15.309ns (81.012%))
  Logic Levels:           19  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=5 LUT6=10)
  Clock Path Skew:        4.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  DB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[2]_inst/IO
    W17                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  DB_IOBUF[2]_inst/IBUF/O
                         net (fo=9, routed)           3.734     4.669    SH2_CU/DB_IBUF[2]
    SLICE_X16Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.793 f  SH2_CU/AB_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.680     5.473    SH2_CU/AB_OBUF[3]_inst_i_8_n_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.597 f  SH2_CU/AB_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.583     6.180    SH2_CU/AB_OBUF[3]_inst_i_6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.304 r  SH2_CU/AB_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.584     6.888    SH2_CU/AB_OBUF[4]_inst_i_6_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  SH2_CU/AB_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.318     7.330    SH2_CU/AB_OBUF[5]_inst_i_6_n_0
    SLICE_X22Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.454 r  SH2_CU/AB_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.823     8.277    SH2_CU/AB_OBUF[6]_inst_i_6_n_0
    SLICE_X25Y13         LUT4 (Prop_lut4_I3_O)        0.124     8.401 r  SH2_CU/AB_OBUF[8]_inst_i_6/O
                         net (fo=3, routed)           0.554     8.955    SH2_CU/AB_OBUF[8]_inst_i_6_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.079 r  SH2_CU/AB_OBUF[13]_inst_i_12/O
                         net (fo=3, routed)           0.573     9.652    SH2_CU/AB_OBUF[13]_inst_i_12_n_0
    SLICE_X27Y16         LUT5 (Prop_lut5_I4_O)        0.118     9.770 r  SH2_CU/AB_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.637    10.406    SH2_CU/AB_OBUF[13]_inst_i_6_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I1_O)        0.326    10.732 f  SH2_CU/PC[14]_i_2/O
                         net (fo=5, routed)           0.781    11.514    SH2_CU/PC[14]_i_2_n_0
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.150    11.664 f  SH2_CU/AB_OBUF[21]_inst_i_16/O
                         net (fo=1, routed)           0.548    12.212    SH2_CU/AB_OBUF[21]_inst_i_16_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I0_O)        0.332    12.544 f  SH2_CU/AB_OBUF[21]_inst_i_15/O
                         net (fo=1, routed)           0.908    13.452    SH2_CU/AB_OBUF[21]_inst_i_15_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.576 r  SH2_CU/AB_OBUF[21]_inst_i_12/O
                         net (fo=2, routed)           0.302    13.878    SH2_CU/AB_OBUF[21]_inst_i_12_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.002 f  SH2_CU/PC[27]_i_13/O
                         net (fo=1, routed)           0.696    14.698    SH2_CU/PC[27]_i_13_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.822 r  SH2_CU/PC[27]_i_11/O
                         net (fo=2, routed)           1.001    15.823    SH2_CU/PC[27]_i_11_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.947 r  SH2_CU/PC[27]_i_8/O
                         net (fo=1, routed)           0.430    16.377    SH2_CU/PC[27]_i_8_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.501 r  SH2_CU/PC[27]_i_4/O
                         net (fo=2, routed)           0.743    17.244    SH2_CU/PC[27]_i_4_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.368 r  SH2_CU/AB_OBUF[28]_inst_i_2/O
                         net (fo=4, routed)           0.877    18.245    SH2_CU/AB_OBUF[28]_inst_i_2_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I2_O)        0.116    18.361 r  SH2_CU/PC[29]_i_1/O
                         net (fo=2, routed)           0.535    18.897    SH2_PAU/PC_reg[31]_1[29]
    SLICE_X14Y30         FDRE                                         r  SH2_PAU/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.431     4.182    SH2_PAU/clock_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  SH2_PAU/PC_reg[29]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_CU/TempReg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.857ns  (logic 4.521ns (23.976%)  route 14.336ns (76.024%))
  Logic Levels:           30  (IBUF=1 LUT2=2 LUT3=6 LUT4=3 LUT5=8 LUT6=10)
  Clock Path Skew:        4.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.179ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    15.096    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    15.220 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    15.634    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    15.758 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    16.081    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    16.205 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.322    16.527    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    16.651 r  SH2_CU/Registers[15][31]_i_6/O
                         net (fo=3, routed)           0.492    17.143    SH2_CU/Registers[15][31]_i_6_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124    17.267 r  SH2_CU/Registers[15][31]_i_2/O
                         net (fo=24, routed)          0.935    18.202    SH2_CU/ALU_Result[31]
    SLICE_X9Y27          LUT6 (Prop_lut6_I1_O)        0.124    18.326 r  SH2_CU/TempReg[31]_i_9/O
                         net (fo=1, routed)           0.407    18.733    SH2_CU/TempReg[31]_i_9_n_0
    SLICE_X9Y27          LUT3 (Prop_lut3_I2_O)        0.124    18.857 r  SH2_CU/TempReg[31]_i_2/O
                         net (fo=1, routed)           0.000    18.857    SH2_CU/TempReg[31]_i_2_n_0
    SLICE_X9Y27          FDRE                                         r  SH2_CU/TempReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.428     4.179    SH2_CU/clock_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  SH2_CU/TempReg_reg[31]/C

Slack:                    inf
  Source:                 DB[2]
                            (input port)
  Destination:            SH2_PAU/PC_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.724ns  (logic 3.596ns (19.207%)  route 15.128ns (80.793%))
  Logic Levels:           19  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=11)
  Clock Path Skew:        4.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  DB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[2]_inst/IO
    W17                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  DB_IOBUF[2]_inst/IBUF/O
                         net (fo=9, routed)           3.734     4.669    SH2_CU/DB_IBUF[2]
    SLICE_X16Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.793 f  SH2_CU/AB_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.680     5.473    SH2_CU/AB_OBUF[3]_inst_i_8_n_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.597 f  SH2_CU/AB_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.583     6.180    SH2_CU/AB_OBUF[3]_inst_i_6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.304 r  SH2_CU/AB_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.584     6.888    SH2_CU/AB_OBUF[4]_inst_i_6_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  SH2_CU/AB_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.318     7.330    SH2_CU/AB_OBUF[5]_inst_i_6_n_0
    SLICE_X22Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.454 r  SH2_CU/AB_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.823     8.277    SH2_CU/AB_OBUF[6]_inst_i_6_n_0
    SLICE_X25Y13         LUT4 (Prop_lut4_I3_O)        0.124     8.401 r  SH2_CU/AB_OBUF[8]_inst_i_6/O
                         net (fo=3, routed)           0.554     8.955    SH2_CU/AB_OBUF[8]_inst_i_6_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.079 r  SH2_CU/AB_OBUF[13]_inst_i_12/O
                         net (fo=3, routed)           0.573     9.652    SH2_CU/AB_OBUF[13]_inst_i_12_n_0
    SLICE_X27Y16         LUT5 (Prop_lut5_I4_O)        0.118     9.770 r  SH2_CU/AB_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.637    10.406    SH2_CU/AB_OBUF[13]_inst_i_6_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I1_O)        0.326    10.732 f  SH2_CU/PC[14]_i_2/O
                         net (fo=5, routed)           0.781    11.514    SH2_CU/PC[14]_i_2_n_0
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.150    11.664 f  SH2_CU/AB_OBUF[21]_inst_i_16/O
                         net (fo=1, routed)           0.548    12.212    SH2_CU/AB_OBUF[21]_inst_i_16_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I0_O)        0.332    12.544 f  SH2_CU/AB_OBUF[21]_inst_i_15/O
                         net (fo=1, routed)           0.908    13.452    SH2_CU/AB_OBUF[21]_inst_i_15_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.576 r  SH2_CU/AB_OBUF[21]_inst_i_12/O
                         net (fo=2, routed)           0.302    13.878    SH2_CU/AB_OBUF[21]_inst_i_12_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.002 f  SH2_CU/PC[27]_i_13/O
                         net (fo=1, routed)           0.696    14.698    SH2_CU/PC[27]_i_13_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.822 r  SH2_CU/PC[27]_i_11/O
                         net (fo=2, routed)           1.001    15.823    SH2_CU/PC[27]_i_11_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.947 r  SH2_CU/PC[27]_i_8/O
                         net (fo=1, routed)           0.430    16.377    SH2_CU/PC[27]_i_8_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.501 r  SH2_CU/PC[27]_i_4/O
                         net (fo=2, routed)           0.743    17.244    SH2_CU/PC[27]_i_4_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.368 r  SH2_CU/AB_OBUF[28]_inst_i_2/O
                         net (fo=4, routed)           0.888    18.256    SH2_CU/AB_OBUF[28]_inst_i_2_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.380 r  SH2_CU/PC[30]_i_1/O
                         net (fo=2, routed)           0.343    18.724    SH2_PAU/PC_reg[31]_1[30]
    SLICE_X14Y30         FDRE                                         r  SH2_PAU/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.431     4.182    SH2_PAU/clock_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  SH2_PAU/PC_reg[30]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_CU/TempReg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.703ns  (logic 4.784ns (25.578%)  route 13.919ns (74.422%))
  Logic Levels:           30  (IBUF=1 LUT2=2 LUT3=6 LUT4=3 LUT5=7 LUT6=10 MUXF7=1)
  Clock Path Skew:        4.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    15.096    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    15.220 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    15.634    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    15.758 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    16.081    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    16.205 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.487    16.691    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.124    16.815 r  SH2_CU/Registers[15][30]_i_15/O
                         net (fo=1, routed)           0.000    16.815    SH2_CU/Registers[15][30]_i_15_n_0
    SLICE_X5Y24          MUXF7 (Prop_muxf7_I0_O)      0.212    17.027 r  SH2_CU/Registers_reg[15][30]_i_5/O
                         net (fo=20, routed)          0.655    17.682    SH2_CU/ALU_Result[30]
    SLICE_X9Y24          LUT6 (Prop_lut6_I1_O)        0.299    17.981 r  SH2_CU/TempReg[30]_i_2/O
                         net (fo=1, routed)           0.598    18.579    SH2_CU/TempReg[30]_i_2_n_0
    SLICE_X10Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.703 r  SH2_CU/TempReg[30]_i_1/O
                         net (fo=1, routed)           0.000    18.703    SH2_CU/TempReg[30]_i_1_n_0
    SLICE_X10Y24         FDRE                                         r  SH2_CU/TempReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.426     4.177    SH2_CU/clock_IBUF_BUFG
    SLICE_X10Y24         FDRE                                         r  SH2_CU/TempReg_reg[30]/C

Slack:                    inf
  Source:                 DB[2]
                            (input port)
  Destination:            SH2_PAU/PC_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.701ns  (logic 3.596ns (19.230%)  route 15.105ns (80.770%))
  Logic Levels:           19  (IBUF=1 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=10)
  Clock Path Skew:        4.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  DB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[2]_inst/IO
    W17                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  DB_IOBUF[2]_inst/IBUF/O
                         net (fo=9, routed)           3.734     4.669    SH2_CU/DB_IBUF[2]
    SLICE_X16Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.793 f  SH2_CU/AB_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.680     5.473    SH2_CU/AB_OBUF[3]_inst_i_8_n_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.597 f  SH2_CU/AB_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.583     6.180    SH2_CU/AB_OBUF[3]_inst_i_6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.304 r  SH2_CU/AB_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.584     6.888    SH2_CU/AB_OBUF[4]_inst_i_6_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  SH2_CU/AB_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.318     7.330    SH2_CU/AB_OBUF[5]_inst_i_6_n_0
    SLICE_X22Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.454 r  SH2_CU/AB_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.823     8.277    SH2_CU/AB_OBUF[6]_inst_i_6_n_0
    SLICE_X25Y13         LUT4 (Prop_lut4_I3_O)        0.124     8.401 r  SH2_CU/AB_OBUF[8]_inst_i_6/O
                         net (fo=3, routed)           0.554     8.955    SH2_CU/AB_OBUF[8]_inst_i_6_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.079 r  SH2_CU/AB_OBUF[13]_inst_i_12/O
                         net (fo=3, routed)           0.573     9.652    SH2_CU/AB_OBUF[13]_inst_i_12_n_0
    SLICE_X27Y16         LUT5 (Prop_lut5_I4_O)        0.118     9.770 r  SH2_CU/AB_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.637    10.406    SH2_CU/AB_OBUF[13]_inst_i_6_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I1_O)        0.326    10.732 f  SH2_CU/PC[14]_i_2/O
                         net (fo=5, routed)           0.781    11.514    SH2_CU/PC[14]_i_2_n_0
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.150    11.664 f  SH2_CU/AB_OBUF[21]_inst_i_16/O
                         net (fo=1, routed)           0.548    12.212    SH2_CU/AB_OBUF[21]_inst_i_16_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I0_O)        0.332    12.544 f  SH2_CU/AB_OBUF[21]_inst_i_15/O
                         net (fo=1, routed)           0.908    13.452    SH2_CU/AB_OBUF[21]_inst_i_15_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.576 r  SH2_CU/AB_OBUF[21]_inst_i_12/O
                         net (fo=2, routed)           0.302    13.878    SH2_CU/AB_OBUF[21]_inst_i_12_n_0
    SLICE_X25Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.002 f  SH2_CU/PC[27]_i_13/O
                         net (fo=1, routed)           0.696    14.698    SH2_CU/PC[27]_i_13_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.822 r  SH2_CU/PC[27]_i_11/O
                         net (fo=2, routed)           1.001    15.823    SH2_CU/PC[27]_i_11_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124    15.947 r  SH2_CU/PC[27]_i_8/O
                         net (fo=1, routed)           0.430    16.377    SH2_CU/PC[27]_i_8_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.501 r  SH2_CU/PC[27]_i_4/O
                         net (fo=2, routed)           0.743    17.244    SH2_CU/PC[27]_i_4_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.368 r  SH2_CU/AB_OBUF[28]_inst_i_2/O
                         net (fo=4, routed)           0.877    18.245    SH2_CU/AB_OBUF[28]_inst_i_2_n_0
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.124    18.369 r  SH2_CU/PC[28]_i_1/O
                         net (fo=1, routed)           0.331    18.701    SH2_PAU/PC_reg[31]_1[28]
    SLICE_X14Y31         FDRE                                         r  SH2_PAU/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.432     4.183    SH2_PAU/clock_IBUF_BUFG
    SLICE_X14Y31         FDRE                                         r  SH2_PAU/PC_reg[28]/C

Slack:                    inf
  Source:                 DB[2]
                            (input port)
  Destination:            SH2_PAU/PC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.659ns  (logic 3.826ns (20.506%)  route 14.833ns (79.494%))
  Logic Levels:           19  (IBUF=1 LUT2=1 LUT3=1 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        4.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  DB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[2]_inst/IO
    W17                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  DB_IOBUF[2]_inst/IBUF/O
                         net (fo=9, routed)           3.734     4.669    SH2_CU/DB_IBUF[2]
    SLICE_X16Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.793 f  SH2_CU/AB_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.680     5.473    SH2_CU/AB_OBUF[3]_inst_i_8_n_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.597 f  SH2_CU/AB_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.583     6.180    SH2_CU/AB_OBUF[3]_inst_i_6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.304 r  SH2_CU/AB_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.584     6.888    SH2_CU/AB_OBUF[4]_inst_i_6_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  SH2_CU/AB_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.318     7.330    SH2_CU/AB_OBUF[5]_inst_i_6_n_0
    SLICE_X22Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.454 r  SH2_CU/AB_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.823     8.277    SH2_CU/AB_OBUF[6]_inst_i_6_n_0
    SLICE_X25Y13         LUT4 (Prop_lut4_I3_O)        0.124     8.401 r  SH2_CU/AB_OBUF[8]_inst_i_6/O
                         net (fo=3, routed)           0.554     8.955    SH2_CU/AB_OBUF[8]_inst_i_6_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.079 r  SH2_CU/AB_OBUF[13]_inst_i_12/O
                         net (fo=3, routed)           0.573     9.652    SH2_CU/AB_OBUF[13]_inst_i_12_n_0
    SLICE_X27Y16         LUT5 (Prop_lut5_I4_O)        0.118     9.770 r  SH2_CU/AB_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.810    10.580    SH2_CU/AB_OBUF[13]_inst_i_6_n_0
    SLICE_X24Y20         LUT4 (Prop_lut4_I3_O)        0.352    10.932 r  SH2_CU/AB_OBUF[18]_inst_i_10/O
                         net (fo=2, routed)           0.501    11.434    SH2_CU/AB_OBUF[18]_inst_i_10_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.326    11.760 r  SH2_CU/AB_OBUF[18]_inst_i_6/O
                         net (fo=4, routed)           0.474    12.233    SH2_CU/AB_OBUF[18]_inst_i_6_n_0
    SLICE_X24Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.357 r  SH2_CU/PC[19]_i_4/O
                         net (fo=3, routed)           0.624    12.981    SH2_CU/PC[19]_i_4_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.124    13.105 r  SH2_CU/AB_OBUF[21]_inst_i_8/O
                         net (fo=5, routed)           0.608    13.713    SH2_CU/AB_OBUF[21]_inst_i_8_n_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.837 r  SH2_CU/PC[24]_i_4/O
                         net (fo=3, routed)           0.544    14.381    SH2_CU/PC[24]_i_4_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I4_O)        0.124    14.505 f  SH2_CU/PC[24]_i_2/O
                         net (fo=4, routed)           0.640    15.145    SH2_CU/PC[24]_i_2_n_0
    SLICE_X20Y29         LUT2 (Prop_lut2_I1_O)        0.152    15.297 r  SH2_CU/PC[31]_i_17/O
                         net (fo=1, routed)           0.861    16.158    SH2_CU/PC[31]_i_17_n_0
    SLICE_X20Y29         LUT6 (Prop_lut6_I0_O)        0.332    16.490 r  SH2_CU/PC[31]_i_14/O
                         net (fo=1, routed)           1.081    17.570    SH2_CU/PC[31]_i_14_n_0
    SLICE_X15Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.694 r  SH2_CU/PC[31]_i_8/O
                         net (fo=1, routed)           0.303    17.997    SH2_CU/PC[31]_i_8_n_0
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124    18.121 r  SH2_CU/PC[31]_i_2/O
                         net (fo=2, routed)           0.538    18.659    SH2_PAU/PC_reg[31]_1[31]
    SLICE_X12Y30         FDRE                                         r  SH2_PAU/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.431     4.182    SH2_PAU/clock_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  SH2_PAU/PC_reg[31]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[6][31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.262ns  (logic 4.397ns (24.078%)  route 13.865ns (75.922%))
  Logic Levels:           29  (IBUF=1 LUT2=2 LUT3=5 LUT4=3 LUT5=9 LUT6=9)
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    15.096    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    15.220 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    15.634    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    15.758 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    16.081    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    16.205 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.322    16.527    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    16.651 r  SH2_CU/Registers[15][31]_i_6/O
                         net (fo=3, routed)           0.492    17.143    SH2_CU/Registers[15][31]_i_6_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124    17.267 r  SH2_CU/Registers[15][31]_i_2/O
                         net (fo=24, routed)          0.871    18.138    SH2_CU/ALU_Result[31]
    SLICE_X3Y27          LUT5 (Prop_lut5_I0_O)        0.124    18.262 r  SH2_CU/Registers[6][31]_i_2/O
                         net (fo=1, routed)           0.000    18.262    SH2_RegArray/Generic_RegArray/Registers_reg[6][31]_0
    SLICE_X3Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.497     4.248    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[6][31]/C

Slack:                    inf
  Source:                 DB[2]
                            (input port)
  Destination:            SH2_PAU/PC_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.207ns  (logic 3.498ns (19.214%)  route 14.709ns (80.786%))
  Logic Levels:           18  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=6 LUT6=8)
  Clock Path Skew:        4.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  DB[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[2]_inst/IO
    W17                  IBUF (Prop_ibuf_I_O)         0.934     0.934 f  DB_IOBUF[2]_inst/IBUF/O
                         net (fo=9, routed)           3.734     4.669    SH2_CU/DB_IBUF[2]
    SLICE_X16Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.793 f  SH2_CU/AB_OBUF[3]_inst_i_8/O
                         net (fo=2, routed)           0.680     5.473    SH2_CU/AB_OBUF[3]_inst_i_8_n_0
    SLICE_X16Y9          LUT6 (Prop_lut6_I5_O)        0.124     5.597 f  SH2_CU/AB_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.583     6.180    SH2_CU/AB_OBUF[3]_inst_i_6_n_0
    SLICE_X17Y11         LUT6 (Prop_lut6_I0_O)        0.124     6.304 r  SH2_CU/AB_OBUF[4]_inst_i_6/O
                         net (fo=2, routed)           0.584     6.888    SH2_CU/AB_OBUF[4]_inst_i_6_n_0
    SLICE_X22Y11         LUT6 (Prop_lut6_I5_O)        0.124     7.012 r  SH2_CU/AB_OBUF[5]_inst_i_6/O
                         net (fo=2, routed)           0.318     7.330    SH2_CU/AB_OBUF[5]_inst_i_6_n_0
    SLICE_X22Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.454 r  SH2_CU/AB_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.823     8.277    SH2_CU/AB_OBUF[6]_inst_i_6_n_0
    SLICE_X25Y13         LUT4 (Prop_lut4_I3_O)        0.124     8.401 r  SH2_CU/AB_OBUF[8]_inst_i_6/O
                         net (fo=3, routed)           0.554     8.955    SH2_CU/AB_OBUF[8]_inst_i_6_n_0
    SLICE_X25Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.079 r  SH2_CU/AB_OBUF[13]_inst_i_12/O
                         net (fo=3, routed)           0.573     9.652    SH2_CU/AB_OBUF[13]_inst_i_12_n_0
    SLICE_X27Y16         LUT5 (Prop_lut5_I4_O)        0.118     9.770 r  SH2_CU/AB_OBUF[13]_inst_i_6/O
                         net (fo=4, routed)           0.637    10.406    SH2_CU/AB_OBUF[13]_inst_i_6_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I1_O)        0.326    10.732 f  SH2_CU/PC[14]_i_2/O
                         net (fo=5, routed)           0.781    11.514    SH2_CU/PC[14]_i_2_n_0
    SLICE_X25Y20         LUT2 (Prop_lut2_I1_O)        0.150    11.664 f  SH2_CU/AB_OBUF[21]_inst_i_16/O
                         net (fo=1, routed)           0.548    12.212    SH2_CU/AB_OBUF[21]_inst_i_16_n_0
    SLICE_X25Y18         LUT6 (Prop_lut6_I0_O)        0.332    12.544 f  SH2_CU/AB_OBUF[21]_inst_i_15/O
                         net (fo=1, routed)           0.908    13.452    SH2_CU/AB_OBUF[21]_inst_i_15_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.576 r  SH2_CU/AB_OBUF[21]_inst_i_12/O
                         net (fo=2, routed)           0.592    14.167    SH2_CU/AB_OBUF[21]_inst_i_12_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I0_O)        0.124    14.291 r  SH2_CU/AB_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.675    14.966    SH2_CU/AB_OBUF[21]_inst_i_6_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I0_O)        0.124    15.090 r  SH2_CU/AB_OBUF[21]_inst_i_2/O
                         net (fo=4, routed)           1.200    16.290    SH2_CU/AB_OBUF[21]_inst_i_2_n_0
    SLICE_X22Y28         LUT5 (Prop_lut5_I0_O)        0.124    16.414 r  SH2_CU/AB_OBUF[23]_inst_i_2/O
                         net (fo=4, routed)           0.420    16.834    SH2_CU/AB_OBUF[23]_inst_i_2_n_0
    SLICE_X21Y29         LUT5 (Prop_lut5_I0_O)        0.124    16.958 r  SH2_CU/AB_OBUF[25]_inst_i_2/O
                         net (fo=3, routed)           0.515    17.474    SH2_CU/AB_OBUF[25]_inst_i_2_n_0
    SLICE_X20Y29         LUT5 (Prop_lut5_I2_O)        0.150    17.624 r  SH2_CU/PC[26]_i_1/O
                         net (fo=2, routed)           0.583    18.207    SH2_PAU/PC_reg[31]_1[26]
    SLICE_X20Y29         FDRE                                         r  SH2_PAU/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.433     4.184    SH2_PAU/clock_IBUF_BUFG
    SLICE_X20Y29         FDRE                                         r  SH2_PAU/PC_reg[26]/C

Slack:                    inf
  Source:                 DB[0]
                            (input port)
  Destination:            SH2_RegArray/Generic_RegArray/Registers_reg[10][31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.200ns  (logic 4.397ns (24.159%)  route 13.803ns (75.841%))
  Logic Levels:           29  (IBUF=1 LUT2=2 LUT3=5 LUT4=3 LUT5=9 LUT6=9)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DB[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[0]_inst/IO
    V16                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  DB_IOBUF[0]_inst/IBUF/O
                         net (fo=9, routed)           2.723     3.648    SH2_CU/DB_IBUF[0]
    SLICE_X11Y8          LUT5 (Prop_lut5_I2_O)        0.124     3.772 r  SH2_CU/PC[0]_i_2/O
                         net (fo=4, routed)           0.630     4.401    SH2_CU/PC[0]_i_2_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I4_O)        0.124     4.525 r  SH2_CU/AB_OBUF[1]_inst_i_4/O
                         net (fo=3, routed)           1.028     5.553    SH2_CU/AB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y13         LUT5 (Prop_lut5_I2_O)        0.124     5.677 r  SH2_CU/AB_OBUF[1]_inst_i_1/O
                         net (fo=34, routed)          0.400     6.077    SH2_CU/AB_OBUF[1]
    SLICE_X10Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.201 f  SH2_CU/WE0_i_3/O
                         net (fo=23, routed)          0.377     6.577    SH2_CU/WE0_i_3_n_0
    SLICE_X11Y13         LUT3 (Prop_lut3_I1_O)        0.124     6.701 r  SH2_CU/DB_IOBUF[15]_inst_i_2/O
                         net (fo=17, routed)          0.289     6.990    SH2_CU/DB_IOBUF[15]_inst_i_2_n_0
    SLICE_X11Y13         LUT4 (Prop_lut4_I3_O)        0.124     7.114 r  SH2_CU/DB_IOBUF[7]_inst_i_2/O
                         net (fo=16, routed)          0.352     7.466    SH2_CU/DB_IOBUF[7]_inst_i_2_n_0
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124     7.590 r  SH2_CU/Registers[15][2]_i_16/O
                         net (fo=1, routed)           0.648     8.239    SH2_CU/Registers[15][2]_i_16_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I4_O)        0.124     8.363 r  SH2_CU/Registers[15][2]_i_10/O
                         net (fo=1, routed)           0.291     8.654    SH2_CU/Registers[15][2]_i_10_n_0
    SLICE_X11Y14         LUT4 (Prop_lut4_I3_O)        0.124     8.778 r  SH2_CU/Registers[15][2]_i_6/O
                         net (fo=11, routed)          0.390     9.168    SH2_CU/Registers[15][2]_i_6_n_0
    SLICE_X8Y15          LUT4 (Prop_lut4_I1_O)        0.124     9.292 f  SH2_CU/Registers[15][12]_i_24/O
                         net (fo=1, routed)           0.607     9.899    SH2_CU/Registers[15][12]_i_24_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.023 f  SH2_CU/Registers[15][12]_i_23/O
                         net (fo=1, routed)           0.404    10.427    SH2_CU/Registers[15][12]_i_23_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I1_O)        0.124    10.551 r  SH2_CU/Registers[15][12]_i_21/O
                         net (fo=1, routed)           0.295    10.846    SH2_CU/Registers[15][12]_i_21_n_0
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    10.970 f  SH2_CU/Registers[15][12]_i_17/O
                         net (fo=1, routed)           0.406    11.377    SH2_CU/Registers[15][12]_i_17_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I1_O)        0.124    11.501 r  SH2_CU/Registers[15][12]_i_11/O
                         net (fo=2, routed)           0.300    11.801    SH2_CU/Registers[15][12]_i_11_n_0
    SLICE_X9Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.925 r  SH2_CU/Registers[15][12]_i_7/O
                         net (fo=4, routed)           0.307    12.231    SH2_CU/Registers[15][12]_i_7_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.124    12.355 f  SH2_CU/Registers[15][17]_i_10/O
                         net (fo=1, routed)           0.303    12.658    SH2_CU/Registers[15][17]_i_10_n_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I1_O)        0.124    12.782 f  SH2_CU/Registers[15][17]_i_5/O
                         net (fo=3, routed)           0.562    13.344    SH2_CU/Registers[15][17]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I4_O)        0.124    13.468 r  SH2_CU/Registers[15][19]_i_5/O
                         net (fo=2, routed)           0.173    13.641    SH2_CU/Registers[15][19]_i_5_n_0
    SLICE_X6Y23          LUT5 (Prop_lut5_I0_O)        0.124    13.765 f  SH2_CU/Registers[15][21]_i_5/O
                         net (fo=2, routed)           0.301    14.066    SH2_CU/Registers[15][21]_i_5_n_0
    SLICE_X7Y24          LUT5 (Prop_lut5_I2_O)        0.124    14.190 r  SH2_CU/Registers[15][23]_i_8/O
                         net (fo=2, routed)           0.331    14.521    SH2_CU/Registers[15][23]_i_8_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.645 r  SH2_CU/Registers[15][24]_i_7/O
                         net (fo=2, routed)           0.161    14.806    SH2_CU/Registers[15][24]_i_7_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    14.930 r  SH2_CU/Registers[15][25]_i_5/O
                         net (fo=2, routed)           0.167    15.096    SH2_CU/Registers[15][25]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I2_O)        0.124    15.220 f  SH2_CU/Registers[15][26]_i_5/O
                         net (fo=2, routed)           0.414    15.634    SH2_CU/Registers[15][26]_i_5_n_0
    SLICE_X7Y25          LUT3 (Prop_lut3_I0_O)        0.124    15.758 f  SH2_CU/Registers[15][27]_i_5/O
                         net (fo=3, routed)           0.323    16.081    SH2_CU/Registers[15][27]_i_5_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.124    16.205 r  SH2_CU/Registers[15][29]_i_5/O
                         net (fo=3, routed)           0.322    16.527    SH2_CU/Registers[15][29]_i_5_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    16.651 r  SH2_CU/Registers[15][31]_i_6/O
                         net (fo=3, routed)           0.492    17.143    SH2_CU/Registers[15][31]_i_6_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I1_O)        0.124    17.267 r  SH2_CU/Registers[15][31]_i_2/O
                         net (fo=24, routed)          0.809    18.076    SH2_CU/ALU_Result[31]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124    18.200 r  SH2_CU/Registers[10][31]_i_2/O
                         net (fo=1, routed)           0.000    18.200    SH2_RegArray/Generic_RegArray/Registers_reg[10][31]_0
    SLICE_X4Y26          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     2.660    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.751 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         1.495     4.246    SH2_RegArray/Generic_RegArray/clock_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  SH2_RegArray/Generic_RegArray/Registers_reg[10][31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DB[6]
                            (input port)
  Destination:            SH2_CU/IR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.211ns (32.977%)  route 0.428ns (67.023%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  DB[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[6]_inst/IO
    T17                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  DB_IOBUF[6]_inst/IBUF/O
                         net (fo=9, routed)           0.428     0.594    SH2_CU/DB_IBUF[6]
    SLICE_X2Y10          LUT5 (Prop_lut5_I3_O)        0.045     0.639 r  SH2_CU/IR[6]_i_1/O
                         net (fo=1, routed)           0.000     0.639    SH2_CU/IR[6]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  SH2_CU/IR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.860     1.922    SH2_CU/clock_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  SH2_CU/IR_reg[6]/C

Slack:                    inf
  Source:                 DB[13]
                            (input port)
  Destination:            SH2_CU/IR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.202ns (30.051%)  route 0.470ns (69.949%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  DB[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[13]_inst/IO
    P18                  IBUF (Prop_ibuf_I_O)         0.157     0.157 r  DB_IOBUF[13]_inst/IBUF/O
                         net (fo=10, routed)          0.470     0.627    SH2_CU/DB_IBUF[13]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.045     0.672 r  SH2_CU/IR[13]_i_1/O
                         net (fo=1, routed)           0.000     0.672    SH2_CU/IR[13]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  SH2_CU/IR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.857     1.919    SH2_CU/clock_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  SH2_CU/IR_reg[13]/C

Slack:                    inf
  Source:                 DB[9]
                            (input port)
  Destination:            SH2_CU/IR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.595%)  route 0.498ns (70.405%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  DB[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[9]_inst/IO
    V19                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  DB_IOBUF[9]_inst/IBUF/O
                         net (fo=10, routed)          0.498     0.663    SH2_CU/DB_IBUF[9]
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.708 r  SH2_CU/IR[9]_i_1/O
                         net (fo=1, routed)           0.000     0.708    SH2_CU/IR[9]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  SH2_CU/IR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.856     1.918    SH2_CU/clock_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  SH2_CU/IR_reg[9]/C

Slack:                    inf
  Source:                 DB[5]
                            (input port)
  Destination:            SH2_CU/IR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.199ns (27.544%)  route 0.522ns (72.456%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  DB[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[5]_inst/IO
    T18                  IBUF (Prop_ibuf_I_O)         0.154     0.154 r  DB_IOBUF[5]_inst/IBUF/O
                         net (fo=9, routed)           0.522     0.676    SH2_CU/DB_IBUF[5]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.721 r  SH2_CU/IR[5]_i_1/O
                         net (fo=1, routed)           0.000     0.721    SH2_CU/IR[5]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  SH2_CU/IR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.857     1.919    SH2_CU/clock_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  SH2_CU/IR_reg[5]/C

Slack:                    inf
  Source:                 DB[4]
                            (input port)
  Destination:            SH2_CU/IR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.203ns (28.120%)  route 0.519ns (71.880%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  DB[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[4]_inst/IO
    U17                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  DB_IOBUF[4]_inst/IBUF/O
                         net (fo=9, routed)           0.519     0.677    SH2_CU/DB_IBUF[4]
    SLICE_X3Y12          LUT5 (Prop_lut5_I3_O)        0.045     0.722 r  SH2_CU/IR[4]_i_1/O
                         net (fo=1, routed)           0.000     0.722    SH2_CU/IR[4]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  SH2_CU/IR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.858     1.920    SH2_CU/clock_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  SH2_CU/IR_reg[4]/C

Slack:                    inf
  Source:                 DB[7]
                            (input port)
  Destination:            SH2_CU/IR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.200ns (26.990%)  route 0.540ns (73.010%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  DB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[7]_inst/IO
    R17                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  DB_IOBUF[7]_inst/IBUF/O
                         net (fo=11, routed)          0.540     0.695    SH2_CU/DB_IBUF[7]
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.740 r  SH2_CU/IR[7]_i_1/O
                         net (fo=1, routed)           0.000     0.740    SH2_CU/IR[7]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  SH2_CU/IR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.858     1.920    SH2_CU/clock_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  SH2_CU/IR_reg[7]/C

Slack:                    inf
  Source:                 DB[12]
                            (input port)
  Destination:            SH2_CU/IR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.202ns (26.996%)  route 0.548ns (73.004%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 r  DB[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[12]_inst/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.157     0.157 r  DB_IOBUF[12]_inst/IBUF/O
                         net (fo=10, routed)          0.548     0.705    SH2_CU/DB_IBUF[12]
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.750 r  SH2_CU/IR[12]_i_1/O
                         net (fo=1, routed)           0.000     0.750    SH2_CU/IR[12]_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  SH2_CU/IR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.858     1.920    SH2_CU/clock_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  SH2_CU/IR_reg[12]/C

Slack:                    inf
  Source:                 DB[8]
                            (input port)
  Destination:            SH2_CU/IR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.208ns (27.299%)  route 0.554ns (72.701%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  DB[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[8]_inst/IO
    P17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  DB_IOBUF[8]_inst/IBUF/O
                         net (fo=10, routed)          0.554     0.718    SH2_CU/DB_IBUF[8]
    SLICE_X5Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.763 r  SH2_CU/IR[8]_i_1/O
                         net (fo=1, routed)           0.000     0.763    SH2_CU/IR[8]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  SH2_CU/IR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.856     1.918    SH2_CU/clock_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  SH2_CU/IR_reg[8]/C

Slack:                    inf
  Source:                 DB[11]
                            (input port)
  Destination:            SH2_CU/IR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.205ns (25.187%)  route 0.608ns (74.813%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  DB[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[11]_inst/IO
    T19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  DB_IOBUF[11]_inst/IBUF/O
                         net (fo=10, routed)          0.608     0.767    SH2_CU/DB_IBUF[11]
    SLICE_X4Y13          LUT6 (Prop_lut6_I4_O)        0.045     0.812 r  SH2_CU/IR[11]_i_1/O
                         net (fo=1, routed)           0.000     0.812    SH2_CU/IR[11]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  SH2_CU/IR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.855     1.917    SH2_CU/clock_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  SH2_CU/IR_reg[11]/C

Slack:                    inf
  Source:                 DB[10]
                            (input port)
  Destination:            SH2_CU/IR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.834ns  (logic 0.217ns (26.050%)  route 0.617ns (73.950%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  DB[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    DB_IOBUF[10]_inst/IO
    U19                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  DB_IOBUF[10]_inst/IBUF/O
                         net (fo=10, routed)          0.617     0.789    SH2_CU/DB_IBUF[10]
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.045     0.834 r  SH2_CU/IR[10]_i_1/O
                         net (fo=1, routed)           0.000     0.834    SH2_CU/IR[10]_i_1_n_0
    SLICE_X4Y12          FDRE                                         r  SH2_CU/IR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    K18                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    K18                  IBUF (Prop_ibuf_I_O)         0.348     0.348 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.033    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.062 r  clock_IBUF_BUFG_inst/O
                         net (fo=764, routed)         0.856     1.918    SH2_CU/clock_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  SH2_CU/IR_reg[10]/C





