# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do DataPath_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory {C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:13 on Mar 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory" C:/Users/20lfr/Desktop/ELEC_374_project/System/Memory/RAM512x32.v 
# -- Compiling module RAM512x32
# 
# Top level modules:
# 	RAM512x32
# End time: 21:25:13 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System {C:/Users/20lfr/Desktop/ELEC_374_project/System/TESTBENCH_RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:13 on Mar 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/20lfr/Desktop/ELEC_374_project/System" C:/Users/20lfr/Desktop/ELEC_374_project/System/TESTBENCH_RAM.v 
# -- Compiling module TESTBENCH_RAM
# 
# Top level modules:
# 	TESTBENCH_RAM
# End time: 21:25:13 on Mar 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  TESTBENCH_RAM
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" TESTBENCH_RAM 
# Start time: 21:25:13 on Mar 26,2024
# Loading work.TESTBENCH_RAM
# Loading work.RAM512x32
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint  \
sim:/TESTBENCH_RAM/uut/FullMemorySpace
restart
restart
run 1500ns
# End time: 21:26:05 on Mar 26,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
