	(primitive_def XIPHY_FEEDTHROUGH 214 215 #SBS
		(pin CLB2PHY_CTRL_CLK_LOW CLB2PHY_CTRL_CLK_LOW input)
		(pin CLB2PHY_CTRL_CLK_UPP CLB2PHY_CTRL_CLK_UPP input)
		(pin CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT input)
		(pin CLB2PHY_DBG_CLK_STOP_FLG_OUT CLB2PHY_DBG_CLK_STOP_FLG_OUT input)
		(pin CLB2PHY_DBG_CT_START_EN CLB2PHY_DBG_CT_START_EN input)
		(pin CLB2PHY_FIFO_CLK0 CLB2PHY_FIFO_CLK0 input)
		(pin CLB2PHY_FIFO_CLK1 CLB2PHY_FIFO_CLK1 input)
		(pin CLB2PHY_FIFO_CLK10 CLB2PHY_FIFO_CLK10 input)
		(pin CLB2PHY_FIFO_CLK11 CLB2PHY_FIFO_CLK11 input)
		(pin CLB2PHY_FIFO_CLK12 CLB2PHY_FIFO_CLK12 input)
		(pin CLB2PHY_FIFO_CLK2 CLB2PHY_FIFO_CLK2 input)
		(pin CLB2PHY_FIFO_CLK3 CLB2PHY_FIFO_CLK3 input)
		(pin CLB2PHY_FIFO_CLK4 CLB2PHY_FIFO_CLK4 input)
		(pin CLB2PHY_FIFO_CLK5 CLB2PHY_FIFO_CLK5 input)
		(pin CLB2PHY_FIFO_CLK6 CLB2PHY_FIFO_CLK6 input)
		(pin CLB2PHY_FIFO_CLK7 CLB2PHY_FIFO_CLK7 input)
		(pin CLB2PHY_FIFO_CLK8 CLB2PHY_FIFO_CLK8 input)
		(pin CLB2PHY_FIFO_CLK9 CLB2PHY_FIFO_CLK9 input)
		(pin CLB2PHY_SCAN_CLK_DIV2 CLB2PHY_SCAN_CLK_DIV2 input)
		(pin CLB2PHY_SCAN_CLK_DIV4 CLB2PHY_SCAN_CLK_DIV4 input)
		(pin CLB2PHY_SCAN_CLK_SDR CLB2PHY_SCAN_CLK_SDR input)
		(pin CLB2PHY_SCAN_EN_B CLB2PHY_SCAN_EN_B input)
		(pin CLB2PHY_SCAN_IN0 CLB2PHY_SCAN_IN0 input)
		(pin CLB2PHY_SCAN_IN1 CLB2PHY_SCAN_IN1 input)
		(pin CLB2PHY_SCAN_IN2 CLB2PHY_SCAN_IN2 input)
		(pin CLB2PHY_SCAN_IN3 CLB2PHY_SCAN_IN3 input)
		(pin CLB2PHY_SCAN_IN4 CLB2PHY_SCAN_IN4 input)
		(pin CLB2PHY_SCAN_IN5 CLB2PHY_SCAN_IN5 input)
		(pin CLB2PHY_SCAN_IN6 CLB2PHY_SCAN_IN6 input)
		(pin CLB2PHY_SCAN_IN7 CLB2PHY_SCAN_IN7 input)
		(pin CLB2PHY_SCAN_MODE_B CLB2PHY_SCAN_MODE_B input)
		(pin CLB2PHY_SCAN_RST_MASK_B CLB2PHY_SCAN_RST_MASK_B input)
		(pin CLB2PHY_TEST_DIV2_CLK_SEL_B CLB2PHY_TEST_DIV2_CLK_SEL_B input)
		(pin CLB2PHY_TEST_DIV4_CLK_SEL_B CLB2PHY_TEST_DIV4_CLK_SEL_B input)
		(pin CLB2PHY_TEST_SDR_CLK_SEL_B CLB2PHY_TEST_SDR_CLK_SEL_B input)
		(pin CLB2PHY_TEST_SPARE_B0 CLB2PHY_TEST_SPARE_B0 input)
		(pin CLB2PHY_TEST_SPARE_B1 CLB2PHY_TEST_SPARE_B1 input)
		(pin CLB2PHY_TEST_SPARE_B2 CLB2PHY_TEST_SPARE_B2 input)
		(pin CLB2PHY_TEST_SPARE_B3 CLB2PHY_TEST_SPARE_B3 input)
		(pin CTL2BS_REFCLK_EN_LOW0 CTL2BS_REFCLK_EN_LOW0 input)
		(pin CTL2BS_REFCLK_EN_LOW1 CTL2BS_REFCLK_EN_LOW1 input)
		(pin CTL2BS_REFCLK_EN_LOW2 CTL2BS_REFCLK_EN_LOW2 input)
		(pin CTL2BS_REFCLK_EN_LOW3 CTL2BS_REFCLK_EN_LOW3 input)
		(pin CTL2BS_REFCLK_EN_LOW4 CTL2BS_REFCLK_EN_LOW4 input)
		(pin CTL2BS_REFCLK_EN_LOW5 CTL2BS_REFCLK_EN_LOW5 input)
		(pin CTL2BS_REFCLK_EN_LOW6 CTL2BS_REFCLK_EN_LOW6 input)
		(pin CTL2BS_REFCLK_EN_UPP0 CTL2BS_REFCLK_EN_UPP0 input)
		(pin CTL2BS_REFCLK_EN_UPP1 CTL2BS_REFCLK_EN_UPP1 input)
		(pin CTL2BS_REFCLK_EN_UPP2 CTL2BS_REFCLK_EN_UPP2 input)
		(pin CTL2BS_REFCLK_EN_UPP3 CTL2BS_REFCLK_EN_UPP3 input)
		(pin CTL2BS_REFCLK_EN_UPP4 CTL2BS_REFCLK_EN_UPP4 input)
		(pin CTL2BS_REFCLK_EN_UPP5 CTL2BS_REFCLK_EN_UPP5 input)
		(pin CTL2BS_REFCLK_EN_UPP6 CTL2BS_REFCLK_EN_UPP6 input)
		(pin CTRL_RST_LOW CTRL_RST_LOW input)
		(pin CTRL_RST_UPP CTRL_RST_UPP input)
		(pin DIV_CLK_OUT_LOW DIV_CLK_OUT_LOW input)
		(pin DIV_CLK_OUT_UPP DIV_CLK_OUT_UPP input)
		(pin IDELAY_RST0 IDELAY_RST0 input)
		(pin IDELAY_RST1 IDELAY_RST1 input)
		(pin IDELAY_RST10 IDELAY_RST10 input)
		(pin IDELAY_RST11 IDELAY_RST11 input)
		(pin IDELAY_RST12 IDELAY_RST12 input)
		(pin IDELAY_RST2 IDELAY_RST2 input)
		(pin IDELAY_RST3 IDELAY_RST3 input)
		(pin IDELAY_RST4 IDELAY_RST4 input)
		(pin IDELAY_RST5 IDELAY_RST5 input)
		(pin IDELAY_RST6 IDELAY_RST6 input)
		(pin IDELAY_RST7 IDELAY_RST7 input)
		(pin IDELAY_RST8 IDELAY_RST8 input)
		(pin IDELAY_RST9 IDELAY_RST9 input)
		(pin ODELAY_RST0 ODELAY_RST0 input)
		(pin ODELAY_RST1 ODELAY_RST1 input)
		(pin ODELAY_RST10 ODELAY_RST10 input)
		(pin ODELAY_RST11 ODELAY_RST11 input)
		(pin ODELAY_RST12 ODELAY_RST12 input)
		(pin ODELAY_RST2 ODELAY_RST2 input)
		(pin ODELAY_RST3 ODELAY_RST3 input)
		(pin ODELAY_RST4 ODELAY_RST4 input)
		(pin ODELAY_RST5 ODELAY_RST5 input)
		(pin ODELAY_RST6 ODELAY_RST6 input)
		(pin ODELAY_RST7 ODELAY_RST7 input)
		(pin ODELAY_RST8 ODELAY_RST8 input)
		(pin ODELAY_RST9 ODELAY_RST9 input)
		(pin RCLK2PHY_CLKDR RCLK2PHY_CLKDR input)
		(pin RCLK2PHY_SHIFTDR RCLK2PHY_SHIFTDR input)
		(pin RXBIT_RST0 RXBIT_RST0 input)
		(pin RXBIT_RST1 RXBIT_RST1 input)
		(pin RXBIT_RST10 RXBIT_RST10 input)
		(pin RXBIT_RST11 RXBIT_RST11 input)
		(pin RXBIT_RST12 RXBIT_RST12 input)
		(pin RXBIT_RST2 RXBIT_RST2 input)
		(pin RXBIT_RST3 RXBIT_RST3 input)
		(pin RXBIT_RST4 RXBIT_RST4 input)
		(pin RXBIT_RST5 RXBIT_RST5 input)
		(pin RXBIT_RST6 RXBIT_RST6 input)
		(pin RXBIT_RST7 RXBIT_RST7 input)
		(pin RXBIT_RST8 RXBIT_RST8 input)
		(pin RXBIT_RST9 RXBIT_RST9 input)
		(pin TRISTATE_ODELAY_RST0 TRISTATE_ODELAY_RST0 input)
		(pin TRISTATE_ODELAY_RST1 TRISTATE_ODELAY_RST1 input)
		(pin TXBIT_RST0 TXBIT_RST0 input)
		(pin TXBIT_RST1 TXBIT_RST1 input)
		(pin TXBIT_RST10 TXBIT_RST10 input)
		(pin TXBIT_RST11 TXBIT_RST11 input)
		(pin TXBIT_RST12 TXBIT_RST12 input)
		(pin TXBIT_RST2 TXBIT_RST2 input)
		(pin TXBIT_RST3 TXBIT_RST3 input)
		(pin TXBIT_RST4 TXBIT_RST4 input)
		(pin TXBIT_RST5 TXBIT_RST5 input)
		(pin TXBIT_RST6 TXBIT_RST6 input)
		(pin TXBIT_RST7 TXBIT_RST7 input)
		(pin TXBIT_RST8 TXBIT_RST8 input)
		(pin TXBIT_RST9 TXBIT_RST9 input)
		(pin TXBIT_TRI_RST0 TXBIT_TRI_RST0 input)
		(pin TXBIT_TRI_RST1 TXBIT_TRI_RST1 input)
		(pin CLB2PHY_CTRL_RST_LOW_SMX CLB2PHY_CTRL_RST_LOW_SMX output)
		(pin CLB2PHY_CTRL_RST_UPP_SMX CLB2PHY_CTRL_RST_UPP_SMX output)
		(pin CLB2PHY_FIFO_CLK_SMX0 CLB2PHY_FIFO_CLK_SMX0 output)
		(pin CLB2PHY_FIFO_CLK_SMX1 CLB2PHY_FIFO_CLK_SMX1 output)
		(pin CLB2PHY_FIFO_CLK_SMX10 CLB2PHY_FIFO_CLK_SMX10 output)
		(pin CLB2PHY_FIFO_CLK_SMX11 CLB2PHY_FIFO_CLK_SMX11 output)
		(pin CLB2PHY_FIFO_CLK_SMX12 CLB2PHY_FIFO_CLK_SMX12 output)
		(pin CLB2PHY_FIFO_CLK_SMX2 CLB2PHY_FIFO_CLK_SMX2 output)
		(pin CLB2PHY_FIFO_CLK_SMX3 CLB2PHY_FIFO_CLK_SMX3 output)
		(pin CLB2PHY_FIFO_CLK_SMX4 CLB2PHY_FIFO_CLK_SMX4 output)
		(pin CLB2PHY_FIFO_CLK_SMX5 CLB2PHY_FIFO_CLK_SMX5 output)
		(pin CLB2PHY_FIFO_CLK_SMX6 CLB2PHY_FIFO_CLK_SMX6 output)
		(pin CLB2PHY_FIFO_CLK_SMX7 CLB2PHY_FIFO_CLK_SMX7 output)
		(pin CLB2PHY_FIFO_CLK_SMX8 CLB2PHY_FIFO_CLK_SMX8 output)
		(pin CLB2PHY_FIFO_CLK_SMX9 CLB2PHY_FIFO_CLK_SMX9 output)
		(pin CLB2PHY_IDELAY_RST_SMX0 CLB2PHY_IDELAY_RST_SMX0 output)
		(pin CLB2PHY_IDELAY_RST_SMX1 CLB2PHY_IDELAY_RST_SMX1 output)
		(pin CLB2PHY_IDELAY_RST_SMX10 CLB2PHY_IDELAY_RST_SMX10 output)
		(pin CLB2PHY_IDELAY_RST_SMX11 CLB2PHY_IDELAY_RST_SMX11 output)
		(pin CLB2PHY_IDELAY_RST_SMX12 CLB2PHY_IDELAY_RST_SMX12 output)
		(pin CLB2PHY_IDELAY_RST_SMX2 CLB2PHY_IDELAY_RST_SMX2 output)
		(pin CLB2PHY_IDELAY_RST_SMX3 CLB2PHY_IDELAY_RST_SMX3 output)
		(pin CLB2PHY_IDELAY_RST_SMX4 CLB2PHY_IDELAY_RST_SMX4 output)
		(pin CLB2PHY_IDELAY_RST_SMX5 CLB2PHY_IDELAY_RST_SMX5 output)
		(pin CLB2PHY_IDELAY_RST_SMX6 CLB2PHY_IDELAY_RST_SMX6 output)
		(pin CLB2PHY_IDELAY_RST_SMX7 CLB2PHY_IDELAY_RST_SMX7 output)
		(pin CLB2PHY_IDELAY_RST_SMX8 CLB2PHY_IDELAY_RST_SMX8 output)
		(pin CLB2PHY_IDELAY_RST_SMX9 CLB2PHY_IDELAY_RST_SMX9 output)
		(pin CLB2PHY_ODELAY_RST_SMX0 CLB2PHY_ODELAY_RST_SMX0 output)
		(pin CLB2PHY_ODELAY_RST_SMX1 CLB2PHY_ODELAY_RST_SMX1 output)
		(pin CLB2PHY_ODELAY_RST_SMX10 CLB2PHY_ODELAY_RST_SMX10 output)
		(pin CLB2PHY_ODELAY_RST_SMX11 CLB2PHY_ODELAY_RST_SMX11 output)
		(pin CLB2PHY_ODELAY_RST_SMX12 CLB2PHY_ODELAY_RST_SMX12 output)
		(pin CLB2PHY_ODELAY_RST_SMX2 CLB2PHY_ODELAY_RST_SMX2 output)
		(pin CLB2PHY_ODELAY_RST_SMX3 CLB2PHY_ODELAY_RST_SMX3 output)
		(pin CLB2PHY_ODELAY_RST_SMX4 CLB2PHY_ODELAY_RST_SMX4 output)
		(pin CLB2PHY_ODELAY_RST_SMX5 CLB2PHY_ODELAY_RST_SMX5 output)
		(pin CLB2PHY_ODELAY_RST_SMX6 CLB2PHY_ODELAY_RST_SMX6 output)
		(pin CLB2PHY_ODELAY_RST_SMX7 CLB2PHY_ODELAY_RST_SMX7 output)
		(pin CLB2PHY_ODELAY_RST_SMX8 CLB2PHY_ODELAY_RST_SMX8 output)
		(pin CLB2PHY_ODELAY_RST_SMX9 CLB2PHY_ODELAY_RST_SMX9 output)
		(pin CLB2PHY_RXBIT_RST_SMX0 CLB2PHY_RXBIT_RST_SMX0 output)
		(pin CLB2PHY_RXBIT_RST_SMX1 CLB2PHY_RXBIT_RST_SMX1 output)
		(pin CLB2PHY_RXBIT_RST_SMX10 CLB2PHY_RXBIT_RST_SMX10 output)
		(pin CLB2PHY_RXBIT_RST_SMX11 CLB2PHY_RXBIT_RST_SMX11 output)
		(pin CLB2PHY_RXBIT_RST_SMX12 CLB2PHY_RXBIT_RST_SMX12 output)
		(pin CLB2PHY_RXBIT_RST_SMX2 CLB2PHY_RXBIT_RST_SMX2 output)
		(pin CLB2PHY_RXBIT_RST_SMX3 CLB2PHY_RXBIT_RST_SMX3 output)
		(pin CLB2PHY_RXBIT_RST_SMX4 CLB2PHY_RXBIT_RST_SMX4 output)
		(pin CLB2PHY_RXBIT_RST_SMX5 CLB2PHY_RXBIT_RST_SMX5 output)
		(pin CLB2PHY_RXBIT_RST_SMX6 CLB2PHY_RXBIT_RST_SMX6 output)
		(pin CLB2PHY_RXBIT_RST_SMX7 CLB2PHY_RXBIT_RST_SMX7 output)
		(pin CLB2PHY_RXBIT_RST_SMX8 CLB2PHY_RXBIT_RST_SMX8 output)
		(pin CLB2PHY_RXBIT_RST_SMX9 CLB2PHY_RXBIT_RST_SMX9 output)
		(pin CLB2PHY_TRISTATE_ODELAY_RST_SMX0 CLB2PHY_TRISTATE_ODELAY_RST_SMX0 output)
		(pin CLB2PHY_TRISTATE_ODELAY_RST_SMX1 CLB2PHY_TRISTATE_ODELAY_RST_SMX1 output)
		(pin CLB2PHY_TXBIT_RST_SMX0 CLB2PHY_TXBIT_RST_SMX0 output)
		(pin CLB2PHY_TXBIT_RST_SMX1 CLB2PHY_TXBIT_RST_SMX1 output)
		(pin CLB2PHY_TXBIT_RST_SMX10 CLB2PHY_TXBIT_RST_SMX10 output)
		(pin CLB2PHY_TXBIT_RST_SMX11 CLB2PHY_TXBIT_RST_SMX11 output)
		(pin CLB2PHY_TXBIT_RST_SMX12 CLB2PHY_TXBIT_RST_SMX12 output)
		(pin CLB2PHY_TXBIT_RST_SMX2 CLB2PHY_TXBIT_RST_SMX2 output)
		(pin CLB2PHY_TXBIT_RST_SMX3 CLB2PHY_TXBIT_RST_SMX3 output)
		(pin CLB2PHY_TXBIT_RST_SMX4 CLB2PHY_TXBIT_RST_SMX4 output)
		(pin CLB2PHY_TXBIT_RST_SMX5 CLB2PHY_TXBIT_RST_SMX5 output)
		(pin CLB2PHY_TXBIT_RST_SMX6 CLB2PHY_TXBIT_RST_SMX6 output)
		(pin CLB2PHY_TXBIT_RST_SMX7 CLB2PHY_TXBIT_RST_SMX7 output)
		(pin CLB2PHY_TXBIT_RST_SMX8 CLB2PHY_TXBIT_RST_SMX8 output)
		(pin CLB2PHY_TXBIT_RST_SMX9 CLB2PHY_TXBIT_RST_SMX9 output)
		(pin CLB2PHY_TXBIT_TRI_RST_SMX0 CLB2PHY_TXBIT_TRI_RST_SMX0 output)
		(pin CLB2PHY_TXBIT_TRI_RST_SMX1 CLB2PHY_TXBIT_TRI_RST_SMX1 output)
		(pin CTL2BS_REFCLK_EN_LOW_SMX0 CTL2BS_REFCLK_EN_LOW_SMX0 output)
		(pin CTL2BS_REFCLK_EN_LOW_SMX1 CTL2BS_REFCLK_EN_LOW_SMX1 output)
		(pin CTL2BS_REFCLK_EN_LOW_SMX2 CTL2BS_REFCLK_EN_LOW_SMX2 output)
		(pin CTL2BS_REFCLK_EN_LOW_SMX3 CTL2BS_REFCLK_EN_LOW_SMX3 output)
		(pin CTL2BS_REFCLK_EN_LOW_SMX4 CTL2BS_REFCLK_EN_LOW_SMX4 output)
		(pin CTL2BS_REFCLK_EN_LOW_SMX5 CTL2BS_REFCLK_EN_LOW_SMX5 output)
		(pin CTL2BS_REFCLK_EN_UPP_SMX0 CTL2BS_REFCLK_EN_UPP_SMX0 output)
		(pin CTL2BS_REFCLK_EN_UPP_SMX1 CTL2BS_REFCLK_EN_UPP_SMX1 output)
		(pin CTL2BS_REFCLK_EN_UPP_SMX2 CTL2BS_REFCLK_EN_UPP_SMX2 output)
		(pin CTL2BS_REFCLK_EN_UPP_SMX3 CTL2BS_REFCLK_EN_UPP_SMX3 output)
		(pin CTL2BS_REFCLK_EN_UPP_SMX4 CTL2BS_REFCLK_EN_UPP_SMX4 output)
		(pin CTL2BS_REFCLK_EN_UPP_SMX5 CTL2BS_REFCLK_EN_UPP_SMX5 output)
		(pin CTL2BS_REFCLK_EN_UPP_SMX6 CTL2BS_REFCLK_EN_UPP_SMX6 output)
		(pin PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT output)
		(pin PHY2CLB_DBG_CLK_STOP_FLG_OUT PHY2CLB_DBG_CLK_STOP_FLG_OUT output)
		(pin PHY2CLB_DBG_CLK_STOP_OUT PHY2CLB_DBG_CLK_STOP_OUT output)
		(pin PHY2CLB_SCAN_OUT0 PHY2CLB_SCAN_OUT0 output)
		(pin PHY2CLB_SCAN_OUT1 PHY2CLB_SCAN_OUT1 output)
		(pin PHY2CLB_SCAN_OUT2 PHY2CLB_SCAN_OUT2 output)
		(pin PHY2CLB_SCAN_OUT3 PHY2CLB_SCAN_OUT3 output)
		(pin PHY2CLB_SCAN_OUT4 PHY2CLB_SCAN_OUT4 output)
		(pin PHY2CLB_SCAN_OUT5 PHY2CLB_SCAN_OUT5 output)
		(pin PHY2CLB_SCAN_OUT6 PHY2CLB_SCAN_OUT6 output)
		(pin PHY2CLB_SCAN_OUT7 PHY2CLB_SCAN_OUT7 output)
		(pin SCAN_INT_LOWER SCAN_INT_LOWER output)
		(pin SCAN_INT_UPPER SCAN_INT_UPPER output)
		(pin XIPHY_CLK_STOP_CTRL_LOW XIPHY_CLK_STOP_CTRL_LOW output)
		(pin XIPHY_CLK_STOP_CTRL_UPP XIPHY_CLK_STOP_CTRL_UPP output)
		(element CLB2PHY_CTRL_CLK_LOW 1
			(pin CLB2PHY_CTRL_CLK_LOW output)
			(conn CLB2PHY_CTRL_CLK_LOW CLB2PHY_CTRL_CLK_LOW ==> XIPHY_FEEDTHROUGH CTRL_CLK_LOWER)
		)
		(element CLB2PHY_CTRL_CLK_UPP 1
			(pin CLB2PHY_CTRL_CLK_UPP output)
			(conn CLB2PHY_CTRL_CLK_UPP CLB2PHY_CTRL_CLK_UPP ==> XIPHY_FEEDTHROUGH CTRL_CLK_UPPER)
		)
		(element CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT 1
			(pin CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT output)
			(conn CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT ==> XIPHY_FEEDTHROUGH DBG_CLK_STOP_FLG_DLY_IN)
		)
		(element CLB2PHY_DBG_CLK_STOP_FLG_OUT 1
			(pin CLB2PHY_DBG_CLK_STOP_FLG_OUT output)
			(conn CLB2PHY_DBG_CLK_STOP_FLG_OUT CLB2PHY_DBG_CLK_STOP_FLG_OUT ==> XIPHY_FEEDTHROUGH DBG_CLK_STOP_FLG_IN)
		)
		(element CLB2PHY_DBG_CT_START_EN 1
			(pin CLB2PHY_DBG_CT_START_EN output)
			(conn CLB2PHY_DBG_CT_START_EN CLB2PHY_DBG_CT_START_EN ==> XIPHY_FEEDTHROUGH DBG_CT_START_EN)
		)
		(element CLB2PHY_FIFO_CLK0 1
			(pin CLB2PHY_FIFO_CLK0 output)
			(conn CLB2PHY_FIFO_CLK0 CLB2PHY_FIFO_CLK0 ==> XIPHY_FEEDTHROUGH FIFO_CLK0)
		)
		(element CLB2PHY_FIFO_CLK1 1
			(pin CLB2PHY_FIFO_CLK1 output)
			(conn CLB2PHY_FIFO_CLK1 CLB2PHY_FIFO_CLK1 ==> XIPHY_FEEDTHROUGH FIFO_CLK1)
		)
		(element CLB2PHY_FIFO_CLK10 1
			(pin CLB2PHY_FIFO_CLK10 output)
			(conn CLB2PHY_FIFO_CLK10 CLB2PHY_FIFO_CLK10 ==> XIPHY_FEEDTHROUGH FIFO_CLK10)
		)
		(element CLB2PHY_FIFO_CLK11 1
			(pin CLB2PHY_FIFO_CLK11 output)
			(conn CLB2PHY_FIFO_CLK11 CLB2PHY_FIFO_CLK11 ==> XIPHY_FEEDTHROUGH FIFO_CLK11)
		)
		(element CLB2PHY_FIFO_CLK12 1
			(pin CLB2PHY_FIFO_CLK12 output)
			(conn CLB2PHY_FIFO_CLK12 CLB2PHY_FIFO_CLK12 ==> XIPHY_FEEDTHROUGH FIFO_CLK12)
		)
		(element CLB2PHY_FIFO_CLK2 1
			(pin CLB2PHY_FIFO_CLK2 output)
			(conn CLB2PHY_FIFO_CLK2 CLB2PHY_FIFO_CLK2 ==> XIPHY_FEEDTHROUGH FIFO_CLK2)
		)
		(element CLB2PHY_FIFO_CLK3 1
			(pin CLB2PHY_FIFO_CLK3 output)
			(conn CLB2PHY_FIFO_CLK3 CLB2PHY_FIFO_CLK3 ==> XIPHY_FEEDTHROUGH FIFO_CLK3)
		)
		(element CLB2PHY_FIFO_CLK4 1
			(pin CLB2PHY_FIFO_CLK4 output)
			(conn CLB2PHY_FIFO_CLK4 CLB2PHY_FIFO_CLK4 ==> XIPHY_FEEDTHROUGH FIFO_CLK4)
		)
		(element CLB2PHY_FIFO_CLK5 1
			(pin CLB2PHY_FIFO_CLK5 output)
			(conn CLB2PHY_FIFO_CLK5 CLB2PHY_FIFO_CLK5 ==> XIPHY_FEEDTHROUGH FIFO_CLK5)
		)
		(element CLB2PHY_FIFO_CLK6 1
			(pin CLB2PHY_FIFO_CLK6 output)
			(conn CLB2PHY_FIFO_CLK6 CLB2PHY_FIFO_CLK6 ==> XIPHY_FEEDTHROUGH FIFO_CLK6)
		)
		(element CLB2PHY_FIFO_CLK7 1
			(pin CLB2PHY_FIFO_CLK7 output)
			(conn CLB2PHY_FIFO_CLK7 CLB2PHY_FIFO_CLK7 ==> XIPHY_FEEDTHROUGH FIFO_CLK7)
		)
		(element CLB2PHY_FIFO_CLK8 1
			(pin CLB2PHY_FIFO_CLK8 output)
			(conn CLB2PHY_FIFO_CLK8 CLB2PHY_FIFO_CLK8 ==> XIPHY_FEEDTHROUGH FIFO_CLK8)
		)
		(element CLB2PHY_FIFO_CLK9 1
			(pin CLB2PHY_FIFO_CLK9 output)
			(conn CLB2PHY_FIFO_CLK9 CLB2PHY_FIFO_CLK9 ==> XIPHY_FEEDTHROUGH FIFO_CLK9)
		)
		(element CLB2PHY_SCAN_CLK_DIV2 1
			(pin CLB2PHY_SCAN_CLK_DIV2 output)
			(conn CLB2PHY_SCAN_CLK_DIV2 CLB2PHY_SCAN_CLK_DIV2 ==> XIPHY_FEEDTHROUGH SCAN_CLK_DIV2)
		)
		(element CLB2PHY_SCAN_CLK_DIV4 1
			(pin CLB2PHY_SCAN_CLK_DIV4 output)
			(conn CLB2PHY_SCAN_CLK_DIV4 CLB2PHY_SCAN_CLK_DIV4 ==> XIPHY_FEEDTHROUGH SCAN_CLK_DIV4)
		)
		(element CLB2PHY_SCAN_CLK_SDR 1
			(pin CLB2PHY_SCAN_CLK_SDR output)
			(conn CLB2PHY_SCAN_CLK_SDR CLB2PHY_SCAN_CLK_SDR ==> XIPHY_FEEDTHROUGH SCAN_CLK_SDR)
		)
		(element CLB2PHY_SCAN_EN_B 1
			(pin CLB2PHY_SCAN_EN_B output)
			(conn CLB2PHY_SCAN_EN_B CLB2PHY_SCAN_EN_B ==> XIPHY_FEEDTHROUGH SCAN_ENABLE_B)
		)
		(element CLB2PHY_SCAN_IN0 1
			(pin CLB2PHY_SCAN_IN0 output)
			(conn CLB2PHY_SCAN_IN0 CLB2PHY_SCAN_IN0 ==> XIPHY_FEEDTHROUGH SCAN_IN0)
		)
		(element CLB2PHY_SCAN_IN1 1
			(pin CLB2PHY_SCAN_IN1 output)
			(conn CLB2PHY_SCAN_IN1 CLB2PHY_SCAN_IN1 ==> XIPHY_FEEDTHROUGH SCAN_IN1)
		)
		(element CLB2PHY_SCAN_IN2 1
			(pin CLB2PHY_SCAN_IN2 output)
			(conn CLB2PHY_SCAN_IN2 CLB2PHY_SCAN_IN2 ==> XIPHY_FEEDTHROUGH SCAN_IN2)
		)
		(element CLB2PHY_SCAN_IN3 1
			(pin CLB2PHY_SCAN_IN3 output)
			(conn CLB2PHY_SCAN_IN3 CLB2PHY_SCAN_IN3 ==> XIPHY_FEEDTHROUGH SCAN_IN3)
		)
		(element CLB2PHY_SCAN_IN4 1
			(pin CLB2PHY_SCAN_IN4 output)
			(conn CLB2PHY_SCAN_IN4 CLB2PHY_SCAN_IN4 ==> XIPHY_FEEDTHROUGH SCAN_IN4)
		)
		(element CLB2PHY_SCAN_IN5 1
			(pin CLB2PHY_SCAN_IN5 output)
			(conn CLB2PHY_SCAN_IN5 CLB2PHY_SCAN_IN5 ==> XIPHY_FEEDTHROUGH SCAN_IN5)
		)
		(element CLB2PHY_SCAN_IN6 1
			(pin CLB2PHY_SCAN_IN6 output)
			(conn CLB2PHY_SCAN_IN6 CLB2PHY_SCAN_IN6 ==> XIPHY_FEEDTHROUGH SCAN_IN6)
		)
		(element CLB2PHY_SCAN_IN7 1
			(pin CLB2PHY_SCAN_IN7 output)
			(conn CLB2PHY_SCAN_IN7 CLB2PHY_SCAN_IN7 ==> XIPHY_FEEDTHROUGH SCAN_IN7)
		)
		(element CLB2PHY_SCAN_MODE_B 1
			(pin CLB2PHY_SCAN_MODE_B output)
			(conn CLB2PHY_SCAN_MODE_B CLB2PHY_SCAN_MODE_B ==> XIPHY_FEEDTHROUGH SCAN_MODE_B)
		)
		(element CLB2PHY_SCAN_RST_MASK_B 1
			(pin CLB2PHY_SCAN_RST_MASK_B output)
			(conn CLB2PHY_SCAN_RST_MASK_B CLB2PHY_SCAN_RST_MASK_B ==> XIPHY_FEEDTHROUGH SCAN_RST_MASK_B)
		)
		(element CLB2PHY_TEST_DIV2_CLK_SEL_B 1
			(pin CLB2PHY_TEST_DIV2_CLK_SEL_B output)
			(conn CLB2PHY_TEST_DIV2_CLK_SEL_B CLB2PHY_TEST_DIV2_CLK_SEL_B ==> XIPHY_FEEDTHROUGH TEST_DIV2_CLK_SEL_B)
		)
		(element CLB2PHY_TEST_DIV4_CLK_SEL_B 1
			(pin CLB2PHY_TEST_DIV4_CLK_SEL_B output)
			(conn CLB2PHY_TEST_DIV4_CLK_SEL_B CLB2PHY_TEST_DIV4_CLK_SEL_B ==> XIPHY_FEEDTHROUGH TEST_DIV4_CLK_SEL_B)
		)
		(element CLB2PHY_TEST_SDR_CLK_SEL_B 1
			(pin CLB2PHY_TEST_SDR_CLK_SEL_B output)
			(conn CLB2PHY_TEST_SDR_CLK_SEL_B CLB2PHY_TEST_SDR_CLK_SEL_B ==> XIPHY_FEEDTHROUGH TEST_SDR_CLK_SEL_B)
		)
		(element CLB2PHY_TEST_SPARE_B0 1
			(pin CLB2PHY_TEST_SPARE_B0 output)
			(conn CLB2PHY_TEST_SPARE_B0 CLB2PHY_TEST_SPARE_B0 ==> XIPHY_FEEDTHROUGH TEST_B0)
		)
		(element CLB2PHY_TEST_SPARE_B1 1
			(pin CLB2PHY_TEST_SPARE_B1 output)
			(conn CLB2PHY_TEST_SPARE_B1 CLB2PHY_TEST_SPARE_B1 ==> XIPHY_FEEDTHROUGH TEST_B1)
		)
		(element CLB2PHY_TEST_SPARE_B2 1
			(pin CLB2PHY_TEST_SPARE_B2 output)
			(conn CLB2PHY_TEST_SPARE_B2 CLB2PHY_TEST_SPARE_B2 ==> XIPHY_FEEDTHROUGH TEST_B2)
		)
		(element CLB2PHY_TEST_SPARE_B3 1
			(pin CLB2PHY_TEST_SPARE_B3 output)
			(conn CLB2PHY_TEST_SPARE_B3 CLB2PHY_TEST_SPARE_B3 ==> XIPHY_FEEDTHROUGH TEST_B3)
		)
		(element CTL2BS_REFCLK_EN_LOW0 1
			(pin CTL2BS_REFCLK_EN_LOW0 output)
			(conn CTL2BS_REFCLK_EN_LOW0 CTL2BS_REFCLK_EN_LOW0 ==> XIPHY_FEEDTHROUGH REFCLK_EN_LOW0)
		)
		(element CTL2BS_REFCLK_EN_LOW1 1
			(pin CTL2BS_REFCLK_EN_LOW1 output)
			(conn CTL2BS_REFCLK_EN_LOW1 CTL2BS_REFCLK_EN_LOW1 ==> XIPHY_FEEDTHROUGH REFCLK_EN_LOW1)
		)
		(element CTL2BS_REFCLK_EN_LOW2 1
			(pin CTL2BS_REFCLK_EN_LOW2 output)
			(conn CTL2BS_REFCLK_EN_LOW2 CTL2BS_REFCLK_EN_LOW2 ==> XIPHY_FEEDTHROUGH REFCLK_EN_LOW2)
		)
		(element CTL2BS_REFCLK_EN_LOW3 1
			(pin CTL2BS_REFCLK_EN_LOW3 output)
			(conn CTL2BS_REFCLK_EN_LOW3 CTL2BS_REFCLK_EN_LOW3 ==> XIPHY_FEEDTHROUGH REFCLK_EN_LOW3)
		)
		(element CTL2BS_REFCLK_EN_LOW4 1
			(pin CTL2BS_REFCLK_EN_LOW4 output)
			(conn CTL2BS_REFCLK_EN_LOW4 CTL2BS_REFCLK_EN_LOW4 ==> XIPHY_FEEDTHROUGH REFCLK_EN_LOW4)
		)
		(element CTL2BS_REFCLK_EN_LOW5 1
			(pin CTL2BS_REFCLK_EN_LOW5 output)
			(conn CTL2BS_REFCLK_EN_LOW5 CTL2BS_REFCLK_EN_LOW5 ==> XIPHY_FEEDTHROUGH REFCLK_EN_LOW5)
		)
		(element CTL2BS_REFCLK_EN_LOW6 1
			(pin CTL2BS_REFCLK_EN_LOW6 output)
			(conn CTL2BS_REFCLK_EN_LOW6 CTL2BS_REFCLK_EN_LOW6 ==> XIPHY_FEEDTHROUGH REFCLK_EN_LOW6)
		)
		(element CTL2BS_REFCLK_EN_UPP0 1
			(pin CTL2BS_REFCLK_EN_UPP0 output)
			(conn CTL2BS_REFCLK_EN_UPP0 CTL2BS_REFCLK_EN_UPP0 ==> XIPHY_FEEDTHROUGH REFCLK_EN_UPP0)
		)
		(element CTL2BS_REFCLK_EN_UPP1 1
			(pin CTL2BS_REFCLK_EN_UPP1 output)
			(conn CTL2BS_REFCLK_EN_UPP1 CTL2BS_REFCLK_EN_UPP1 ==> XIPHY_FEEDTHROUGH REFCLK_EN_UPP1)
		)
		(element CTL2BS_REFCLK_EN_UPP2 1
			(pin CTL2BS_REFCLK_EN_UPP2 output)
			(conn CTL2BS_REFCLK_EN_UPP2 CTL2BS_REFCLK_EN_UPP2 ==> XIPHY_FEEDTHROUGH REFCLK_EN_UPP2)
		)
		(element CTL2BS_REFCLK_EN_UPP3 1
			(pin CTL2BS_REFCLK_EN_UPP3 output)
			(conn CTL2BS_REFCLK_EN_UPP3 CTL2BS_REFCLK_EN_UPP3 ==> XIPHY_FEEDTHROUGH REFCLK_EN_UPP3)
		)
		(element CTL2BS_REFCLK_EN_UPP4 1
			(pin CTL2BS_REFCLK_EN_UPP4 output)
			(conn CTL2BS_REFCLK_EN_UPP4 CTL2BS_REFCLK_EN_UPP4 ==> XIPHY_FEEDTHROUGH REFCLK_EN_UPP4)
		)
		(element CTL2BS_REFCLK_EN_UPP5 1
			(pin CTL2BS_REFCLK_EN_UPP5 output)
			(conn CTL2BS_REFCLK_EN_UPP5 CTL2BS_REFCLK_EN_UPP5 ==> XIPHY_FEEDTHROUGH REFCLK_EN_UPP5)
		)
		(element CTL2BS_REFCLK_EN_UPP6 1
			(pin CTL2BS_REFCLK_EN_UPP6 output)
			(conn CTL2BS_REFCLK_EN_UPP6 CTL2BS_REFCLK_EN_UPP6 ==> XIPHY_FEEDTHROUGH REFCLK_EN_UPP6)
		)
		(element CTRL_RST_LOW 1
			(pin CTRL_RST_LOW output)
			(conn CTRL_RST_LOW CTRL_RST_LOW ==> XIPHY_FEEDTHROUGH CTRL_RST_LOWER)
		)
		(element CTRL_RST_UPP 1
			(pin CTRL_RST_UPP output)
			(conn CTRL_RST_UPP CTRL_RST_UPP ==> XIPHY_FEEDTHROUGH CTRL_RST_UPPER)
		)
		(element DIV_CLK_OUT_LOW 1
			(pin DIV_CLK_OUT_LOW output)
			(conn DIV_CLK_OUT_LOW DIV_CLK_OUT_LOW ==> XIPHY_FEEDTHROUGH DIV_CLK_OUT_LOWER)
		)
		(element DIV_CLK_OUT_UPP 1
			(pin DIV_CLK_OUT_UPP output)
			(conn DIV_CLK_OUT_UPP DIV_CLK_OUT_UPP ==> XIPHY_FEEDTHROUGH DIV_CLK_OUT_UPPER)
		)
		(element IDELAY_RST0 1
			(pin IDELAY_RST0 output)
			(conn IDELAY_RST0 IDELAY_RST0 ==> XIPHY_FEEDTHROUGH IDELAY_RST0)
		)
		(element IDELAY_RST1 1
			(pin IDELAY_RST1 output)
			(conn IDELAY_RST1 IDELAY_RST1 ==> XIPHY_FEEDTHROUGH IDELAY_RST1)
		)
		(element IDELAY_RST10 1
			(pin IDELAY_RST10 output)
			(conn IDELAY_RST10 IDELAY_RST10 ==> XIPHY_FEEDTHROUGH IDELAY_RST10)
		)
		(element IDELAY_RST11 1
			(pin IDELAY_RST11 output)
			(conn IDELAY_RST11 IDELAY_RST11 ==> XIPHY_FEEDTHROUGH IDELAY_RST11)
		)
		(element IDELAY_RST12 1
			(pin IDELAY_RST12 output)
			(conn IDELAY_RST12 IDELAY_RST12 ==> XIPHY_FEEDTHROUGH IDELAY_RST12)
		)
		(element IDELAY_RST2 1
			(pin IDELAY_RST2 output)
			(conn IDELAY_RST2 IDELAY_RST2 ==> XIPHY_FEEDTHROUGH IDELAY_RST2)
		)
		(element IDELAY_RST3 1
			(pin IDELAY_RST3 output)
			(conn IDELAY_RST3 IDELAY_RST3 ==> XIPHY_FEEDTHROUGH IDELAY_RST3)
		)
		(element IDELAY_RST4 1
			(pin IDELAY_RST4 output)
			(conn IDELAY_RST4 IDELAY_RST4 ==> XIPHY_FEEDTHROUGH IDELAY_RST4)
		)
		(element IDELAY_RST5 1
			(pin IDELAY_RST5 output)
			(conn IDELAY_RST5 IDELAY_RST5 ==> XIPHY_FEEDTHROUGH IDELAY_RST5)
		)
		(element IDELAY_RST6 1
			(pin IDELAY_RST6 output)
			(conn IDELAY_RST6 IDELAY_RST6 ==> XIPHY_FEEDTHROUGH IDELAY_RST6)
		)
		(element IDELAY_RST7 1
			(pin IDELAY_RST7 output)
			(conn IDELAY_RST7 IDELAY_RST7 ==> XIPHY_FEEDTHROUGH IDELAY_RST7)
		)
		(element IDELAY_RST8 1
			(pin IDELAY_RST8 output)
			(conn IDELAY_RST8 IDELAY_RST8 ==> XIPHY_FEEDTHROUGH IDELAY_RST8)
		)
		(element IDELAY_RST9 1
			(pin IDELAY_RST9 output)
			(conn IDELAY_RST9 IDELAY_RST9 ==> XIPHY_FEEDTHROUGH IDELAY_RST9)
		)
		(element ODELAY_RST0 1
			(pin ODELAY_RST0 output)
			(conn ODELAY_RST0 ODELAY_RST0 ==> XIPHY_FEEDTHROUGH ODELAY_RST0)
		)
		(element ODELAY_RST1 1
			(pin ODELAY_RST1 output)
			(conn ODELAY_RST1 ODELAY_RST1 ==> XIPHY_FEEDTHROUGH ODELAY_RST1)
		)
		(element ODELAY_RST10 1
			(pin ODELAY_RST10 output)
			(conn ODELAY_RST10 ODELAY_RST10 ==> XIPHY_FEEDTHROUGH ODELAY_RST10)
		)
		(element ODELAY_RST11 1
			(pin ODELAY_RST11 output)
			(conn ODELAY_RST11 ODELAY_RST11 ==> XIPHY_FEEDTHROUGH ODELAY_RST11)
		)
		(element ODELAY_RST12 1
			(pin ODELAY_RST12 output)
			(conn ODELAY_RST12 ODELAY_RST12 ==> XIPHY_FEEDTHROUGH ODELAY_RST12)
		)
		(element ODELAY_RST2 1
			(pin ODELAY_RST2 output)
			(conn ODELAY_RST2 ODELAY_RST2 ==> XIPHY_FEEDTHROUGH ODELAY_RST2)
		)
		(element ODELAY_RST3 1
			(pin ODELAY_RST3 output)
			(conn ODELAY_RST3 ODELAY_RST3 ==> XIPHY_FEEDTHROUGH ODELAY_RST3)
		)
		(element ODELAY_RST4 1
			(pin ODELAY_RST4 output)
			(conn ODELAY_RST4 ODELAY_RST4 ==> XIPHY_FEEDTHROUGH ODELAY_RST4)
		)
		(element ODELAY_RST5 1
			(pin ODELAY_RST5 output)
			(conn ODELAY_RST5 ODELAY_RST5 ==> XIPHY_FEEDTHROUGH ODELAY_RST5)
		)
		(element ODELAY_RST6 1
			(pin ODELAY_RST6 output)
			(conn ODELAY_RST6 ODELAY_RST6 ==> XIPHY_FEEDTHROUGH ODELAY_RST6)
		)
		(element ODELAY_RST7 1
			(pin ODELAY_RST7 output)
			(conn ODELAY_RST7 ODELAY_RST7 ==> XIPHY_FEEDTHROUGH ODELAY_RST7)
		)
		(element ODELAY_RST8 1
			(pin ODELAY_RST8 output)
			(conn ODELAY_RST8 ODELAY_RST8 ==> XIPHY_FEEDTHROUGH ODELAY_RST8)
		)
		(element ODELAY_RST9 1
			(pin ODELAY_RST9 output)
			(conn ODELAY_RST9 ODELAY_RST9 ==> XIPHY_FEEDTHROUGH ODELAY_RST9)
		)
		(element RCLK2PHY_CLKDR 1
			(pin RCLK2PHY_CLKDR output)
			(conn RCLK2PHY_CLKDR RCLK2PHY_CLKDR ==> XIPHY_FEEDTHROUGH RCLK_CLKDR)
		)
		(element RCLK2PHY_SHIFTDR 1
			(pin RCLK2PHY_SHIFTDR output)
			(conn RCLK2PHY_SHIFTDR RCLK2PHY_SHIFTDR ==> XIPHY_FEEDTHROUGH RCLK_SHIFTDR)
		)
		(element RXBIT_RST0 1
			(pin RXBIT_RST0 output)
			(conn RXBIT_RST0 RXBIT_RST0 ==> XIPHY_FEEDTHROUGH ISERDES_RST0)
		)
		(element RXBIT_RST1 1
			(pin RXBIT_RST1 output)
			(conn RXBIT_RST1 RXBIT_RST1 ==> XIPHY_FEEDTHROUGH ISERDES_RST1)
		)
		(element RXBIT_RST10 1
			(pin RXBIT_RST10 output)
			(conn RXBIT_RST10 RXBIT_RST10 ==> XIPHY_FEEDTHROUGH ISERDES_RST10)
		)
		(element RXBIT_RST11 1
			(pin RXBIT_RST11 output)
			(conn RXBIT_RST11 RXBIT_RST11 ==> XIPHY_FEEDTHROUGH ISERDES_RST11)
		)
		(element RXBIT_RST12 1
			(pin RXBIT_RST12 output)
			(conn RXBIT_RST12 RXBIT_RST12 ==> XIPHY_FEEDTHROUGH ISERDES_RST12)
		)
		(element RXBIT_RST2 1
			(pin RXBIT_RST2 output)
			(conn RXBIT_RST2 RXBIT_RST2 ==> XIPHY_FEEDTHROUGH ISERDES_RST2)
		)
		(element RXBIT_RST3 1
			(pin RXBIT_RST3 output)
			(conn RXBIT_RST3 RXBIT_RST3 ==> XIPHY_FEEDTHROUGH ISERDES_RST3)
		)
		(element RXBIT_RST4 1
			(pin RXBIT_RST4 output)
			(conn RXBIT_RST4 RXBIT_RST4 ==> XIPHY_FEEDTHROUGH ISERDES_RST4)
		)
		(element RXBIT_RST5 1
			(pin RXBIT_RST5 output)
			(conn RXBIT_RST5 RXBIT_RST5 ==> XIPHY_FEEDTHROUGH ISERDES_RST5)
		)
		(element RXBIT_RST6 1
			(pin RXBIT_RST6 output)
			(conn RXBIT_RST6 RXBIT_RST6 ==> XIPHY_FEEDTHROUGH ISERDES_RST6)
		)
		(element RXBIT_RST7 1
			(pin RXBIT_RST7 output)
			(conn RXBIT_RST7 RXBIT_RST7 ==> XIPHY_FEEDTHROUGH ISERDES_RST7)
		)
		(element RXBIT_RST8 1
			(pin RXBIT_RST8 output)
			(conn RXBIT_RST8 RXBIT_RST8 ==> XIPHY_FEEDTHROUGH ISERDES_RST8)
		)
		(element RXBIT_RST9 1
			(pin RXBIT_RST9 output)
			(conn RXBIT_RST9 RXBIT_RST9 ==> XIPHY_FEEDTHROUGH ISERDES_RST9)
		)
		(element TRISTATE_ODELAY_RST0 1
			(pin TRISTATE_ODELAY_RST0 output)
			(conn TRISTATE_ODELAY_RST0 TRISTATE_ODELAY_RST0 ==> XIPHY_FEEDTHROUGH TRISTATE_ODELAY_RST0)
		)
		(element TRISTATE_ODELAY_RST1 1
			(pin TRISTATE_ODELAY_RST1 output)
			(conn TRISTATE_ODELAY_RST1 TRISTATE_ODELAY_RST1 ==> XIPHY_FEEDTHROUGH TRISTATE_ODELAY_RST1)
		)
		(element TXBIT_RST0 1
			(pin TXBIT_RST0 output)
			(conn TXBIT_RST0 TXBIT_RST0 ==> XIPHY_FEEDTHROUGH OSERDES_RST0)
		)
		(element TXBIT_RST1 1
			(pin TXBIT_RST1 output)
			(conn TXBIT_RST1 TXBIT_RST1 ==> XIPHY_FEEDTHROUGH OSERDES_RST1)
		)
		(element TXBIT_RST10 1
			(pin TXBIT_RST10 output)
			(conn TXBIT_RST10 TXBIT_RST10 ==> XIPHY_FEEDTHROUGH OSERDES_RST10)
		)
		(element TXBIT_RST11 1
			(pin TXBIT_RST11 output)
			(conn TXBIT_RST11 TXBIT_RST11 ==> XIPHY_FEEDTHROUGH OSERDES_RST11)
		)
		(element TXBIT_RST12 1
			(pin TXBIT_RST12 output)
			(conn TXBIT_RST12 TXBIT_RST12 ==> XIPHY_FEEDTHROUGH OSERDES_RST12)
		)
		(element TXBIT_RST2 1
			(pin TXBIT_RST2 output)
			(conn TXBIT_RST2 TXBIT_RST2 ==> XIPHY_FEEDTHROUGH OSERDES_RST2)
		)
		(element TXBIT_RST3 1
			(pin TXBIT_RST3 output)
			(conn TXBIT_RST3 TXBIT_RST3 ==> XIPHY_FEEDTHROUGH OSERDES_RST3)
		)
		(element TXBIT_RST4 1
			(pin TXBIT_RST4 output)
			(conn TXBIT_RST4 TXBIT_RST4 ==> XIPHY_FEEDTHROUGH OSERDES_RST4)
		)
		(element TXBIT_RST5 1
			(pin TXBIT_RST5 output)
			(conn TXBIT_RST5 TXBIT_RST5 ==> XIPHY_FEEDTHROUGH OSERDES_RST5)
		)
		(element TXBIT_RST6 1
			(pin TXBIT_RST6 output)
			(conn TXBIT_RST6 TXBIT_RST6 ==> XIPHY_FEEDTHROUGH OSERDES_RST6)
		)
		(element TXBIT_RST7 1
			(pin TXBIT_RST7 output)
			(conn TXBIT_RST7 TXBIT_RST7 ==> XIPHY_FEEDTHROUGH OSERDES_RST7)
		)
		(element TXBIT_RST8 1
			(pin TXBIT_RST8 output)
			(conn TXBIT_RST8 TXBIT_RST8 ==> XIPHY_FEEDTHROUGH OSERDES_RST8)
		)
		(element TXBIT_RST9 1
			(pin TXBIT_RST9 output)
			(conn TXBIT_RST9 TXBIT_RST9 ==> XIPHY_FEEDTHROUGH OSERDES_RST9)
		)
		(element TXBIT_TRI_RST0 1
			(pin TXBIT_TRI_RST0 output)
			(conn TXBIT_TRI_RST0 TXBIT_TRI_RST0 ==> XIPHY_FEEDTHROUGH TRISTATE_OSERDES_RST0)
		)
		(element TXBIT_TRI_RST1 1
			(pin TXBIT_TRI_RST1 output)
			(conn TXBIT_TRI_RST1 TXBIT_TRI_RST1 ==> XIPHY_FEEDTHROUGH TRISTATE_OSERDES_RST1)
		)
		(element CLB2PHY_CTRL_RST_LOW_SMX 1
			(pin CLB2PHY_CTRL_RST_LOW_SMX input)
			(conn CLB2PHY_CTRL_RST_LOW_SMX CLB2PHY_CTRL_RST_LOW_SMX <== XIPHY_FEEDTHROUGH CTRL_RST_LOWER_SMX)
		)
		(element CLB2PHY_CTRL_RST_UPP_SMX 1
			(pin CLB2PHY_CTRL_RST_UPP_SMX input)
			(conn CLB2PHY_CTRL_RST_UPP_SMX CLB2PHY_CTRL_RST_UPP_SMX <== XIPHY_FEEDTHROUGH CTRL_RST_UPPER_SMX)
		)
		(element CLB2PHY_FIFO_CLK_SMX0 1
			(pin CLB2PHY_FIFO_CLK_SMX0 input)
			(conn CLB2PHY_FIFO_CLK_SMX0 CLB2PHY_FIFO_CLK_SMX0 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX0)
		)
		(element CLB2PHY_FIFO_CLK_SMX1 1
			(pin CLB2PHY_FIFO_CLK_SMX1 input)
			(conn CLB2PHY_FIFO_CLK_SMX1 CLB2PHY_FIFO_CLK_SMX1 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX1)
		)
		(element CLB2PHY_FIFO_CLK_SMX10 1
			(pin CLB2PHY_FIFO_CLK_SMX10 input)
			(conn CLB2PHY_FIFO_CLK_SMX10 CLB2PHY_FIFO_CLK_SMX10 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX10)
		)
		(element CLB2PHY_FIFO_CLK_SMX11 1
			(pin CLB2PHY_FIFO_CLK_SMX11 input)
			(conn CLB2PHY_FIFO_CLK_SMX11 CLB2PHY_FIFO_CLK_SMX11 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX11)
		)
		(element CLB2PHY_FIFO_CLK_SMX12 1
			(pin CLB2PHY_FIFO_CLK_SMX12 input)
			(conn CLB2PHY_FIFO_CLK_SMX12 CLB2PHY_FIFO_CLK_SMX12 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX12)
		)
		(element CLB2PHY_FIFO_CLK_SMX2 1
			(pin CLB2PHY_FIFO_CLK_SMX2 input)
			(conn CLB2PHY_FIFO_CLK_SMX2 CLB2PHY_FIFO_CLK_SMX2 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX2)
		)
		(element CLB2PHY_FIFO_CLK_SMX3 1
			(pin CLB2PHY_FIFO_CLK_SMX3 input)
			(conn CLB2PHY_FIFO_CLK_SMX3 CLB2PHY_FIFO_CLK_SMX3 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX3)
		)
		(element CLB2PHY_FIFO_CLK_SMX4 1
			(pin CLB2PHY_FIFO_CLK_SMX4 input)
			(conn CLB2PHY_FIFO_CLK_SMX4 CLB2PHY_FIFO_CLK_SMX4 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX4)
		)
		(element CLB2PHY_FIFO_CLK_SMX5 1
			(pin CLB2PHY_FIFO_CLK_SMX5 input)
			(conn CLB2PHY_FIFO_CLK_SMX5 CLB2PHY_FIFO_CLK_SMX5 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX5)
		)
		(element CLB2PHY_FIFO_CLK_SMX6 1
			(pin CLB2PHY_FIFO_CLK_SMX6 input)
			(conn CLB2PHY_FIFO_CLK_SMX6 CLB2PHY_FIFO_CLK_SMX6 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX6)
		)
		(element CLB2PHY_FIFO_CLK_SMX7 1
			(pin CLB2PHY_FIFO_CLK_SMX7 input)
			(conn CLB2PHY_FIFO_CLK_SMX7 CLB2PHY_FIFO_CLK_SMX7 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX7)
		)
		(element CLB2PHY_FIFO_CLK_SMX8 1
			(pin CLB2PHY_FIFO_CLK_SMX8 input)
			(conn CLB2PHY_FIFO_CLK_SMX8 CLB2PHY_FIFO_CLK_SMX8 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX8)
		)
		(element CLB2PHY_FIFO_CLK_SMX9 1
			(pin CLB2PHY_FIFO_CLK_SMX9 input)
			(conn CLB2PHY_FIFO_CLK_SMX9 CLB2PHY_FIFO_CLK_SMX9 <== XIPHY_FEEDTHROUGH FIFO_CLK_SMX9)
		)
		(element CLB2PHY_IDELAY_RST_SMX0 1
			(pin CLB2PHY_IDELAY_RST_SMX0 input)
			(conn CLB2PHY_IDELAY_RST_SMX0 CLB2PHY_IDELAY_RST_SMX0 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX0)
		)
		(element CLB2PHY_IDELAY_RST_SMX1 1
			(pin CLB2PHY_IDELAY_RST_SMX1 input)
			(conn CLB2PHY_IDELAY_RST_SMX1 CLB2PHY_IDELAY_RST_SMX1 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX1)
		)
		(element CLB2PHY_IDELAY_RST_SMX10 1
			(pin CLB2PHY_IDELAY_RST_SMX10 input)
			(conn CLB2PHY_IDELAY_RST_SMX10 CLB2PHY_IDELAY_RST_SMX10 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX10)
		)
		(element CLB2PHY_IDELAY_RST_SMX11 1
			(pin CLB2PHY_IDELAY_RST_SMX11 input)
			(conn CLB2PHY_IDELAY_RST_SMX11 CLB2PHY_IDELAY_RST_SMX11 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX11)
		)
		(element CLB2PHY_IDELAY_RST_SMX12 1
			(pin CLB2PHY_IDELAY_RST_SMX12 input)
			(conn CLB2PHY_IDELAY_RST_SMX12 CLB2PHY_IDELAY_RST_SMX12 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX12)
		)
		(element CLB2PHY_IDELAY_RST_SMX2 1
			(pin CLB2PHY_IDELAY_RST_SMX2 input)
			(conn CLB2PHY_IDELAY_RST_SMX2 CLB2PHY_IDELAY_RST_SMX2 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX2)
		)
		(element CLB2PHY_IDELAY_RST_SMX3 1
			(pin CLB2PHY_IDELAY_RST_SMX3 input)
			(conn CLB2PHY_IDELAY_RST_SMX3 CLB2PHY_IDELAY_RST_SMX3 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX3)
		)
		(element CLB2PHY_IDELAY_RST_SMX4 1
			(pin CLB2PHY_IDELAY_RST_SMX4 input)
			(conn CLB2PHY_IDELAY_RST_SMX4 CLB2PHY_IDELAY_RST_SMX4 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX4)
		)
		(element CLB2PHY_IDELAY_RST_SMX5 1
			(pin CLB2PHY_IDELAY_RST_SMX5 input)
			(conn CLB2PHY_IDELAY_RST_SMX5 CLB2PHY_IDELAY_RST_SMX5 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX5)
		)
		(element CLB2PHY_IDELAY_RST_SMX6 1
			(pin CLB2PHY_IDELAY_RST_SMX6 input)
			(conn CLB2PHY_IDELAY_RST_SMX6 CLB2PHY_IDELAY_RST_SMX6 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX6)
		)
		(element CLB2PHY_IDELAY_RST_SMX7 1
			(pin CLB2PHY_IDELAY_RST_SMX7 input)
			(conn CLB2PHY_IDELAY_RST_SMX7 CLB2PHY_IDELAY_RST_SMX7 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX7)
		)
		(element CLB2PHY_IDELAY_RST_SMX8 1
			(pin CLB2PHY_IDELAY_RST_SMX8 input)
			(conn CLB2PHY_IDELAY_RST_SMX8 CLB2PHY_IDELAY_RST_SMX8 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX8)
		)
		(element CLB2PHY_IDELAY_RST_SMX9 1
			(pin CLB2PHY_IDELAY_RST_SMX9 input)
			(conn CLB2PHY_IDELAY_RST_SMX9 CLB2PHY_IDELAY_RST_SMX9 <== XIPHY_FEEDTHROUGH IDELAY_RST_SMX9)
		)
		(element CLB2PHY_ODELAY_RST_SMX0 1
			(pin CLB2PHY_ODELAY_RST_SMX0 input)
			(conn CLB2PHY_ODELAY_RST_SMX0 CLB2PHY_ODELAY_RST_SMX0 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX0)
		)
		(element CLB2PHY_ODELAY_RST_SMX1 1
			(pin CLB2PHY_ODELAY_RST_SMX1 input)
			(conn CLB2PHY_ODELAY_RST_SMX1 CLB2PHY_ODELAY_RST_SMX1 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX1)
		)
		(element CLB2PHY_ODELAY_RST_SMX10 1
			(pin CLB2PHY_ODELAY_RST_SMX10 input)
			(conn CLB2PHY_ODELAY_RST_SMX10 CLB2PHY_ODELAY_RST_SMX10 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX10)
		)
		(element CLB2PHY_ODELAY_RST_SMX11 1
			(pin CLB2PHY_ODELAY_RST_SMX11 input)
			(conn CLB2PHY_ODELAY_RST_SMX11 CLB2PHY_ODELAY_RST_SMX11 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX11)
		)
		(element CLB2PHY_ODELAY_RST_SMX12 1
			(pin CLB2PHY_ODELAY_RST_SMX12 input)
			(conn CLB2PHY_ODELAY_RST_SMX12 CLB2PHY_ODELAY_RST_SMX12 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX12)
		)
		(element CLB2PHY_ODELAY_RST_SMX2 1
			(pin CLB2PHY_ODELAY_RST_SMX2 input)
			(conn CLB2PHY_ODELAY_RST_SMX2 CLB2PHY_ODELAY_RST_SMX2 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX2)
		)
		(element CLB2PHY_ODELAY_RST_SMX3 1
			(pin CLB2PHY_ODELAY_RST_SMX3 input)
			(conn CLB2PHY_ODELAY_RST_SMX3 CLB2PHY_ODELAY_RST_SMX3 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX3)
		)
		(element CLB2PHY_ODELAY_RST_SMX4 1
			(pin CLB2PHY_ODELAY_RST_SMX4 input)
			(conn CLB2PHY_ODELAY_RST_SMX4 CLB2PHY_ODELAY_RST_SMX4 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX4)
		)
		(element CLB2PHY_ODELAY_RST_SMX5 1
			(pin CLB2PHY_ODELAY_RST_SMX5 input)
			(conn CLB2PHY_ODELAY_RST_SMX5 CLB2PHY_ODELAY_RST_SMX5 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX5)
		)
		(element CLB2PHY_ODELAY_RST_SMX6 1
			(pin CLB2PHY_ODELAY_RST_SMX6 input)
			(conn CLB2PHY_ODELAY_RST_SMX6 CLB2PHY_ODELAY_RST_SMX6 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX6)
		)
		(element CLB2PHY_ODELAY_RST_SMX7 1
			(pin CLB2PHY_ODELAY_RST_SMX7 input)
			(conn CLB2PHY_ODELAY_RST_SMX7 CLB2PHY_ODELAY_RST_SMX7 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX7)
		)
		(element CLB2PHY_ODELAY_RST_SMX8 1
			(pin CLB2PHY_ODELAY_RST_SMX8 input)
			(conn CLB2PHY_ODELAY_RST_SMX8 CLB2PHY_ODELAY_RST_SMX8 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX8)
		)
		(element CLB2PHY_ODELAY_RST_SMX9 1
			(pin CLB2PHY_ODELAY_RST_SMX9 input)
			(conn CLB2PHY_ODELAY_RST_SMX9 CLB2PHY_ODELAY_RST_SMX9 <== XIPHY_FEEDTHROUGH ODELAY_RST_SMX9)
		)
		(element CLB2PHY_RXBIT_RST_SMX0 1
			(pin CLB2PHY_RXBIT_RST_SMX0 input)
			(conn CLB2PHY_RXBIT_RST_SMX0 CLB2PHY_RXBIT_RST_SMX0 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX0)
		)
		(element CLB2PHY_RXBIT_RST_SMX1 1
			(pin CLB2PHY_RXBIT_RST_SMX1 input)
			(conn CLB2PHY_RXBIT_RST_SMX1 CLB2PHY_RXBIT_RST_SMX1 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX1)
		)
		(element CLB2PHY_RXBIT_RST_SMX10 1
			(pin CLB2PHY_RXBIT_RST_SMX10 input)
			(conn CLB2PHY_RXBIT_RST_SMX10 CLB2PHY_RXBIT_RST_SMX10 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX10)
		)
		(element CLB2PHY_RXBIT_RST_SMX11 1
			(pin CLB2PHY_RXBIT_RST_SMX11 input)
			(conn CLB2PHY_RXBIT_RST_SMX11 CLB2PHY_RXBIT_RST_SMX11 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX11)
		)
		(element CLB2PHY_RXBIT_RST_SMX12 1
			(pin CLB2PHY_RXBIT_RST_SMX12 input)
			(conn CLB2PHY_RXBIT_RST_SMX12 CLB2PHY_RXBIT_RST_SMX12 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX12)
		)
		(element CLB2PHY_RXBIT_RST_SMX2 1
			(pin CLB2PHY_RXBIT_RST_SMX2 input)
			(conn CLB2PHY_RXBIT_RST_SMX2 CLB2PHY_RXBIT_RST_SMX2 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX2)
		)
		(element CLB2PHY_RXBIT_RST_SMX3 1
			(pin CLB2PHY_RXBIT_RST_SMX3 input)
			(conn CLB2PHY_RXBIT_RST_SMX3 CLB2PHY_RXBIT_RST_SMX3 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX3)
		)
		(element CLB2PHY_RXBIT_RST_SMX4 1
			(pin CLB2PHY_RXBIT_RST_SMX4 input)
			(conn CLB2PHY_RXBIT_RST_SMX4 CLB2PHY_RXBIT_RST_SMX4 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX4)
		)
		(element CLB2PHY_RXBIT_RST_SMX5 1
			(pin CLB2PHY_RXBIT_RST_SMX5 input)
			(conn CLB2PHY_RXBIT_RST_SMX5 CLB2PHY_RXBIT_RST_SMX5 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX5)
		)
		(element CLB2PHY_RXBIT_RST_SMX6 1
			(pin CLB2PHY_RXBIT_RST_SMX6 input)
			(conn CLB2PHY_RXBIT_RST_SMX6 CLB2PHY_RXBIT_RST_SMX6 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX6)
		)
		(element CLB2PHY_RXBIT_RST_SMX7 1
			(pin CLB2PHY_RXBIT_RST_SMX7 input)
			(conn CLB2PHY_RXBIT_RST_SMX7 CLB2PHY_RXBIT_RST_SMX7 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX7)
		)
		(element CLB2PHY_RXBIT_RST_SMX8 1
			(pin CLB2PHY_RXBIT_RST_SMX8 input)
			(conn CLB2PHY_RXBIT_RST_SMX8 CLB2PHY_RXBIT_RST_SMX8 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX8)
		)
		(element CLB2PHY_RXBIT_RST_SMX9 1
			(pin CLB2PHY_RXBIT_RST_SMX9 input)
			(conn CLB2PHY_RXBIT_RST_SMX9 CLB2PHY_RXBIT_RST_SMX9 <== XIPHY_FEEDTHROUGH ISERDES_RST_SMX9)
		)
		(element CLB2PHY_TRISTATE_ODELAY_RST_SMX0 1
			(pin CLB2PHY_TRISTATE_ODELAY_RST_SMX0 input)
			(conn CLB2PHY_TRISTATE_ODELAY_RST_SMX0 CLB2PHY_TRISTATE_ODELAY_RST_SMX0 <== XIPHY_FEEDTHROUGH TRISTATE_ODELAY_RST_SMX0)
		)
		(element CLB2PHY_TRISTATE_ODELAY_RST_SMX1 1
			(pin CLB2PHY_TRISTATE_ODELAY_RST_SMX1 input)
			(conn CLB2PHY_TRISTATE_ODELAY_RST_SMX1 CLB2PHY_TRISTATE_ODELAY_RST_SMX1 <== XIPHY_FEEDTHROUGH TRISTATE_ODELAY_RST_SMX1)
		)
		(element CLB2PHY_TXBIT_RST_SMX0 1
			(pin CLB2PHY_TXBIT_RST_SMX0 input)
			(conn CLB2PHY_TXBIT_RST_SMX0 CLB2PHY_TXBIT_RST_SMX0 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX0)
		)
		(element CLB2PHY_TXBIT_RST_SMX1 1
			(pin CLB2PHY_TXBIT_RST_SMX1 input)
			(conn CLB2PHY_TXBIT_RST_SMX1 CLB2PHY_TXBIT_RST_SMX1 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX1)
		)
		(element CLB2PHY_TXBIT_RST_SMX10 1
			(pin CLB2PHY_TXBIT_RST_SMX10 input)
			(conn CLB2PHY_TXBIT_RST_SMX10 CLB2PHY_TXBIT_RST_SMX10 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX10)
		)
		(element CLB2PHY_TXBIT_RST_SMX11 1
			(pin CLB2PHY_TXBIT_RST_SMX11 input)
			(conn CLB2PHY_TXBIT_RST_SMX11 CLB2PHY_TXBIT_RST_SMX11 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX11)
		)
		(element CLB2PHY_TXBIT_RST_SMX12 1
			(pin CLB2PHY_TXBIT_RST_SMX12 input)
			(conn CLB2PHY_TXBIT_RST_SMX12 CLB2PHY_TXBIT_RST_SMX12 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX12)
		)
		(element CLB2PHY_TXBIT_RST_SMX2 1
			(pin CLB2PHY_TXBIT_RST_SMX2 input)
			(conn CLB2PHY_TXBIT_RST_SMX2 CLB2PHY_TXBIT_RST_SMX2 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX2)
		)
		(element CLB2PHY_TXBIT_RST_SMX3 1
			(pin CLB2PHY_TXBIT_RST_SMX3 input)
			(conn CLB2PHY_TXBIT_RST_SMX3 CLB2PHY_TXBIT_RST_SMX3 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX3)
		)
		(element CLB2PHY_TXBIT_RST_SMX4 1
			(pin CLB2PHY_TXBIT_RST_SMX4 input)
			(conn CLB2PHY_TXBIT_RST_SMX4 CLB2PHY_TXBIT_RST_SMX4 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX4)
		)
		(element CLB2PHY_TXBIT_RST_SMX5 1
			(pin CLB2PHY_TXBIT_RST_SMX5 input)
			(conn CLB2PHY_TXBIT_RST_SMX5 CLB2PHY_TXBIT_RST_SMX5 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX5)
		)
		(element CLB2PHY_TXBIT_RST_SMX6 1
			(pin CLB2PHY_TXBIT_RST_SMX6 input)
			(conn CLB2PHY_TXBIT_RST_SMX6 CLB2PHY_TXBIT_RST_SMX6 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX6)
		)
		(element CLB2PHY_TXBIT_RST_SMX7 1
			(pin CLB2PHY_TXBIT_RST_SMX7 input)
			(conn CLB2PHY_TXBIT_RST_SMX7 CLB2PHY_TXBIT_RST_SMX7 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX7)
		)
		(element CLB2PHY_TXBIT_RST_SMX8 1
			(pin CLB2PHY_TXBIT_RST_SMX8 input)
			(conn CLB2PHY_TXBIT_RST_SMX8 CLB2PHY_TXBIT_RST_SMX8 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX8)
		)
		(element CLB2PHY_TXBIT_RST_SMX9 1
			(pin CLB2PHY_TXBIT_RST_SMX9 input)
			(conn CLB2PHY_TXBIT_RST_SMX9 CLB2PHY_TXBIT_RST_SMX9 <== XIPHY_FEEDTHROUGH OSERDES_RST_SMX9)
		)
		(element CLB2PHY_TXBIT_TRI_RST_SMX0 1
			(pin CLB2PHY_TXBIT_TRI_RST_SMX0 input)
			(conn CLB2PHY_TXBIT_TRI_RST_SMX0 CLB2PHY_TXBIT_TRI_RST_SMX0 <== XIPHY_FEEDTHROUGH TRISTATE_OSERDES_RST_SMX0)
		)
		(element CLB2PHY_TXBIT_TRI_RST_SMX1 1
			(pin CLB2PHY_TXBIT_TRI_RST_SMX1 input)
			(conn CLB2PHY_TXBIT_TRI_RST_SMX1 CLB2PHY_TXBIT_TRI_RST_SMX1 <== XIPHY_FEEDTHROUGH TRISTATE_OSERDES_RST_SMX1)
		)
		(element CTL2BS_REFCLK_EN_LOW_SMX0 1
			(pin CTL2BS_REFCLK_EN_LOW_SMX0 input)
			(conn CTL2BS_REFCLK_EN_LOW_SMX0 CTL2BS_REFCLK_EN_LOW_SMX0 <== XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX0)
		)
		(element CTL2BS_REFCLK_EN_LOW_SMX1 1
			(pin CTL2BS_REFCLK_EN_LOW_SMX1 input)
			(conn CTL2BS_REFCLK_EN_LOW_SMX1 CTL2BS_REFCLK_EN_LOW_SMX1 <== XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX1)
		)
		(element CTL2BS_REFCLK_EN_LOW_SMX2 1
			(pin CTL2BS_REFCLK_EN_LOW_SMX2 input)
			(conn CTL2BS_REFCLK_EN_LOW_SMX2 CTL2BS_REFCLK_EN_LOW_SMX2 <== XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX2)
		)
		(element CTL2BS_REFCLK_EN_LOW_SMX3 1
			(pin CTL2BS_REFCLK_EN_LOW_SMX3 input)
			(conn CTL2BS_REFCLK_EN_LOW_SMX3 CTL2BS_REFCLK_EN_LOW_SMX3 <== XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX3)
		)
		(element CTL2BS_REFCLK_EN_LOW_SMX4 1
			(pin CTL2BS_REFCLK_EN_LOW_SMX4 input)
			(conn CTL2BS_REFCLK_EN_LOW_SMX4 CTL2BS_REFCLK_EN_LOW_SMX4 <== XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX4)
		)
		(element CTL2BS_REFCLK_EN_LOW_SMX5 1
			(pin CTL2BS_REFCLK_EN_LOW_SMX5 input)
			(conn CTL2BS_REFCLK_EN_LOW_SMX5 CTL2BS_REFCLK_EN_LOW_SMX5 <== XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX5)
		)
		(element CTL2BS_REFCLK_EN_UPP_SMX0 1
			(pin CTL2BS_REFCLK_EN_UPP_SMX0 input)
			(conn CTL2BS_REFCLK_EN_UPP_SMX0 CTL2BS_REFCLK_EN_UPP_SMX0 <== XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX0)
		)
		(element CTL2BS_REFCLK_EN_UPP_SMX1 1
			(pin CTL2BS_REFCLK_EN_UPP_SMX1 input)
			(conn CTL2BS_REFCLK_EN_UPP_SMX1 CTL2BS_REFCLK_EN_UPP_SMX1 <== XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX1)
		)
		(element CTL2BS_REFCLK_EN_UPP_SMX2 1
			(pin CTL2BS_REFCLK_EN_UPP_SMX2 input)
			(conn CTL2BS_REFCLK_EN_UPP_SMX2 CTL2BS_REFCLK_EN_UPP_SMX2 <== XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX2)
		)
		(element CTL2BS_REFCLK_EN_UPP_SMX3 1
			(pin CTL2BS_REFCLK_EN_UPP_SMX3 input)
			(conn CTL2BS_REFCLK_EN_UPP_SMX3 CTL2BS_REFCLK_EN_UPP_SMX3 <== XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX3)
		)
		(element CTL2BS_REFCLK_EN_UPP_SMX4 1
			(pin CTL2BS_REFCLK_EN_UPP_SMX4 input)
			(conn CTL2BS_REFCLK_EN_UPP_SMX4 CTL2BS_REFCLK_EN_UPP_SMX4 <== XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX4)
		)
		(element CTL2BS_REFCLK_EN_UPP_SMX5 1
			(pin CTL2BS_REFCLK_EN_UPP_SMX5 input)
			(conn CTL2BS_REFCLK_EN_UPP_SMX5 CTL2BS_REFCLK_EN_UPP_SMX5 <== XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX5)
		)
		(element CTL2BS_REFCLK_EN_UPP_SMX6 1
			(pin CTL2BS_REFCLK_EN_UPP_SMX6 input)
			(conn CTL2BS_REFCLK_EN_UPP_SMX6 CTL2BS_REFCLK_EN_UPP_SMX6 <== XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX6)
		)
		(element PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT 1
			(pin PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT input)
			(conn PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT <== XIPHY_FEEDTHROUGH DBG_CLK_STOP_FLG_DLY_OUT)
		)
		(element PHY2CLB_DBG_CLK_STOP_FLG_OUT 1
			(pin PHY2CLB_DBG_CLK_STOP_FLG_OUT input)
			(conn PHY2CLB_DBG_CLK_STOP_FLG_OUT PHY2CLB_DBG_CLK_STOP_FLG_OUT <== XIPHY_FEEDTHROUGH DBG_CLK_STOP_FLG_OUT)
		)
		(element PHY2CLB_DBG_CLK_STOP_OUT 1
			(pin PHY2CLB_DBG_CLK_STOP_OUT input)
			(conn PHY2CLB_DBG_CLK_STOP_OUT PHY2CLB_DBG_CLK_STOP_OUT <== XIPHY_FEEDTHROUGH DBG_CLK_STOP_OUT)
		)
		(element PHY2CLB_SCAN_OUT0 1
			(pin PHY2CLB_SCAN_OUT0 input)
			(conn PHY2CLB_SCAN_OUT0 PHY2CLB_SCAN_OUT0 <== XIPHY_FEEDTHROUGH SCAN_OUT0)
		)
		(element PHY2CLB_SCAN_OUT1 1
			(pin PHY2CLB_SCAN_OUT1 input)
			(conn PHY2CLB_SCAN_OUT1 PHY2CLB_SCAN_OUT1 <== XIPHY_FEEDTHROUGH SCAN_OUT1)
		)
		(element PHY2CLB_SCAN_OUT2 1
			(pin PHY2CLB_SCAN_OUT2 input)
			(conn PHY2CLB_SCAN_OUT2 PHY2CLB_SCAN_OUT2 <== XIPHY_FEEDTHROUGH SCAN_OUT2)
		)
		(element PHY2CLB_SCAN_OUT3 1
			(pin PHY2CLB_SCAN_OUT3 input)
			(conn PHY2CLB_SCAN_OUT3 PHY2CLB_SCAN_OUT3 <== XIPHY_FEEDTHROUGH SCAN_OUT3)
		)
		(element PHY2CLB_SCAN_OUT4 1
			(pin PHY2CLB_SCAN_OUT4 input)
			(conn PHY2CLB_SCAN_OUT4 PHY2CLB_SCAN_OUT4 <== XIPHY_FEEDTHROUGH SCAN_OUT4)
		)
		(element PHY2CLB_SCAN_OUT5 1
			(pin PHY2CLB_SCAN_OUT5 input)
			(conn PHY2CLB_SCAN_OUT5 PHY2CLB_SCAN_OUT5 <== XIPHY_FEEDTHROUGH SCAN_OUT5)
		)
		(element PHY2CLB_SCAN_OUT6 1
			(pin PHY2CLB_SCAN_OUT6 input)
			(conn PHY2CLB_SCAN_OUT6 PHY2CLB_SCAN_OUT6 <== XIPHY_FEEDTHROUGH SCAN_OUT6)
		)
		(element PHY2CLB_SCAN_OUT7 1
			(pin PHY2CLB_SCAN_OUT7 input)
			(conn PHY2CLB_SCAN_OUT7 PHY2CLB_SCAN_OUT7 <== XIPHY_FEEDTHROUGH SCAN_OUT7)
		)
		(element SCAN_INT_LOWER 1
			(pin SCAN_INT_LOWER input)
			(conn SCAN_INT_LOWER SCAN_INT_LOWER <== XIPHY_FEEDTHROUGH SCAN_INT_LOWER)
		)
		(element SCAN_INT_UPPER 1
			(pin SCAN_INT_UPPER input)
			(conn SCAN_INT_UPPER SCAN_INT_UPPER <== XIPHY_FEEDTHROUGH SCAN_INT_UPPER)
		)
		(element XIPHY_CLK_STOP_CTRL_LOW 1
			(pin XIPHY_CLK_STOP_CTRL_LOW input)
			(conn XIPHY_CLK_STOP_CTRL_LOW XIPHY_CLK_STOP_CTRL_LOW <== XIPHY_FEEDTHROUGH CLK_STOP_LOW)
		)
		(element XIPHY_CLK_STOP_CTRL_UPP 1
			(pin XIPHY_CLK_STOP_CTRL_UPP input)
			(conn XIPHY_CLK_STOP_CTRL_UPP XIPHY_CLK_STOP_CTRL_UPP <== XIPHY_FEEDTHROUGH CLK_STOP_UPP)
		)
		(element XIPHY_FEEDTHROUGH 214 # BEL
			(pin CTRL_CLK_LOWER input)
			(pin CTRL_CLK_UPPER input)
			(pin CTRL_RST_LOWER input)
			(pin CTRL_RST_UPPER input)
			(pin DBG_CLK_STOP_FLG_DLY_IN input)
			(pin DBG_CLK_STOP_FLG_IN input)
			(pin DBG_CT_START_EN input)
			(pin DIV_CLK_OUT_LOWER input)
			(pin DIV_CLK_OUT_UPPER input)
			(pin FIFO_CLK0 input)
			(pin FIFO_CLK1 input)
			(pin FIFO_CLK10 input)
			(pin FIFO_CLK11 input)
			(pin FIFO_CLK12 input)
			(pin FIFO_CLK2 input)
			(pin FIFO_CLK3 input)
			(pin FIFO_CLK4 input)
			(pin FIFO_CLK5 input)
			(pin FIFO_CLK6 input)
			(pin FIFO_CLK7 input)
			(pin FIFO_CLK8 input)
			(pin FIFO_CLK9 input)
			(pin IDELAY_RST0 input)
			(pin IDELAY_RST1 input)
			(pin IDELAY_RST10 input)
			(pin IDELAY_RST11 input)
			(pin IDELAY_RST12 input)
			(pin IDELAY_RST2 input)
			(pin IDELAY_RST3 input)
			(pin IDELAY_RST4 input)
			(pin IDELAY_RST5 input)
			(pin IDELAY_RST6 input)
			(pin IDELAY_RST7 input)
			(pin IDELAY_RST8 input)
			(pin IDELAY_RST9 input)
			(pin ISERDES_RST0 input)
			(pin ISERDES_RST1 input)
			(pin ISERDES_RST10 input)
			(pin ISERDES_RST11 input)
			(pin ISERDES_RST12 input)
			(pin ISERDES_RST2 input)
			(pin ISERDES_RST3 input)
			(pin ISERDES_RST4 input)
			(pin ISERDES_RST5 input)
			(pin ISERDES_RST6 input)
			(pin ISERDES_RST7 input)
			(pin ISERDES_RST8 input)
			(pin ISERDES_RST9 input)
			(pin ODELAY_RST0 input)
			(pin ODELAY_RST1 input)
			(pin ODELAY_RST10 input)
			(pin ODELAY_RST11 input)
			(pin ODELAY_RST12 input)
			(pin ODELAY_RST2 input)
			(pin ODELAY_RST3 input)
			(pin ODELAY_RST4 input)
			(pin ODELAY_RST5 input)
			(pin ODELAY_RST6 input)
			(pin ODELAY_RST7 input)
			(pin ODELAY_RST8 input)
			(pin ODELAY_RST9 input)
			(pin OSERDES_RST0 input)
			(pin OSERDES_RST1 input)
			(pin OSERDES_RST10 input)
			(pin OSERDES_RST11 input)
			(pin OSERDES_RST12 input)
			(pin OSERDES_RST2 input)
			(pin OSERDES_RST3 input)
			(pin OSERDES_RST4 input)
			(pin OSERDES_RST5 input)
			(pin OSERDES_RST6 input)
			(pin OSERDES_RST7 input)
			(pin OSERDES_RST8 input)
			(pin OSERDES_RST9 input)
			(pin RCLK_CLKDR input)
			(pin RCLK_SHIFTDR input)
			(pin REFCLK_EN_LOW0 input)
			(pin REFCLK_EN_LOW1 input)
			(pin REFCLK_EN_LOW2 input)
			(pin REFCLK_EN_LOW3 input)
			(pin REFCLK_EN_LOW4 input)
			(pin REFCLK_EN_LOW5 input)
			(pin REFCLK_EN_LOW6 input)
			(pin REFCLK_EN_UPP0 input)
			(pin REFCLK_EN_UPP1 input)
			(pin REFCLK_EN_UPP2 input)
			(pin REFCLK_EN_UPP3 input)
			(pin REFCLK_EN_UPP4 input)
			(pin REFCLK_EN_UPP5 input)
			(pin REFCLK_EN_UPP6 input)
			(pin SCAN_CLK_DIV2 input)
			(pin SCAN_CLK_DIV4 input)
			(pin SCAN_CLK_SDR input)
			(pin SCAN_ENABLE_B input)
			(pin SCAN_IN0 input)
			(pin SCAN_IN1 input)
			(pin SCAN_IN2 input)
			(pin SCAN_IN3 input)
			(pin SCAN_IN4 input)
			(pin SCAN_IN5 input)
			(pin SCAN_IN6 input)
			(pin SCAN_IN7 input)
			(pin SCAN_MODE_B input)
			(pin SCAN_RST_MASK_B input)
			(pin TEST_B0 input)
			(pin TEST_B1 input)
			(pin TEST_B2 input)
			(pin TEST_B3 input)
			(pin TEST_DIV2_CLK_SEL_B input)
			(pin TEST_DIV4_CLK_SEL_B input)
			(pin TEST_SDR_CLK_SEL_B input)
			(pin TRISTATE_ODELAY_RST0 input)
			(pin TRISTATE_ODELAY_RST1 input)
			(pin TRISTATE_OSERDES_RST0 input)
			(pin TRISTATE_OSERDES_RST1 input)
			(pin CLK_STOP_LOW output)
			(pin CLK_STOP_UPP output)
			(pin CTRL_RST_LOWER_SMX output)
			(pin CTRL_RST_UPPER_SMX output)
			(pin DBG_CLK_STOP_FLG_DLY_OUT output)
			(pin DBG_CLK_STOP_FLG_OUT output)
			(pin DBG_CLK_STOP_OUT output)
			(pin FIFO_CLK_SMX0 output)
			(pin FIFO_CLK_SMX1 output)
			(pin FIFO_CLK_SMX10 output)
			(pin FIFO_CLK_SMX11 output)
			(pin FIFO_CLK_SMX12 output)
			(pin FIFO_CLK_SMX2 output)
			(pin FIFO_CLK_SMX3 output)
			(pin FIFO_CLK_SMX4 output)
			(pin FIFO_CLK_SMX5 output)
			(pin FIFO_CLK_SMX6 output)
			(pin FIFO_CLK_SMX7 output)
			(pin FIFO_CLK_SMX8 output)
			(pin FIFO_CLK_SMX9 output)
			(pin IDELAY_RST_SMX0 output)
			(pin IDELAY_RST_SMX1 output)
			(pin IDELAY_RST_SMX10 output)
			(pin IDELAY_RST_SMX11 output)
			(pin IDELAY_RST_SMX12 output)
			(pin IDELAY_RST_SMX2 output)
			(pin IDELAY_RST_SMX3 output)
			(pin IDELAY_RST_SMX4 output)
			(pin IDELAY_RST_SMX5 output)
			(pin IDELAY_RST_SMX6 output)
			(pin IDELAY_RST_SMX7 output)
			(pin IDELAY_RST_SMX8 output)
			(pin IDELAY_RST_SMX9 output)
			(pin ISERDES_RST_SMX0 output)
			(pin ISERDES_RST_SMX1 output)
			(pin ISERDES_RST_SMX10 output)
			(pin ISERDES_RST_SMX11 output)
			(pin ISERDES_RST_SMX12 output)
			(pin ISERDES_RST_SMX2 output)
			(pin ISERDES_RST_SMX3 output)
			(pin ISERDES_RST_SMX4 output)
			(pin ISERDES_RST_SMX5 output)
			(pin ISERDES_RST_SMX6 output)
			(pin ISERDES_RST_SMX7 output)
			(pin ISERDES_RST_SMX8 output)
			(pin ISERDES_RST_SMX9 output)
			(pin ODELAY_RST_SMX0 output)
			(pin ODELAY_RST_SMX1 output)
			(pin ODELAY_RST_SMX10 output)
			(pin ODELAY_RST_SMX11 output)
			(pin ODELAY_RST_SMX12 output)
			(pin ODELAY_RST_SMX2 output)
			(pin ODELAY_RST_SMX3 output)
			(pin ODELAY_RST_SMX4 output)
			(pin ODELAY_RST_SMX5 output)
			(pin ODELAY_RST_SMX6 output)
			(pin ODELAY_RST_SMX7 output)
			(pin ODELAY_RST_SMX8 output)
			(pin ODELAY_RST_SMX9 output)
			(pin OSERDES_RST_SMX0 output)
			(pin OSERDES_RST_SMX1 output)
			(pin OSERDES_RST_SMX10 output)
			(pin OSERDES_RST_SMX11 output)
			(pin OSERDES_RST_SMX12 output)
			(pin OSERDES_RST_SMX2 output)
			(pin OSERDES_RST_SMX3 output)
			(pin OSERDES_RST_SMX4 output)
			(pin OSERDES_RST_SMX5 output)
			(pin OSERDES_RST_SMX6 output)
			(pin OSERDES_RST_SMX7 output)
			(pin OSERDES_RST_SMX8 output)
			(pin OSERDES_RST_SMX9 output)
			(pin REFCLK_EN_LOW_SMX0 output)
			(pin REFCLK_EN_LOW_SMX1 output)
			(pin REFCLK_EN_LOW_SMX2 output)
			(pin REFCLK_EN_LOW_SMX3 output)
			(pin REFCLK_EN_LOW_SMX4 output)
			(pin REFCLK_EN_LOW_SMX5 output)
			(pin REFCLK_EN_UPP_SMX0 output)
			(pin REFCLK_EN_UPP_SMX1 output)
			(pin REFCLK_EN_UPP_SMX2 output)
			(pin REFCLK_EN_UPP_SMX3 output)
			(pin REFCLK_EN_UPP_SMX4 output)
			(pin REFCLK_EN_UPP_SMX5 output)
			(pin REFCLK_EN_UPP_SMX6 output)
			(pin SCAN_INT_LOWER output)
			(pin SCAN_INT_UPPER output)
			(pin SCAN_OUT0 output)
			(pin SCAN_OUT1 output)
			(pin SCAN_OUT2 output)
			(pin SCAN_OUT3 output)
			(pin SCAN_OUT4 output)
			(pin SCAN_OUT5 output)
			(pin SCAN_OUT6 output)
			(pin SCAN_OUT7 output)
			(pin TRISTATE_ODELAY_RST_SMX0 output)
			(pin TRISTATE_ODELAY_RST_SMX1 output)
			(pin TRISTATE_OSERDES_RST_SMX0 output)
			(pin TRISTATE_OSERDES_RST_SMX1 output)
			(conn XIPHY_FEEDTHROUGH CLK_STOP_LOW ==> XIPHY_CLK_STOP_CTRL_LOW XIPHY_CLK_STOP_CTRL_LOW)
			(conn XIPHY_FEEDTHROUGH CLK_STOP_UPP ==> XIPHY_CLK_STOP_CTRL_UPP XIPHY_CLK_STOP_CTRL_UPP)
			(conn XIPHY_FEEDTHROUGH CTRL_CLK_LOWER <== CLB2PHY_CTRL_CLK_LOW CLB2PHY_CTRL_CLK_LOW)
			(conn XIPHY_FEEDTHROUGH CTRL_CLK_UPPER <== CLB2PHY_CTRL_CLK_UPP CLB2PHY_CTRL_CLK_UPP)
			(conn XIPHY_FEEDTHROUGH CTRL_RST_LOWER <== CTRL_RST_LOW CTRL_RST_LOW)
			(conn XIPHY_FEEDTHROUGH CTRL_RST_LOWER_SMX ==> CLB2PHY_CTRL_RST_LOW_SMX CLB2PHY_CTRL_RST_LOW_SMX)
			(conn XIPHY_FEEDTHROUGH CTRL_RST_UPPER <== CTRL_RST_UPP CTRL_RST_UPP)
			(conn XIPHY_FEEDTHROUGH CTRL_RST_UPPER_SMX ==> CLB2PHY_CTRL_RST_UPP_SMX CLB2PHY_CTRL_RST_UPP_SMX)
			(conn XIPHY_FEEDTHROUGH DBG_CLK_STOP_FLG_DLY_IN <== CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT CLB2PHY_DBG_CLK_STOP_FLG_DLY_OUT)
			(conn XIPHY_FEEDTHROUGH DBG_CLK_STOP_FLG_DLY_OUT ==> PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT PHY2CLB_DBG_CLK_STOP_FLG_DLY_OUT)
			(conn XIPHY_FEEDTHROUGH DBG_CLK_STOP_FLG_IN <== CLB2PHY_DBG_CLK_STOP_FLG_OUT CLB2PHY_DBG_CLK_STOP_FLG_OUT)
			(conn XIPHY_FEEDTHROUGH DBG_CLK_STOP_FLG_OUT ==> PHY2CLB_DBG_CLK_STOP_FLG_OUT PHY2CLB_DBG_CLK_STOP_FLG_OUT)
			(conn XIPHY_FEEDTHROUGH DBG_CLK_STOP_OUT ==> PHY2CLB_DBG_CLK_STOP_OUT PHY2CLB_DBG_CLK_STOP_OUT)
			(conn XIPHY_FEEDTHROUGH DBG_CT_START_EN <== CLB2PHY_DBG_CT_START_EN CLB2PHY_DBG_CT_START_EN)
			(conn XIPHY_FEEDTHROUGH DIV_CLK_OUT_LOWER <== DIV_CLK_OUT_LOW DIV_CLK_OUT_LOW)
			(conn XIPHY_FEEDTHROUGH DIV_CLK_OUT_UPPER <== DIV_CLK_OUT_UPP DIV_CLK_OUT_UPP)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK0 <== CLB2PHY_FIFO_CLK0 CLB2PHY_FIFO_CLK0)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK1 <== CLB2PHY_FIFO_CLK1 CLB2PHY_FIFO_CLK1)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK10 <== CLB2PHY_FIFO_CLK10 CLB2PHY_FIFO_CLK10)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK11 <== CLB2PHY_FIFO_CLK11 CLB2PHY_FIFO_CLK11)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK12 <== CLB2PHY_FIFO_CLK12 CLB2PHY_FIFO_CLK12)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK2 <== CLB2PHY_FIFO_CLK2 CLB2PHY_FIFO_CLK2)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK3 <== CLB2PHY_FIFO_CLK3 CLB2PHY_FIFO_CLK3)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK4 <== CLB2PHY_FIFO_CLK4 CLB2PHY_FIFO_CLK4)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK5 <== CLB2PHY_FIFO_CLK5 CLB2PHY_FIFO_CLK5)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK6 <== CLB2PHY_FIFO_CLK6 CLB2PHY_FIFO_CLK6)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK7 <== CLB2PHY_FIFO_CLK7 CLB2PHY_FIFO_CLK7)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK8 <== CLB2PHY_FIFO_CLK8 CLB2PHY_FIFO_CLK8)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK9 <== CLB2PHY_FIFO_CLK9 CLB2PHY_FIFO_CLK9)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX0 ==> CLB2PHY_FIFO_CLK_SMX0 CLB2PHY_FIFO_CLK_SMX0)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX1 ==> CLB2PHY_FIFO_CLK_SMX1 CLB2PHY_FIFO_CLK_SMX1)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX10 ==> CLB2PHY_FIFO_CLK_SMX10 CLB2PHY_FIFO_CLK_SMX10)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX11 ==> CLB2PHY_FIFO_CLK_SMX11 CLB2PHY_FIFO_CLK_SMX11)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX12 ==> CLB2PHY_FIFO_CLK_SMX12 CLB2PHY_FIFO_CLK_SMX12)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX2 ==> CLB2PHY_FIFO_CLK_SMX2 CLB2PHY_FIFO_CLK_SMX2)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX3 ==> CLB2PHY_FIFO_CLK_SMX3 CLB2PHY_FIFO_CLK_SMX3)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX4 ==> CLB2PHY_FIFO_CLK_SMX4 CLB2PHY_FIFO_CLK_SMX4)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX5 ==> CLB2PHY_FIFO_CLK_SMX5 CLB2PHY_FIFO_CLK_SMX5)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX6 ==> CLB2PHY_FIFO_CLK_SMX6 CLB2PHY_FIFO_CLK_SMX6)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX7 ==> CLB2PHY_FIFO_CLK_SMX7 CLB2PHY_FIFO_CLK_SMX7)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX8 ==> CLB2PHY_FIFO_CLK_SMX8 CLB2PHY_FIFO_CLK_SMX8)
			(conn XIPHY_FEEDTHROUGH FIFO_CLK_SMX9 ==> CLB2PHY_FIFO_CLK_SMX9 CLB2PHY_FIFO_CLK_SMX9)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST0 <== IDELAY_RST0 IDELAY_RST0)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST1 <== IDELAY_RST1 IDELAY_RST1)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST10 <== IDELAY_RST10 IDELAY_RST10)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST11 <== IDELAY_RST11 IDELAY_RST11)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST12 <== IDELAY_RST12 IDELAY_RST12)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST2 <== IDELAY_RST2 IDELAY_RST2)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST3 <== IDELAY_RST3 IDELAY_RST3)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST4 <== IDELAY_RST4 IDELAY_RST4)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST5 <== IDELAY_RST5 IDELAY_RST5)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST6 <== IDELAY_RST6 IDELAY_RST6)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST7 <== IDELAY_RST7 IDELAY_RST7)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST8 <== IDELAY_RST8 IDELAY_RST8)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST9 <== IDELAY_RST9 IDELAY_RST9)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX0 ==> CLB2PHY_IDELAY_RST_SMX0 CLB2PHY_IDELAY_RST_SMX0)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX1 ==> CLB2PHY_IDELAY_RST_SMX1 CLB2PHY_IDELAY_RST_SMX1)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX10 ==> CLB2PHY_IDELAY_RST_SMX10 CLB2PHY_IDELAY_RST_SMX10)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX11 ==> CLB2PHY_IDELAY_RST_SMX11 CLB2PHY_IDELAY_RST_SMX11)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX12 ==> CLB2PHY_IDELAY_RST_SMX12 CLB2PHY_IDELAY_RST_SMX12)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX2 ==> CLB2PHY_IDELAY_RST_SMX2 CLB2PHY_IDELAY_RST_SMX2)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX3 ==> CLB2PHY_IDELAY_RST_SMX3 CLB2PHY_IDELAY_RST_SMX3)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX4 ==> CLB2PHY_IDELAY_RST_SMX4 CLB2PHY_IDELAY_RST_SMX4)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX5 ==> CLB2PHY_IDELAY_RST_SMX5 CLB2PHY_IDELAY_RST_SMX5)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX6 ==> CLB2PHY_IDELAY_RST_SMX6 CLB2PHY_IDELAY_RST_SMX6)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX7 ==> CLB2PHY_IDELAY_RST_SMX7 CLB2PHY_IDELAY_RST_SMX7)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX8 ==> CLB2PHY_IDELAY_RST_SMX8 CLB2PHY_IDELAY_RST_SMX8)
			(conn XIPHY_FEEDTHROUGH IDELAY_RST_SMX9 ==> CLB2PHY_IDELAY_RST_SMX9 CLB2PHY_IDELAY_RST_SMX9)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST0 <== RXBIT_RST0 RXBIT_RST0)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST1 <== RXBIT_RST1 RXBIT_RST1)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST10 <== RXBIT_RST10 RXBIT_RST10)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST11 <== RXBIT_RST11 RXBIT_RST11)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST12 <== RXBIT_RST12 RXBIT_RST12)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST2 <== RXBIT_RST2 RXBIT_RST2)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST3 <== RXBIT_RST3 RXBIT_RST3)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST4 <== RXBIT_RST4 RXBIT_RST4)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST5 <== RXBIT_RST5 RXBIT_RST5)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST6 <== RXBIT_RST6 RXBIT_RST6)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST7 <== RXBIT_RST7 RXBIT_RST7)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST8 <== RXBIT_RST8 RXBIT_RST8)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST9 <== RXBIT_RST9 RXBIT_RST9)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX0 ==> CLB2PHY_RXBIT_RST_SMX0 CLB2PHY_RXBIT_RST_SMX0)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX1 ==> CLB2PHY_RXBIT_RST_SMX1 CLB2PHY_RXBIT_RST_SMX1)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX10 ==> CLB2PHY_RXBIT_RST_SMX10 CLB2PHY_RXBIT_RST_SMX10)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX11 ==> CLB2PHY_RXBIT_RST_SMX11 CLB2PHY_RXBIT_RST_SMX11)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX12 ==> CLB2PHY_RXBIT_RST_SMX12 CLB2PHY_RXBIT_RST_SMX12)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX2 ==> CLB2PHY_RXBIT_RST_SMX2 CLB2PHY_RXBIT_RST_SMX2)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX3 ==> CLB2PHY_RXBIT_RST_SMX3 CLB2PHY_RXBIT_RST_SMX3)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX4 ==> CLB2PHY_RXBIT_RST_SMX4 CLB2PHY_RXBIT_RST_SMX4)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX5 ==> CLB2PHY_RXBIT_RST_SMX5 CLB2PHY_RXBIT_RST_SMX5)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX6 ==> CLB2PHY_RXBIT_RST_SMX6 CLB2PHY_RXBIT_RST_SMX6)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX7 ==> CLB2PHY_RXBIT_RST_SMX7 CLB2PHY_RXBIT_RST_SMX7)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX8 ==> CLB2PHY_RXBIT_RST_SMX8 CLB2PHY_RXBIT_RST_SMX8)
			(conn XIPHY_FEEDTHROUGH ISERDES_RST_SMX9 ==> CLB2PHY_RXBIT_RST_SMX9 CLB2PHY_RXBIT_RST_SMX9)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST0 <== ODELAY_RST0 ODELAY_RST0)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST1 <== ODELAY_RST1 ODELAY_RST1)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST10 <== ODELAY_RST10 ODELAY_RST10)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST11 <== ODELAY_RST11 ODELAY_RST11)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST12 <== ODELAY_RST12 ODELAY_RST12)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST2 <== ODELAY_RST2 ODELAY_RST2)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST3 <== ODELAY_RST3 ODELAY_RST3)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST4 <== ODELAY_RST4 ODELAY_RST4)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST5 <== ODELAY_RST5 ODELAY_RST5)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST6 <== ODELAY_RST6 ODELAY_RST6)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST7 <== ODELAY_RST7 ODELAY_RST7)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST8 <== ODELAY_RST8 ODELAY_RST8)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST9 <== ODELAY_RST9 ODELAY_RST9)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX0 ==> CLB2PHY_ODELAY_RST_SMX0 CLB2PHY_ODELAY_RST_SMX0)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX1 ==> CLB2PHY_ODELAY_RST_SMX1 CLB2PHY_ODELAY_RST_SMX1)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX10 ==> CLB2PHY_ODELAY_RST_SMX10 CLB2PHY_ODELAY_RST_SMX10)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX11 ==> CLB2PHY_ODELAY_RST_SMX11 CLB2PHY_ODELAY_RST_SMX11)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX12 ==> CLB2PHY_ODELAY_RST_SMX12 CLB2PHY_ODELAY_RST_SMX12)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX2 ==> CLB2PHY_ODELAY_RST_SMX2 CLB2PHY_ODELAY_RST_SMX2)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX3 ==> CLB2PHY_ODELAY_RST_SMX3 CLB2PHY_ODELAY_RST_SMX3)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX4 ==> CLB2PHY_ODELAY_RST_SMX4 CLB2PHY_ODELAY_RST_SMX4)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX5 ==> CLB2PHY_ODELAY_RST_SMX5 CLB2PHY_ODELAY_RST_SMX5)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX6 ==> CLB2PHY_ODELAY_RST_SMX6 CLB2PHY_ODELAY_RST_SMX6)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX7 ==> CLB2PHY_ODELAY_RST_SMX7 CLB2PHY_ODELAY_RST_SMX7)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX8 ==> CLB2PHY_ODELAY_RST_SMX8 CLB2PHY_ODELAY_RST_SMX8)
			(conn XIPHY_FEEDTHROUGH ODELAY_RST_SMX9 ==> CLB2PHY_ODELAY_RST_SMX9 CLB2PHY_ODELAY_RST_SMX9)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST0 <== TXBIT_RST0 TXBIT_RST0)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST1 <== TXBIT_RST1 TXBIT_RST1)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST10 <== TXBIT_RST10 TXBIT_RST10)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST11 <== TXBIT_RST11 TXBIT_RST11)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST12 <== TXBIT_RST12 TXBIT_RST12)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST2 <== TXBIT_RST2 TXBIT_RST2)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST3 <== TXBIT_RST3 TXBIT_RST3)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST4 <== TXBIT_RST4 TXBIT_RST4)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST5 <== TXBIT_RST5 TXBIT_RST5)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST6 <== TXBIT_RST6 TXBIT_RST6)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST7 <== TXBIT_RST7 TXBIT_RST7)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST8 <== TXBIT_RST8 TXBIT_RST8)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST9 <== TXBIT_RST9 TXBIT_RST9)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX0 ==> CLB2PHY_TXBIT_RST_SMX0 CLB2PHY_TXBIT_RST_SMX0)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX1 ==> CLB2PHY_TXBIT_RST_SMX1 CLB2PHY_TXBIT_RST_SMX1)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX10 ==> CLB2PHY_TXBIT_RST_SMX10 CLB2PHY_TXBIT_RST_SMX10)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX11 ==> CLB2PHY_TXBIT_RST_SMX11 CLB2PHY_TXBIT_RST_SMX11)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX12 ==> CLB2PHY_TXBIT_RST_SMX12 CLB2PHY_TXBIT_RST_SMX12)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX2 ==> CLB2PHY_TXBIT_RST_SMX2 CLB2PHY_TXBIT_RST_SMX2)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX3 ==> CLB2PHY_TXBIT_RST_SMX3 CLB2PHY_TXBIT_RST_SMX3)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX4 ==> CLB2PHY_TXBIT_RST_SMX4 CLB2PHY_TXBIT_RST_SMX4)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX5 ==> CLB2PHY_TXBIT_RST_SMX5 CLB2PHY_TXBIT_RST_SMX5)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX6 ==> CLB2PHY_TXBIT_RST_SMX6 CLB2PHY_TXBIT_RST_SMX6)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX7 ==> CLB2PHY_TXBIT_RST_SMX7 CLB2PHY_TXBIT_RST_SMX7)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX8 ==> CLB2PHY_TXBIT_RST_SMX8 CLB2PHY_TXBIT_RST_SMX8)
			(conn XIPHY_FEEDTHROUGH OSERDES_RST_SMX9 ==> CLB2PHY_TXBIT_RST_SMX9 CLB2PHY_TXBIT_RST_SMX9)
			(conn XIPHY_FEEDTHROUGH RCLK_CLKDR <== RCLK2PHY_CLKDR RCLK2PHY_CLKDR)
			(conn XIPHY_FEEDTHROUGH RCLK_SHIFTDR <== RCLK2PHY_SHIFTDR RCLK2PHY_SHIFTDR)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW0 <== CTL2BS_REFCLK_EN_LOW0 CTL2BS_REFCLK_EN_LOW0)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW1 <== CTL2BS_REFCLK_EN_LOW1 CTL2BS_REFCLK_EN_LOW1)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW2 <== CTL2BS_REFCLK_EN_LOW2 CTL2BS_REFCLK_EN_LOW2)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW3 <== CTL2BS_REFCLK_EN_LOW3 CTL2BS_REFCLK_EN_LOW3)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW4 <== CTL2BS_REFCLK_EN_LOW4 CTL2BS_REFCLK_EN_LOW4)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW5 <== CTL2BS_REFCLK_EN_LOW5 CTL2BS_REFCLK_EN_LOW5)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW6 <== CTL2BS_REFCLK_EN_LOW6 CTL2BS_REFCLK_EN_LOW6)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX0 ==> CTL2BS_REFCLK_EN_LOW_SMX0 CTL2BS_REFCLK_EN_LOW_SMX0)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX1 ==> CTL2BS_REFCLK_EN_LOW_SMX1 CTL2BS_REFCLK_EN_LOW_SMX1)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX2 ==> CTL2BS_REFCLK_EN_LOW_SMX2 CTL2BS_REFCLK_EN_LOW_SMX2)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX3 ==> CTL2BS_REFCLK_EN_LOW_SMX3 CTL2BS_REFCLK_EN_LOW_SMX3)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX4 ==> CTL2BS_REFCLK_EN_LOW_SMX4 CTL2BS_REFCLK_EN_LOW_SMX4)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_LOW_SMX5 ==> CTL2BS_REFCLK_EN_LOW_SMX5 CTL2BS_REFCLK_EN_LOW_SMX5)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP0 <== CTL2BS_REFCLK_EN_UPP0 CTL2BS_REFCLK_EN_UPP0)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP1 <== CTL2BS_REFCLK_EN_UPP1 CTL2BS_REFCLK_EN_UPP1)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP2 <== CTL2BS_REFCLK_EN_UPP2 CTL2BS_REFCLK_EN_UPP2)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP3 <== CTL2BS_REFCLK_EN_UPP3 CTL2BS_REFCLK_EN_UPP3)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP4 <== CTL2BS_REFCLK_EN_UPP4 CTL2BS_REFCLK_EN_UPP4)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP5 <== CTL2BS_REFCLK_EN_UPP5 CTL2BS_REFCLK_EN_UPP5)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP6 <== CTL2BS_REFCLK_EN_UPP6 CTL2BS_REFCLK_EN_UPP6)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX0 ==> CTL2BS_REFCLK_EN_UPP_SMX0 CTL2BS_REFCLK_EN_UPP_SMX0)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX1 ==> CTL2BS_REFCLK_EN_UPP_SMX1 CTL2BS_REFCLK_EN_UPP_SMX1)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX2 ==> CTL2BS_REFCLK_EN_UPP_SMX2 CTL2BS_REFCLK_EN_UPP_SMX2)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX3 ==> CTL2BS_REFCLK_EN_UPP_SMX3 CTL2BS_REFCLK_EN_UPP_SMX3)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX4 ==> CTL2BS_REFCLK_EN_UPP_SMX4 CTL2BS_REFCLK_EN_UPP_SMX4)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX5 ==> CTL2BS_REFCLK_EN_UPP_SMX5 CTL2BS_REFCLK_EN_UPP_SMX5)
			(conn XIPHY_FEEDTHROUGH REFCLK_EN_UPP_SMX6 ==> CTL2BS_REFCLK_EN_UPP_SMX6 CTL2BS_REFCLK_EN_UPP_SMX6)
			(conn XIPHY_FEEDTHROUGH SCAN_CLK_DIV2 <== CLB2PHY_SCAN_CLK_DIV2 CLB2PHY_SCAN_CLK_DIV2)
			(conn XIPHY_FEEDTHROUGH SCAN_CLK_DIV4 <== CLB2PHY_SCAN_CLK_DIV4 CLB2PHY_SCAN_CLK_DIV4)
			(conn XIPHY_FEEDTHROUGH SCAN_CLK_SDR <== CLB2PHY_SCAN_CLK_SDR CLB2PHY_SCAN_CLK_SDR)
			(conn XIPHY_FEEDTHROUGH SCAN_ENABLE_B <== CLB2PHY_SCAN_EN_B CLB2PHY_SCAN_EN_B)
			(conn XIPHY_FEEDTHROUGH SCAN_IN0 <== CLB2PHY_SCAN_IN0 CLB2PHY_SCAN_IN0)
			(conn XIPHY_FEEDTHROUGH SCAN_IN1 <== CLB2PHY_SCAN_IN1 CLB2PHY_SCAN_IN1)
			(conn XIPHY_FEEDTHROUGH SCAN_IN2 <== CLB2PHY_SCAN_IN2 CLB2PHY_SCAN_IN2)
			(conn XIPHY_FEEDTHROUGH SCAN_IN3 <== CLB2PHY_SCAN_IN3 CLB2PHY_SCAN_IN3)
			(conn XIPHY_FEEDTHROUGH SCAN_IN4 <== CLB2PHY_SCAN_IN4 CLB2PHY_SCAN_IN4)
			(conn XIPHY_FEEDTHROUGH SCAN_IN5 <== CLB2PHY_SCAN_IN5 CLB2PHY_SCAN_IN5)
			(conn XIPHY_FEEDTHROUGH SCAN_IN6 <== CLB2PHY_SCAN_IN6 CLB2PHY_SCAN_IN6)
			(conn XIPHY_FEEDTHROUGH SCAN_IN7 <== CLB2PHY_SCAN_IN7 CLB2PHY_SCAN_IN7)
			(conn XIPHY_FEEDTHROUGH SCAN_INT_LOWER ==> SCAN_INT_LOWER SCAN_INT_LOWER)
			(conn XIPHY_FEEDTHROUGH SCAN_INT_UPPER ==> SCAN_INT_UPPER SCAN_INT_UPPER)
			(conn XIPHY_FEEDTHROUGH SCAN_MODE_B <== CLB2PHY_SCAN_MODE_B CLB2PHY_SCAN_MODE_B)
			(conn XIPHY_FEEDTHROUGH SCAN_OUT0 ==> PHY2CLB_SCAN_OUT0 PHY2CLB_SCAN_OUT0)
			(conn XIPHY_FEEDTHROUGH SCAN_OUT1 ==> PHY2CLB_SCAN_OUT1 PHY2CLB_SCAN_OUT1)
			(conn XIPHY_FEEDTHROUGH SCAN_OUT2 ==> PHY2CLB_SCAN_OUT2 PHY2CLB_SCAN_OUT2)
			(conn XIPHY_FEEDTHROUGH SCAN_OUT3 ==> PHY2CLB_SCAN_OUT3 PHY2CLB_SCAN_OUT3)
			(conn XIPHY_FEEDTHROUGH SCAN_OUT4 ==> PHY2CLB_SCAN_OUT4 PHY2CLB_SCAN_OUT4)
			(conn XIPHY_FEEDTHROUGH SCAN_OUT5 ==> PHY2CLB_SCAN_OUT5 PHY2CLB_SCAN_OUT5)
			(conn XIPHY_FEEDTHROUGH SCAN_OUT6 ==> PHY2CLB_SCAN_OUT6 PHY2CLB_SCAN_OUT6)
			(conn XIPHY_FEEDTHROUGH SCAN_OUT7 ==> PHY2CLB_SCAN_OUT7 PHY2CLB_SCAN_OUT7)
			(conn XIPHY_FEEDTHROUGH SCAN_RST_MASK_B <== CLB2PHY_SCAN_RST_MASK_B CLB2PHY_SCAN_RST_MASK_B)
			(conn XIPHY_FEEDTHROUGH TEST_B0 <== CLB2PHY_TEST_SPARE_B0 CLB2PHY_TEST_SPARE_B0)
			(conn XIPHY_FEEDTHROUGH TEST_B1 <== CLB2PHY_TEST_SPARE_B1 CLB2PHY_TEST_SPARE_B1)
			(conn XIPHY_FEEDTHROUGH TEST_B2 <== CLB2PHY_TEST_SPARE_B2 CLB2PHY_TEST_SPARE_B2)
			(conn XIPHY_FEEDTHROUGH TEST_B3 <== CLB2PHY_TEST_SPARE_B3 CLB2PHY_TEST_SPARE_B3)
			(conn XIPHY_FEEDTHROUGH TEST_DIV2_CLK_SEL_B <== CLB2PHY_TEST_DIV2_CLK_SEL_B CLB2PHY_TEST_DIV2_CLK_SEL_B)
			(conn XIPHY_FEEDTHROUGH TEST_DIV4_CLK_SEL_B <== CLB2PHY_TEST_DIV4_CLK_SEL_B CLB2PHY_TEST_DIV4_CLK_SEL_B)
			(conn XIPHY_FEEDTHROUGH TEST_SDR_CLK_SEL_B <== CLB2PHY_TEST_SDR_CLK_SEL_B CLB2PHY_TEST_SDR_CLK_SEL_B)
			(conn XIPHY_FEEDTHROUGH TRISTATE_ODELAY_RST0 <== TRISTATE_ODELAY_RST0 TRISTATE_ODELAY_RST0)
			(conn XIPHY_FEEDTHROUGH TRISTATE_ODELAY_RST1 <== TRISTATE_ODELAY_RST1 TRISTATE_ODELAY_RST1)
			(conn XIPHY_FEEDTHROUGH TRISTATE_ODELAY_RST_SMX0 ==> CLB2PHY_TRISTATE_ODELAY_RST_SMX0 CLB2PHY_TRISTATE_ODELAY_RST_SMX0)
			(conn XIPHY_FEEDTHROUGH TRISTATE_ODELAY_RST_SMX1 ==> CLB2PHY_TRISTATE_ODELAY_RST_SMX1 CLB2PHY_TRISTATE_ODELAY_RST_SMX1)
			(conn XIPHY_FEEDTHROUGH TRISTATE_OSERDES_RST0 <== TXBIT_TRI_RST0 TXBIT_TRI_RST0)
			(conn XIPHY_FEEDTHROUGH TRISTATE_OSERDES_RST1 <== TXBIT_TRI_RST1 TXBIT_TRI_RST1)
			(conn XIPHY_FEEDTHROUGH TRISTATE_OSERDES_RST_SMX0 ==> CLB2PHY_TXBIT_TRI_RST_SMX0 CLB2PHY_TXBIT_TRI_RST_SMX0)
			(conn XIPHY_FEEDTHROUGH TRISTATE_OSERDES_RST_SMX1 ==> CLB2PHY_TXBIT_TRI_RST_SMX1 CLB2PHY_TXBIT_TRI_RST_SMX1)
		)
	)