<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/src/fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/src/fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 15 21:18:26 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>26257</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>25800</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>50</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2176</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>174</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>io_axiClk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_axiClk_ibuf/I </td>
</tr>
<tr>
<td>mem_clk_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mem_clk_clk_ibuf/I </td>
</tr>
<tr>
<td>io_vgaClk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_vgaClk_ibuf/I </td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_jtag_tck_ibuf/I </td>
</tr>
<tr>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>mem_clk_clk_ibuf/I</td>
<td>mem_clk_clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>io_axiClk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">62.257(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mem_clk_clk</td>
<td>100.000(MHz)</td>
<td>2016.128(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>io_vgaClk</td>
<td>100.000(MHz)</td>
<td>107.523(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>io_jtag_tck</td>
<td>100.000(MHz)</td>
<td>144.430(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>103.782(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>io_axiClk</td>
<td>Setup</td>
<td>-5826.925</td>
<td>2129</td>
</tr>
<tr>
<td>io_axiClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_vgaClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_vgaClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.062</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>15.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.054</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s1/D</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>15.988</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.033</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_4_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>15.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.033</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_17_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>15.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.033</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_18_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>15.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.033</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_19_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>15.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.033</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_20_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>15.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.033</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_21_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>15.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.033</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_24_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.007</td>
<td>15.729</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.973</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_2_s1/D</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>15.940</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.970</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/execute_to_memory_REGFILE_WRITE_DATA_23_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.039</td>
<td>15.698</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.960</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_12_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>15.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.960</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_13_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>15.632</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.935</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_28_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>15.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.935</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/memory_DivPlugin_rs2_18_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.026</td>
<td>15.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.918</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_19_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.024</td>
<td>15.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.910</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_2_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.031</td>
<td>15.630</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.906</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_24_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.874</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_2_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>15.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.874</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_12_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>15.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.874</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_13_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>15.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.874</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_14_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>15.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.874</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_15_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>15.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.874</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_16_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>15.560</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.874</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_30_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.003</td>
<td>15.560</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/DO[0]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_12_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/DO[1]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_13_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/DO[2]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_14_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/DO[3]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_15_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/DO[0]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_59_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/DO[1]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_60_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/DO[2]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_61_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/DO[3]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_62_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/DO[0]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_155_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/DO[1]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_156_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/DO[2]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_157_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/DO[3]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_158_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/DO[0]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_8_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/DO[1]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_9_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/DO[2]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_10_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/DO[3]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_11_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/DO[0]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_16_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/DO[1]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_17_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/DO[2]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_18_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/DO[3]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_19_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/DO[0]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_47_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/DO[1]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_48_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/DO[2]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_49_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/DO[3]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_50_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.391</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_10_s/DO[0]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_51_s0/D</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.374</td>
<td>0.450</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.656</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>2.945</td>
<td>6.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.697</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>0.434</td>
<td>6.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.419</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>0.434</td>
<td>6.463</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.730</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>-0.214</td>
<td>6.758</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.728</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>0.035</td>
<td>6.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.728</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>0.035</td>
<td>6.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.722</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>0.035</td>
<td>6.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.716</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>0.035</td>
<td>6.495</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>2.953</td>
<td>6.525</td>
</tr>
<tr>
<td>10</td>
<td>2.724</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>6.741</td>
</tr>
<tr>
<td>11</td>
<td>3.003</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>6.463</td>
</tr>
<tr>
<td>12</td>
<td>3.295</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>6.507</td>
</tr>
<tr>
<td>13</td>
<td>3.295</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>6.507</td>
</tr>
<tr>
<td>14</td>
<td>3.300</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>6.501</td>
</tr>
<tr>
<td>15</td>
<td>3.684</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>-0.379</td>
<td>6.507</td>
</tr>
<tr>
<td>16</td>
<td>3.684</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>-0.379</td>
<td>6.507</td>
</tr>
<tr>
<td>17</td>
<td>3.689</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>-0.379</td>
<td>6.501</td>
</tr>
<tr>
<td>18</td>
<td>3.753</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.027</td>
<td>6.741</td>
</tr>
<tr>
<td>19</td>
<td>3.785</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>-0.731</td>
<td>6.758</td>
</tr>
<tr>
<td>20</td>
<td>4.041</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.036</td>
<td>6.463</td>
</tr>
<tr>
<td>21</td>
<td>4.083</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.029</td>
<td>6.758</td>
</tr>
<tr>
<td>22</td>
<td>4.371</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.065</td>
<td>6.507</td>
</tr>
<tr>
<td>23</td>
<td>4.371</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.060</td>
<td>6.501</td>
</tr>
<tr>
<td>24</td>
<td>4.376</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.070</td>
<td>6.507</td>
</tr>
<tr>
<td>25</td>
<td>4.384</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>-1.097</td>
<td>6.525</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.470</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_popPtr_0_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.281</td>
</tr>
<tr>
<td>2</td>
<td>0.595</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_0_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.411</td>
</tr>
<tr>
<td>3</td>
<td>0.595</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_0_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.411</td>
</tr>
<tr>
<td>4</td>
<td>0.595</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_0_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.411</td>
</tr>
<tr>
<td>5</td>
<td>0.600</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_1_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.411</td>
</tr>
<tr>
<td>6</td>
<td>0.600</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_1_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.411</td>
</tr>
<tr>
<td>7</td>
<td>0.600</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_2_s0/CLEAR</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.015</td>
<td>0.426</td>
</tr>
<tr>
<td>8</td>
<td>0.605</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_0_s0/CLEAR</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.426</td>
</tr>
<tr>
<td>9</td>
<td>0.605</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_1_s0/CLEAR</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.426</td>
</tr>
<tr>
<td>10</td>
<td>0.605</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_0_0_s0/CLEAR</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.426</td>
</tr>
<tr>
<td>11</td>
<td>0.605</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_popPtr_1_s0/CLEAR</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.426</td>
</tr>
<tr>
<td>12</td>
<td>0.620</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_vgaCtrl_io_axi_decoder/errorSlave/sendRsp_s1/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.426</td>
</tr>
<tr>
<td>13</td>
<td>0.621</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_popPtr_2_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.428</td>
</tr>
<tr>
<td>14</td>
<td>0.626</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_1_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.428</td>
</tr>
<tr>
<td>15</td>
<td>0.626</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>toplevel_dbus_axi_decoder_io_input_r_rValid_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.426</td>
</tr>
<tr>
<td>16</td>
<td>0.630</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_1_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>17</td>
<td>0.630</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_2_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>18</td>
<td>0.630</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_3_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>19</td>
<td>0.630</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_4_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>20</td>
<td>0.630</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_5_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>21</td>
<td>0.630</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_6_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>22</td>
<td>0.744</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_0_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.550</td>
</tr>
<tr>
<td>23</td>
<td>0.744</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_ptrToPush_2_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.550</td>
</tr>
<tr>
<td>24</td>
<td>0.746</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_ddr3Ctrl/axiController/sys_area_read_response_valid_s3/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.551</td>
</tr>
<tr>
<td>25</td>
<td>0.746</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_ddr3Ctrl/axiController/sys_area_arwcmd_free_s0/PRESET</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.551</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.620</td>
<td>3.620</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>io_axiClk</td>
<td>axi_ram/ram_symbol2_ram_symbol2_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.624</td>
<td>3.624</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>io_axiClk</td>
<td>axi_ram/ram_symbol3_ram_symbol3_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>2.624</td>
<td>3.624</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>io_axiClk</td>
<td>axi_ram/ram_symbol1_ram_symbol1_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>2.629</td>
<td>3.629</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>io_axiClk</td>
<td>axi_ram/ram_symbol0_ram_symbol0_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>2.667</td>
<td>3.667</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>2.667</td>
<td>3.667</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>2.667</td>
<td>3.667</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>2.667</td>
<td>3.667</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol2_ways_0_data_symbol2_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>2.669</td>
<td>3.669</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/execute_MUL_HL_33_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.672</td>
<td>3.672</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>io_axiClk</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol0_ways_0_data_symbol0_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.393</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.642</td>
<td>2.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid_s0/CLK</td>
</tr>
<tr>
<td>13.331</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C48[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rValid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.337%; route: 8.699, 55.235%; tC2Q: 0.382, 2.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.740%; route: 2.959, 81.260%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.632</td>
<td>1.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.642</td>
<td>2.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s1/CLK</td>
</tr>
<tr>
<td>13.578</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C48[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_rValidN_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 41.704%; route: 8.938, 55.903%; tC2Q: 0.382, 2.392%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.740%; route: 2.959, 81.260%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.373</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[3][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.651</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[3][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_4_s0/CLK</td>
</tr>
<tr>
<td>13.340</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[3][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.391%; route: 8.679, 55.178%; tC2Q: 0.382, 2.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.692%; route: 2.969, 81.308%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.373</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.651</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_17_s0/CLK</td>
</tr>
<tr>
<td>13.340</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.391%; route: 8.679, 55.178%; tC2Q: 0.382, 2.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.692%; route: 2.969, 81.308%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.373</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[2][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.651</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[2][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_18_s0/CLK</td>
</tr>
<tr>
<td>13.340</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[2][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.391%; route: 8.679, 55.178%; tC2Q: 0.382, 2.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.692%; route: 2.969, 81.308%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.373</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[2][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.651</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_19_s0/CLK</td>
</tr>
<tr>
<td>13.340</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.391%; route: 8.679, 55.178%; tC2Q: 0.382, 2.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.692%; route: 2.969, 81.308%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.373</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.651</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_20_s0/CLK</td>
</tr>
<tr>
<td>13.340</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.391%; route: 8.679, 55.178%; tC2Q: 0.382, 2.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.692%; route: 2.969, 81.308%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.373</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.651</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_21_s0/CLK</td>
</tr>
<tr>
<td>13.340</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.391%; route: 8.679, 55.178%; tC2Q: 0.382, 2.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.692%; route: 2.969, 81.308%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.373</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.651</td>
<td>2.969</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C49[0][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_24_s0/CLK</td>
</tr>
<tr>
<td>13.340</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C49[0][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.391%; route: 8.679, 55.178%; tC2Q: 0.382, 2.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.692%; route: 2.969, 81.308%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.562</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C124[0][A]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.944</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C124[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>3.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C73[2][B]</td>
<td>axi_core_cpu_dBus_cmd_ready_s2/I2</td>
</tr>
<tr>
<td>7.952</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R41C73[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s2/F</td>
</tr>
<tr>
<td>11.579</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>12.087</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C128[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s7/I0</td>
</tr>
<tr>
<td>13.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R47C118[1][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s7/F</td>
</tr>
<tr>
<td>14.938</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[3][B]</td>
<td>axi_core_cpu/n16597_s2/I0</td>
</tr>
<tr>
<td>15.486</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>295</td>
<td>R53C135[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/n16597_s2/F</td>
</tr>
<tr>
<td>18.934</td>
<td>3.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[2][B]</td>
<td>axi_core_cpu/n16755_s0/I3</td>
</tr>
<tr>
<td>19.502</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C133[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/n16755_s0/F</td>
</tr>
<tr>
<td>19.502</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[2][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/memory_DivPlugin_rs1_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.593</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[2][B]</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_2_s1/CLK</td>
</tr>
<tr>
<td>13.529</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C133[2][B]</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.161%; route: 2.879, 80.839%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.780, 17.440%; route: 12.778, 80.160%; tC2Q: 0.382, 2.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.996%; route: 2.910, 81.004%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/execute_to_memory_REGFILE_WRITE_DATA_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.562</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C124[0][A]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.944</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C124[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>3.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C73[2][B]</td>
<td>axi_core_cpu_dBus_cmd_ready_s2/I2</td>
</tr>
<tr>
<td>7.952</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R41C73[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s2/F</td>
</tr>
<tr>
<td>11.579</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>12.087</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C128[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s7/I0</td>
</tr>
<tr>
<td>13.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R47C118[1][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s7/F</td>
</tr>
<tr>
<td>14.938</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[3][B]</td>
<td>axi_core_cpu/n16597_s2/I0</td>
</tr>
<tr>
<td>15.486</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>295</td>
<td>R53C135[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/n16597_s2/F</td>
</tr>
<tr>
<td>19.259</td>
<td>3.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[2][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/execute_to_memory_REGFILE_WRITE_DATA_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.601</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C132[2][A]</td>
<td>axi_core_cpu/execute_to_memory_REGFILE_WRITE_DATA_23_s0/CLK</td>
</tr>
<tr>
<td>13.289</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C132[2][A]</td>
<td>axi_core_cpu/execute_to_memory_REGFILE_WRITE_DATA_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.161%; route: 2.879, 80.839%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.213, 14.095%; route: 13.103, 83.469%; tC2Q: 0.382, 2.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.955%; route: 2.918, 81.045%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.562</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C124[0][A]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.944</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C124[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>3.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C73[2][B]</td>
<td>axi_core_cpu_dBus_cmd_ready_s2/I2</td>
</tr>
<tr>
<td>7.952</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R41C73[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s2/F</td>
</tr>
<tr>
<td>11.579</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>12.087</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C128[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s7/I0</td>
</tr>
<tr>
<td>13.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R47C118[1][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s7/F</td>
</tr>
<tr>
<td>14.938</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[3][B]</td>
<td>axi_core_cpu/n16597_s2/I0</td>
</tr>
<tr>
<td>15.486</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>295</td>
<td>R53C135[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/n16597_s2/F</td>
</tr>
<tr>
<td>19.194</td>
<td>3.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C110[0][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.545</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C110[0][A]</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_12_s0/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C110[0][A]</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.161%; route: 2.879, 80.839%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.213, 14.153%; route: 13.038, 83.400%; tC2Q: 0.382, 2.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.251%; route: 2.863, 80.749%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.562</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C124[0][A]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.944</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C124[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>3.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C73[2][B]</td>
<td>axi_core_cpu_dBus_cmd_ready_s2/I2</td>
</tr>
<tr>
<td>7.952</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R41C73[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s2/F</td>
</tr>
<tr>
<td>11.579</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>12.087</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C128[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s7/I0</td>
</tr>
<tr>
<td>13.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R47C118[1][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s7/F</td>
</tr>
<tr>
<td>14.938</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[3][B]</td>
<td>axi_core_cpu/n16597_s2/I0</td>
</tr>
<tr>
<td>15.486</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>295</td>
<td>R53C135[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/n16597_s2/F</td>
</tr>
<tr>
<td>19.194</td>
<td>3.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C110[0][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.545</td>
<td>2.863</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C110[0][B]</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_13_s0/CLK</td>
</tr>
<tr>
<td>13.234</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C110[0][B]</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.161%; route: 2.879, 80.839%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.213, 14.153%; route: 13.038, 83.400%; tC2Q: 0.382, 2.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.251%; route: 2.863, 80.749%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.562</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C124[0][A]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.944</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C124[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>3.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C73[2][B]</td>
<td>axi_core_cpu_dBus_cmd_ready_s2/I2</td>
</tr>
<tr>
<td>7.952</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R41C73[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s2/F</td>
</tr>
<tr>
<td>11.579</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>12.087</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C128[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s7/I0</td>
</tr>
<tr>
<td>13.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R47C118[1][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s7/F</td>
</tr>
<tr>
<td>14.938</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[3][B]</td>
<td>axi_core_cpu/n16597_s2/I0</td>
</tr>
<tr>
<td>15.486</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>295</td>
<td>R53C135[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/n16597_s2/F</td>
</tr>
<tr>
<td>19.159</td>
<td>3.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C107[1][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.536</td>
<td>2.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C107[1][A]</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_28_s0/CLK</td>
</tr>
<tr>
<td>13.225</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C107[1][A]</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.161%; route: 2.879, 80.839%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.213, 14.185%; route: 13.003, 83.363%; tC2Q: 0.382, 2.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.302%; route: 2.853, 80.698%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/memory_DivPlugin_rs2_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.562</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C124[0][A]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.944</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C124[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>3.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C73[2][B]</td>
<td>axi_core_cpu_dBus_cmd_ready_s2/I2</td>
</tr>
<tr>
<td>7.952</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R41C73[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s2/F</td>
</tr>
<tr>
<td>11.579</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>12.087</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C128[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s7/I0</td>
</tr>
<tr>
<td>13.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R47C118[1][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s7/F</td>
</tr>
<tr>
<td>14.938</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[3][B]</td>
<td>axi_core_cpu/n16597_s2/I0</td>
</tr>
<tr>
<td>15.486</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>295</td>
<td>R53C135[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/n16597_s2/F</td>
</tr>
<tr>
<td>19.159</td>
<td>3.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C107[0][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/memory_DivPlugin_rs2_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.536</td>
<td>2.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C107[0][B]</td>
<td>axi_core_cpu/memory_DivPlugin_rs2_18_s0/CLK</td>
</tr>
<tr>
<td>13.225</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C107[0][B]</td>
<td>axi_core_cpu/memory_DivPlugin_rs2_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.161%; route: 2.879, 80.839%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.213, 14.185%; route: 13.003, 83.363%; tC2Q: 0.382, 2.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.302%; route: 2.853, 80.698%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.562</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C124[0][A]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.944</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C124[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>3.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C73[2][B]</td>
<td>axi_core_cpu_dBus_cmd_ready_s2/I2</td>
</tr>
<tr>
<td>7.952</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R41C73[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s2/F</td>
</tr>
<tr>
<td>11.579</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>12.087</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C128[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s7/I0</td>
</tr>
<tr>
<td>13.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R47C118[1][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s7/F</td>
</tr>
<tr>
<td>15.577</td>
<td>1.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[3][A]</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_31_s4/I3</td>
</tr>
<tr>
<td>16.124</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R53C135[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/memory_DivPlugin_rs1_31_s4/F</td>
</tr>
<tr>
<td>19.192</td>
<td>3.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/memory_DivPlugin_rs1_19_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.586</td>
<td>2.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[2][A]</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_19_s1/CLK</td>
</tr>
<tr>
<td>13.274</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C133[2][A]</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.161%; route: 2.879, 80.839%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.213, 14.155%; route: 13.035, 83.397%; tC2Q: 0.382, 2.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.034%; route: 2.903, 80.966%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.282</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.562</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C124[0][A]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.944</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C124[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>3.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C73[2][B]</td>
<td>axi_core_cpu_dBus_cmd_ready_s2/I2</td>
</tr>
<tr>
<td>7.952</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R41C73[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s2/F</td>
</tr>
<tr>
<td>11.579</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>12.087</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C128[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s7/I0</td>
</tr>
<tr>
<td>13.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R47C118[1][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s7/F</td>
</tr>
<tr>
<td>15.577</td>
<td>1.992</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[3][A]</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_31_s4/I3</td>
</tr>
<tr>
<td>16.124</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R53C135[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/memory_DivPlugin_rs1_31_s4/F</td>
</tr>
<tr>
<td>19.192</td>
<td>3.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[2][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/memory_DivPlugin_rs1_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.593</td>
<td>2.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[2][B]</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_2_s1/CLK</td>
</tr>
<tr>
<td>13.282</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C133[2][B]</td>
<td>axi_core_cpu/memory_DivPlugin_rs1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.161%; route: 2.879, 80.839%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.213, 14.155%; route: 13.035, 83.397%; tC2Q: 0.382, 2.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.996%; route: 2.910, 81.004%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.251</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.562</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C124[0][A]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.944</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C124[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>7.373</td>
<td>3.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C73[2][B]</td>
<td>axi_core_cpu_dBus_cmd_ready_s2/I2</td>
</tr>
<tr>
<td>7.952</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R41C73[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s2/F</td>
</tr>
<tr>
<td>11.579</td>
<td>3.628</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C128[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I2</td>
</tr>
<tr>
<td>12.087</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R48C128[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>13.006</td>
<td>0.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C118[1][A]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s7/I0</td>
</tr>
<tr>
<td>13.584</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R47C118[1][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s7/F</td>
</tr>
<tr>
<td>14.938</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[3][B]</td>
<td>axi_core_cpu/n16597_s2/I0</td>
</tr>
<tr>
<td>15.486</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>295</td>
<td>R53C135[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/n16597_s2/F</td>
</tr>
<tr>
<td>19.157</td>
<td>3.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C106[0][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_24_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.562</td>
<td>2.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C106[0][A]</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_24_s0/CLK</td>
</tr>
<tr>
<td>13.251</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C106[0][A]</td>
<td>axi_core_cpu/execute_to_memory_MEMORY_STORE_DATA_RF_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 19.161%; route: 2.879, 80.839%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.213, 14.187%; route: 13.000, 83.360%; tC2Q: 0.382, 2.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 19.161%; route: 2.879, 80.839%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.204</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.642</td>
<td>2.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_2_s0/CLK</td>
</tr>
<tr>
<td>13.331</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C50[0][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_strb_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.850%; route: 8.510, 54.692%; tC2Q: 0.382, 2.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.740%; route: 2.959, 81.260%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.204</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[3][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.642</td>
<td>2.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[3][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_12_s0/CLK</td>
</tr>
<tr>
<td>13.331</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C50[3][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.850%; route: 8.510, 54.692%; tC2Q: 0.382, 2.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.740%; route: 2.959, 81.260%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.204</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[2][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.642</td>
<td>2.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[2][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_13_s0/CLK</td>
</tr>
<tr>
<td>13.331</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C50[2][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.850%; route: 8.510, 54.692%; tC2Q: 0.382, 2.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.740%; route: 2.959, 81.260%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.204</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[2][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.642</td>
<td>2.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_14_s0/CLK</td>
</tr>
<tr>
<td>13.331</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C50[2][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.850%; route: 8.510, 54.692%; tC2Q: 0.382, 2.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.740%; route: 2.959, 81.260%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.204</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[1][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.642</td>
<td>2.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_15_s0/CLK</td>
</tr>
<tr>
<td>13.331</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C50[1][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.850%; route: 8.510, 54.692%; tC2Q: 0.382, 2.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.740%; route: 2.959, 81.260%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.204</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[1][A]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.642</td>
<td>2.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_16_s0/CLK</td>
</tr>
<tr>
<td>13.331</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C50[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.850%; route: 8.510, 54.692%; tC2Q: 0.382, 2.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.740%; route: 2.959, 81.260%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.644</td>
<td>2.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C88[2][A]</td>
<td>axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/CLK</td>
</tr>
<tr>
<td>4.027</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R41C88[2][A]</td>
<td style=" font-weight:bold;">axi_sdramCtrl/unburstify_buffer_transaction_burst_0_s0/Q</td>
</tr>
<tr>
<td>5.186</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_base_1_s1/I0</td>
</tr>
<tr>
<td>5.693</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C102[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_base_1_s1/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_1_s/I1</td>
</tr>
<tr>
<td>6.411</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_1_s/COUT</td>
</tr>
<tr>
<td>6.411</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_2_s/CIN</td>
</tr>
<tr>
<td>6.461</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_2_s/COUT</td>
</tr>
<tr>
<td>6.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_3_s/CIN</td>
</tr>
<tr>
<td>6.511</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_3_s/COUT</td>
</tr>
<tr>
<td>6.511</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_4_s/CIN</td>
</tr>
<tr>
<td>6.561</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_4_s/COUT</td>
</tr>
<tr>
<td>6.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C103[2][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_5_s/CIN</td>
</tr>
<tr>
<td>6.611</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C103[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_5_s/COUT</td>
</tr>
<tr>
<td>6.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_6_s/CIN</td>
</tr>
<tr>
<td>6.661</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_6_s/COUT</td>
</tr>
<tr>
<td>6.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[0][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_7_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_7_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_8_s/CIN</td>
</tr>
<tr>
<td>6.761</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_8_s/COUT</td>
</tr>
<tr>
<td>6.761</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[1][B]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_9_s/CIN</td>
</tr>
<tr>
<td>6.811</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_9_s/COUT</td>
</tr>
<tr>
<td>6.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C104[2][A]</td>
<td>axi_sdramCtrl/Axi4Incr_baseIncr_10_s/CIN</td>
</tr>
<tr>
<td>6.861</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C104[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/Axi4Incr_baseIncr_10_s/COUT</td>
</tr>
<tr>
<td>7.849</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/I2</td>
</tr>
<tr>
<td>8.357</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R40C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s2/F</td>
</tr>
<tr>
<td>8.367</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C98[3][B]</td>
<td>axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/I1</td>
</tr>
<tr>
<td>8.914</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R40C98[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_result_payload_fragment_addr_11_s0/F</td>
</tr>
<tr>
<td>9.471</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/I2</td>
</tr>
<tr>
<td>10.044</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s6/F</td>
</tr>
<tr>
<td>10.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td>axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/I0</td>
</tr>
<tr>
<td>10.194</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C96[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/_zz_when_SdramCtrl_l224_1_1_s5/O</td>
</tr>
<tr>
<td>10.554</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1332_s0/I0</td>
</tr>
<tr>
<td>11.149</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C98[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1332_s0/COUT</td>
</tr>
<tr>
<td>11.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C98[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1333_s0/CIN</td>
</tr>
<tr>
<td>11.199</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C98[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1333_s0/COUT</td>
</tr>
<tr>
<td>11.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1334_s0/CIN</td>
</tr>
<tr>
<td>11.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1334_s0/COUT</td>
</tr>
<tr>
<td>11.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1335_s0/CIN</td>
</tr>
<tr>
<td>11.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1335_s0/COUT</td>
</tr>
<tr>
<td>11.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C98[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1336_s0/CIN</td>
</tr>
<tr>
<td>11.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1336_s0/COUT</td>
</tr>
<tr>
<td>11.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1337_s0/CIN</td>
</tr>
<tr>
<td>11.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1337_s0/COUT</td>
</tr>
<tr>
<td>11.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[0][B]</td>
<td>axi_sdramCtrl/ctrl/n1338_s0/CIN</td>
</tr>
<tr>
<td>11.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[0][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1338_s0/COUT</td>
</tr>
<tr>
<td>11.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][A]</td>
<td>axi_sdramCtrl/ctrl/n1339_s0/CIN</td>
</tr>
<tr>
<td>11.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1339_s0/COUT</td>
</tr>
<tr>
<td>11.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[1][B]</td>
<td>axi_sdramCtrl/ctrl/n1340_s0/CIN</td>
</tr>
<tr>
<td>11.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[1][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1340_s0/COUT</td>
</tr>
<tr>
<td>11.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][A]</td>
<td>axi_sdramCtrl/ctrl/n1341_s0/CIN</td>
</tr>
<tr>
<td>11.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1341_s0/COUT</td>
</tr>
<tr>
<td>11.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C99[2][B]</td>
<td>axi_sdramCtrl/ctrl/n1342_s0/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C99[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1342_s0/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C100[0][A]</td>
<td>axi_sdramCtrl/ctrl/n1343_s0/CIN</td>
</tr>
<tr>
<td>11.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C100[0][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/n1343_s0/COUT</td>
</tr>
<tr>
<td>12.811</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][B]</td>
<td>axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/I1</td>
</tr>
<tr>
<td>13.358</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R40C105[3][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/ctrl/frontend_rsp_payload_task_2_s10/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C105[3][A]</td>
<td>axi_sdramCtrl/add_130_s7/I3</td>
</tr>
<tr>
<td>13.913</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R40C105[3][A]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/add_130_s7/F</td>
</tr>
<tr>
<td>14.622</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C98[2][B]</td>
<td>axi_sdramCtrl/unburstify_buffer_beat_7_s7/I2</td>
</tr>
<tr>
<td>15.201</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R39C98[2][B]</td>
<td style=" background: #97FFFF;">axi_sdramCtrl/unburstify_buffer_beat_7_s7/F</td>
</tr>
<tr>
<td>17.741</td>
<td>2.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C61[1][A]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/I1</td>
</tr>
<tr>
<td>18.308</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R42C61[1][A]</td>
<td style=" background: #97FFFF;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_ready_s2/F</td>
</tr>
<tr>
<td>19.204</td>
<td>0.896</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>13.642</td>
<td>2.959</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50[0][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_30_s0/CLK</td>
</tr>
<tr>
<td>13.331</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C50[0][B]</td>
<td>toplevel_axi_sdramCtrl_io_axi_arbiter_io_output_w_s2mPipe_rData_data_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.727%; route: 2.962, 81.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.668, 42.850%; route: 8.510, 54.692%; tC2Q: 0.382, 2.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.740%; route: 2.959, 81.260%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.953</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R51C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/CLK</td>
</tr>
<tr>
<td>41.973</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R51C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/DO[0]</td>
</tr>
<tr>
<td>41.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C88[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.327</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C88[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_12_s0/CLK</td>
</tr>
<tr>
<td>43.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_12_s0</td>
</tr>
<tr>
<td>43.364</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C88[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.588%; route: 1.277, 65.412%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.953</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R51C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/CLK</td>
</tr>
<tr>
<td>41.973</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R51C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/DO[1]</td>
</tr>
<tr>
<td>41.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C88[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.327</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C88[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_13_s0/CLK</td>
</tr>
<tr>
<td>43.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_13_s0</td>
</tr>
<tr>
<td>43.364</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C88[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.588%; route: 1.277, 65.412%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.953</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R51C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/CLK</td>
</tr>
<tr>
<td>41.973</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R51C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/DO[2]</td>
</tr>
<tr>
<td>41.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C88[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.327</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C88[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_14_s0/CLK</td>
</tr>
<tr>
<td>43.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_14_s0</td>
</tr>
<tr>
<td>43.364</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C88[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.588%; route: 1.277, 65.412%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.364</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.953</td>
<td>1.277</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R51C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/CLK</td>
</tr>
<tr>
<td>41.973</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R51C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_2_s/DO[3]</td>
</tr>
<tr>
<td>41.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C88[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.327</td>
<td>1.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C88[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_15_s0/CLK</td>
</tr>
<tr>
<td>43.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_15_s0</td>
</tr>
<tr>
<td>43.364</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C88[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.588%; route: 1.277, 65.412%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.950</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C87</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/CLK</td>
</tr>
<tr>
<td>41.970</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C87</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/DO[0]</td>
</tr>
<tr>
<td>41.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C87[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.324</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C87[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_59_s0/CLK</td>
</tr>
<tr>
<td>43.359</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_59_s0</td>
</tr>
<tr>
<td>43.360</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C87[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.649%; route: 1.274, 65.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.950</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C87</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/CLK</td>
</tr>
<tr>
<td>41.970</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C87</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/DO[1]</td>
</tr>
<tr>
<td>41.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C87[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.324</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C87[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_60_s0/CLK</td>
</tr>
<tr>
<td>43.359</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_60_s0</td>
</tr>
<tr>
<td>43.360</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C87[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.649%; route: 1.274, 65.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.950</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C87</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/CLK</td>
</tr>
<tr>
<td>41.970</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C87</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/DO[2]</td>
</tr>
<tr>
<td>41.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C87[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.324</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C87[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_61_s0/CLK</td>
</tr>
<tr>
<td>43.359</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_61_s0</td>
</tr>
<tr>
<td>43.360</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C87[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.649%; route: 1.274, 65.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.950</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C87</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/CLK</td>
</tr>
<tr>
<td>41.970</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C87</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_12_s/DO[3]</td>
</tr>
<tr>
<td>41.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C87[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.324</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C87[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_62_s0/CLK</td>
</tr>
<tr>
<td>43.359</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_62_s0</td>
</tr>
<tr>
<td>43.360</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C87[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.649%; route: 1.274, 65.351%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_155_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.962</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/CLK</td>
</tr>
<tr>
<td>41.982</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/DO[0]</td>
</tr>
<tr>
<td>41.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_155_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.336</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_155_s0/CLK</td>
</tr>
<tr>
<td>43.371</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_155_s0</td>
</tr>
<tr>
<td>43.372</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C88[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_155_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.434%; route: 1.286, 65.566%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_156_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.962</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/CLK</td>
</tr>
<tr>
<td>41.982</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/DO[1]</td>
</tr>
<tr>
<td>41.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_156_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.336</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_156_s0/CLK</td>
</tr>
<tr>
<td>43.371</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_156_s0</td>
</tr>
<tr>
<td>43.372</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C88[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_156_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.434%; route: 1.286, 65.566%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_157_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.962</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/CLK</td>
</tr>
<tr>
<td>41.982</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/DO[2]</td>
</tr>
<tr>
<td>41.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_157_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.336</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_157_s0/CLK</td>
</tr>
<tr>
<td>43.371</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_157_s0</td>
</tr>
<tr>
<td>43.372</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C88[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_157_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.434%; route: 1.286, 65.566%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.372</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_158_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.962</td>
<td>1.286</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R45C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/CLK</td>
</tr>
<tr>
<td>41.982</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_36_s/DO[3]</td>
</tr>
<tr>
<td>41.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C88[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_158_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.336</td>
<td>1.251</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C88[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_158_s0/CLK</td>
</tr>
<tr>
<td>43.371</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_158_s0</td>
</tr>
<tr>
<td>43.372</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C88[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_158_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.434%; route: 1.286, 65.566%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.251, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.948</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>41.968</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/DO[0]</td>
</tr>
<tr>
<td>41.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C88[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.322</td>
<td>1.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C88[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_8_s0/CLK</td>
</tr>
<tr>
<td>43.357</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_8_s0</td>
</tr>
<tr>
<td>43.359</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C88[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.677%; route: 1.273, 65.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.237, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.948</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>41.968</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/DO[1]</td>
</tr>
<tr>
<td>41.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C88[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.322</td>
<td>1.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C88[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_9_s0/CLK</td>
</tr>
<tr>
<td>43.357</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_9_s0</td>
</tr>
<tr>
<td>43.359</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C88[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.677%; route: 1.273, 65.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.237, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.948</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>41.968</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/DO[2]</td>
</tr>
<tr>
<td>41.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C88[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.322</td>
<td>1.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C88[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_10_s0/CLK</td>
</tr>
<tr>
<td>43.357</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_10_s0</td>
</tr>
<tr>
<td>43.359</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C88[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.677%; route: 1.273, 65.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.237, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.359</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.948</td>
<td>1.273</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/CLK</td>
</tr>
<tr>
<td>41.968</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_1_s/DO[3]</td>
</tr>
<tr>
<td>41.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C88[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.322</td>
<td>1.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C88[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_11_s0/CLK</td>
</tr>
<tr>
<td>43.357</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_11_s0</td>
</tr>
<tr>
<td>43.359</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C88[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.677%; route: 1.273, 65.323%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.237, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.955</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>41.975</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/DO[0]</td>
</tr>
<tr>
<td>41.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C88[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.329</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C88[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_16_s0/CLK</td>
</tr>
<tr>
<td>43.364</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_16_s0</td>
</tr>
<tr>
<td>43.365</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C88[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.560%; route: 1.279, 65.440%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.955</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>41.975</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/DO[1]</td>
</tr>
<tr>
<td>41.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C88[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.329</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C88[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_17_s0/CLK</td>
</tr>
<tr>
<td>43.364</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_17_s0</td>
</tr>
<tr>
<td>43.365</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C88[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.560%; route: 1.279, 65.440%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.955</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>41.975</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/DO[2]</td>
</tr>
<tr>
<td>41.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C88[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.329</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C88[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_18_s0/CLK</td>
</tr>
<tr>
<td>43.364</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_18_s0</td>
</tr>
<tr>
<td>43.365</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C88[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.560%; route: 1.279, 65.440%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.955</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C88</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/CLK</td>
</tr>
<tr>
<td>41.975</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C88</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_3_s/DO[3]</td>
</tr>
<tr>
<td>41.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C88[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.329</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C88[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_19_s0/CLK</td>
</tr>
<tr>
<td>43.364</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_19_s0</td>
</tr>
<tr>
<td>43.365</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C88[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.560%; route: 1.279, 65.440%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_47_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.938</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C87</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/CLK</td>
</tr>
<tr>
<td>41.958</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C87</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/DO[0]</td>
</tr>
<tr>
<td>41.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C87[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_47_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.312</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C87[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_47_s0/CLK</td>
</tr>
<tr>
<td>43.347</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_47_s0</td>
</tr>
<tr>
<td>43.349</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C87[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_47_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.856%; route: 1.263, 65.144%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_48_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.938</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C87</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/CLK</td>
</tr>
<tr>
<td>41.958</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C87</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/DO[1]</td>
</tr>
<tr>
<td>41.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C87[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_48_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.312</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C87[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_48_s0/CLK</td>
</tr>
<tr>
<td>43.347</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_48_s0</td>
</tr>
<tr>
<td>43.349</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C87[0][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_48_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.856%; route: 1.263, 65.144%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_49_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.938</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C87</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/CLK</td>
</tr>
<tr>
<td>41.958</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C87</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/DO[2]</td>
</tr>
<tr>
<td>41.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C87[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_49_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.312</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C87[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_49_s0/CLK</td>
</tr>
<tr>
<td>43.347</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_49_s0</td>
</tr>
<tr>
<td>43.349</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C87[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_49_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.856%; route: 1.263, 65.144%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_50_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.938</td>
<td>1.263</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C87</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/CLK</td>
</tr>
<tr>
<td>41.958</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C87</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_9_s/DO[3]</td>
</tr>
<tr>
<td>41.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C87[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_50_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.312</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C87[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_50_s0/CLK</td>
</tr>
<tr>
<td>43.347</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_50_s0</td>
</tr>
<tr>
<td>43.349</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C87[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_50_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.856%; route: 1.263, 65.144%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_10_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_51_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>41.943</td>
<td>1.267</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C87</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_10_s/CLK</td>
</tr>
<tr>
<td>41.963</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C87</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/ram_ram_0_10_s/DO[0]</td>
</tr>
<tr>
<td>41.963</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C87[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_51_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>43.317</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C87[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_51_s0/CLK</td>
</tr>
<tr>
<td>43.352</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_51_s0</td>
</tr>
<tr>
<td>43.354</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C87[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/_zz_ram_port1_51_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.374</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.766%; route: 1.267, 65.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.163</td>
<td>6.158</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB116[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>5.693</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB116[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.658</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td>5.507</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB116[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.158, 94.368%; tC2Q: 0.368, 5.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 99.278%; route: 0.005, 0.722%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.697</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.681</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.379</td>
<td>6.374</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.681</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.434</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.374, 94.548%; tC2Q: 0.368, 5.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.681</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.100</td>
<td>6.095</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.681</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.434</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.095, 94.313%; tC2Q: 0.368, 5.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.395</td>
<td>6.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.851</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.816</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>8.665</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.390, 94.562%; tC2Q: 0.368, 5.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 17.851%; route: 3.164, 82.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.144</td>
<td>6.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL76[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.602</td>
<td>0.399</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>8.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>8.567</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>8.416</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.139, 94.352%; tC2Q: 0.368, 5.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.086, 30.160%; route: 2.516, 69.840%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.144</td>
<td>6.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.602</td>
<td>0.399</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>8.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>8.567</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td>8.416</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.139, 94.352%; tC2Q: 0.368, 5.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.086, 30.160%; route: 2.516, 69.840%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.139</td>
<td>6.134</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL78[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.602</td>
<td>0.399</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>8.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL78[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>8.567</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>8.416</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL78[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.134, 94.347%; tC2Q: 0.368, 5.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.086, 30.160%; route: 2.516, 69.840%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.132</td>
<td>6.127</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.602</td>
<td>0.399</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>8.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL74[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>8.567</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>8.416</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.035</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.127, 94.342%; tC2Q: 0.368, 5.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.086, 30.160%; route: 2.516, 69.840%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.163</td>
<td>6.158</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB116[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>10.685</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB116[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>10.650</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td>10.497</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB116[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.953</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.158, 94.368%; tC2Q: 0.368, 5.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 99.635%; route: 0.003, 0.365%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.379</td>
<td>6.374</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>13.103</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.374, 94.548%; tC2Q: 0.368, 5.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.003</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.100</td>
<td>6.095</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>13.103</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.095, 94.313%; tC2Q: 0.368, 5.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.144</td>
<td>6.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL76[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>13.439</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.139, 94.352%; tC2Q: 0.368, 5.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.144</td>
<td>6.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td>13.439</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.139, 94.352%; tC2Q: 0.368, 5.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.139</td>
<td>6.134</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL78[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL78[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>13.439</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL78[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.134, 94.347%; tC2Q: 0.368, 5.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.144</td>
<td>6.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL76[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>14.016</td>
<td>0.389</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>14.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>13.981</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>13.828</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.139, 94.352%; tC2Q: 0.368, 5.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.072, 26.680%; route: 2.945, 73.320%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.144</td>
<td>6.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>14.016</td>
<td>0.389</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>14.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>13.981</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td>13.828</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.139, 94.352%; tC2Q: 0.368, 5.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.072, 26.680%; route: 2.945, 73.320%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.139</td>
<td>6.134</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL78[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>14.016</td>
<td>0.389</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>14.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL78[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>13.981</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>13.828</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL78[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.134, 94.347%; tC2Q: 0.368, 5.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.072, 26.680%; route: 2.945, 73.320%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.753</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>33.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>34.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>40.379</td>
<td>6.374</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.664</td>
<td>2.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>44.629</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>44.131</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.374, 94.548%; tC2Q: 0.368, 5.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.580, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>4.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>10.395</td>
<td>6.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB116[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>14.369</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>14.334</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>14.181</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.390, 94.562%; tC2Q: 0.368, 5.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.622%; route: 3.686, 84.378%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.100</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>33.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>34.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>40.100</td>
<td>6.095</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.674</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>44.639</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>44.141</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.095, 94.313%; tC2Q: 0.368, 5.687%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.395</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>33.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>34.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>40.395</td>
<td>6.390</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.667</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>44.632</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>44.479</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.390, 94.562%; tC2Q: 0.368, 5.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.582, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>33.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>34.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>40.144</td>
<td>6.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL76[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.703</td>
<td>2.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>44.668</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>44.515</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.139, 94.352%; tC2Q: 0.368, 5.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.618, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.371</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.510</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>33.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>34.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>40.139</td>
<td>6.134</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL78[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.698</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL78[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>44.663</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
<tr>
<td>44.510</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL78[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[0].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.134, 94.347%; tC2Q: 0.368, 5.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.613, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>33.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>34.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>40.144</td>
<td>6.139</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.708</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>44.673</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td>44.520</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.139, 94.352%; tC2Q: 0.368, 5.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.623, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>33.638</td>
<td>2.955</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C51[2][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>34.005</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R58C51[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>40.163</td>
<td>6.158</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB116[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.734</td>
<td>2.649</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB116[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>44.699</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td>44.546</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB116[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.097</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 18.763%; route: 2.955, 81.237%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.158, 94.368%; tC2Q: 0.368, 5.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.649, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_popPtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.947</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[2][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.127</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R50C96[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.228</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/popCC_popPtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.947</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_popPtr_0_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C96[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_popPtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.699%; route: 1.271, 65.301%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.101, 36.000%; tC2Q: 0.180, 64.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.699%; route: 1.271, 65.301%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R57C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.353</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C138[2][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.947</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C138[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_0_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C138[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 56.231%; tC2Q: 0.180, 43.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.699%; route: 1.271, 65.301%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R57C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.353</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C138[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.947</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C138[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_0_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C138[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 56.231%; tC2Q: 0.180, 43.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.699%; route: 1.271, 65.301%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.758</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R57C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.353</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C138[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.947</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C138[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_0_s0/CLK</td>
</tr>
<tr>
<td>1.758</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C138[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 56.231%; tC2Q: 0.180, 43.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.699%; route: 1.271, 65.301%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R57C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.353</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C139[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C139[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_1_s0/CLK</td>
</tr>
<tr>
<td>1.753</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C139[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 56.231%; tC2Q: 0.180, 43.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R57C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.353</td>
<td>0.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C139[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C139[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_1_s0/CLK</td>
</tr>
<tr>
<td>1.753</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C139[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 56.231%; tC2Q: 0.180, 43.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.302</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C90[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R48C90[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C88[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.317</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C88[2][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_2_s0/CLK</td>
</tr>
<tr>
<td>3.129</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C88[2][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.302</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C90[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R48C90[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C89[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.312</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C89[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_0_s0/CLK</td>
</tr>
<tr>
<td>3.124</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C89[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.302</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C90[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R48C90[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C89[1][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.312</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C89[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_1_s0/CLK</td>
</tr>
<tr>
<td>3.124</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C89[1][B]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.302</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C90[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R48C90[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C89[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_0_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.312</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C89[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_0_0_s0/CLK</td>
</tr>
<tr>
<td>3.124</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C89[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/pushToPopGray_buffercc/buffers_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.124</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_popPtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.302</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C90[1][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>3.482</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R48C90[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C89[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/popCC_popPtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.312</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C89[2][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_popPtr_1_s0/CLK</td>
</tr>
<tr>
<td>3.124</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C89[2][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_popPtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.620</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl_io_axi_decoder/errorSlave/sendRsp_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.978</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C97[1][B]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>2.158</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R43C97[1][B]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C94[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl_io_axi_decoder/errorSlave/sendRsp_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.973</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C94[1][A]</td>
<td>axi_vgaCtrl_io_axi_decoder/errorSlave/sendRsp_s1/CLK</td>
</tr>
<tr>
<td>1.784</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C94[1][A]</td>
<td>axi_vgaCtrl_io_axi_decoder/errorSlave/sendRsp_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.151%; route: 1.303, 65.849%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.237%; route: 1.297, 65.763%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_popPtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.947</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[2][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.127</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R50C96[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/popCC_popPtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_popPtr_2_s0/CLK</td>
</tr>
<tr>
<td>1.753</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C96[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_popPtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.699%; route: 1.271, 65.301%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.374</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.947</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[2][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.127</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R50C96[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.374</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.937</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_1_s0/CLK</td>
</tr>
<tr>
<td>1.748</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C96[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.699%; route: 1.271, 65.301%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.248, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.878%; route: 1.261, 65.122%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.778</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>toplevel_dbus_axi_decoder_io_input_r_rValid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.978</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C97[1][B]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>2.158</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R43C97[1][B]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>2.404</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[0][B]</td>
<td style=" font-weight:bold;">toplevel_dbus_axi_decoder_io_input_r_rValid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.967</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C96[0][B]</td>
<td>toplevel_dbus_axi_decoder_io_input_r_rValid_s0/CLK</td>
</tr>
<tr>
<td>1.778</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C96[0][B]</td>
<td>toplevel_dbus_axi_decoder_io_input_r_rValid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.151%; route: 1.303, 65.849%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 57.771%; tC2Q: 0.180, 42.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.346%; route: 1.291, 65.654%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R57C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_1_s0/CLK</td>
</tr>
<tr>
<td>1.753</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C141[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 59.207%; tC2Q: 0.180, 40.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R57C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_2_s0/CLK</td>
</tr>
<tr>
<td>1.753</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C141[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 59.207%; tC2Q: 0.180, 40.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R57C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_3_s0/CLK</td>
</tr>
<tr>
<td>1.753</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C141[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 59.207%; tC2Q: 0.180, 40.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R57C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[1][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_4_s0/CLK</td>
</tr>
<tr>
<td>1.753</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C141[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 59.207%; tC2Q: 0.180, 40.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R57C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[2][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_5_s0/CLK</td>
</tr>
<tr>
<td>1.753</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C141[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 59.207%; tC2Q: 0.180, 40.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C137[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.122</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R57C137[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB68[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C141[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_6_s0/CLK</td>
</tr>
<tr>
<td>1.753</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C141[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_popPtr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 59.207%; tC2Q: 0.180, 40.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.947</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[2][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.127</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R50C96[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.497</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C97[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C97[1][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_0_s0/CLK</td>
</tr>
<tr>
<td>1.753</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C97[1][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.699%; route: 1.271, 65.301%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 67.273%; tC2Q: 0.180, 32.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.497</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_ptrToPush_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.947</td>
<td>1.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C96[2][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.127</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R50C96[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.497</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C97[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/popCC_ptrToPush_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.942</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C97[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_ptrToPush_2_s0/CLK</td>
</tr>
<tr>
<td>1.753</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C97[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_ptrToPush_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.699%; route: 1.271, 65.301%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 67.273%; tC2Q: 0.180, 32.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.788%; route: 1.266, 65.212%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/axiController/sys_area_read_response_valid_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.978</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C97[1][B]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>2.158</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R43C97[1][B]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C95[2][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/axiController/sys_area_read_response_valid_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.972</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C95[2][B]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_read_response_valid_s3/CLK</td>
</tr>
<tr>
<td>1.784</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C95[2][B]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_read_response_valid_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.151%; route: 1.303, 65.849%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 67.347%; tC2Q: 0.180, 32.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.248%; route: 1.297, 65.752%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.746</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/axiController/sys_area_arwcmd_free_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.978</td>
<td>1.303</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C97[1][B]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>2.158</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R43C97[1][B]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>2.529</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C95[1][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/axiController/sys_area_arwcmd_free_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOB114[A]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>1.972</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C95[1][A]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_arwcmd_free_s0/CLK</td>
</tr>
<tr>
<td>1.784</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C95[1][A]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_arwcmd_free_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 34.151%; route: 1.303, 65.849%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 67.347%; tC2Q: 0.180, 32.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 34.248%; route: 1.297, 65.752%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.620</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.620</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_ram/ram_symbol2_ram_symbol2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>axi_ram/ram_symbol2_ram_symbol2_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.247</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>axi_ram/ram_symbol2_ram_symbol2_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_ram/ram_symbol3_ram_symbol3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.618</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>axi_ram/ram_symbol3_ram_symbol3_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.242</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>axi_ram/ram_symbol3_ram_symbol3_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_ram/ram_symbol1_ram_symbol1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.618</td>
<td>2.935</td>
<td>tNET</td>
<td>RR</td>
<td>axi_ram/ram_symbol1_ram_symbol1_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.242</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>axi_ram/ram_symbol1_ram_symbol1_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.629</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.629</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_ram/ram_symbol0_ram_symbol0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.608</td>
<td>2.926</td>
<td>tNET</td>
<td>RR</td>
<td>axi_ram/ram_symbol0_ram_symbol0_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.237</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>axi_ram/ram_symbol0_ram_symbol0_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.667</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.578</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.246</td>
<td>1.568</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/banks_0_banks_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.667</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.578</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.246</td>
<td>1.568</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/ways_0_tags_ways_0_tags_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.667</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.578</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.246</td>
<td>1.568</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol1_ways_0_data_symbol1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.667</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.667</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol2_ways_0_data_symbol2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.578</td>
<td>2.896</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol2_ways_0_data_symbol2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.246</td>
<td>1.568</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol2_ways_0_data_symbol2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.669</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.669</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/execute_MUL_HL_33_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.580</td>
<td>2.898</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/execute_MUL_HL_33_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.249</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/execute_MUL_HL_33_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_axiClk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol0_ways_0_data_symbol0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.569</td>
<td>2.887</td>
<td>tNET</td>
<td>RR</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol0_ways_0_data_symbol0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>7.241</td>
<td>1.563</td>
<td>tNET</td>
<td>FF</td>
<td>axi_core_cpu/dataCache_1/ways_0_data_symbol0_ways_0_data_symbol0_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4013</td>
<td>gowin_DDR3_clk_out</td>
<td>-2.524</td>
<td>2.740</td>
</tr>
<tr>
<td>3526</td>
<td>io_axiClk_d</td>
<td>-6.063</td>
<td>2.990</td>
</tr>
<tr>
<td>3089</td>
<td>gowin_DDR3_ddr_rst</td>
<td>-4.656</td>
<td>7.513</td>
</tr>
<tr>
<td>718</td>
<td>resetCtrl_axiReset</td>
<td>0.989</td>
<td>8.304</td>
</tr>
<tr>
<td>295</td>
<td>n16597_6</td>
<td>-5.973</td>
<td>3.774</td>
</tr>
<tr>
<td>194</td>
<td>ddr_init_internal_rr</td>
<td>35.105</td>
<td>3.967</td>
</tr>
<tr>
<td>194</td>
<td>eye_calib_start_rr</td>
<td>35.150</td>
<td>3.821</td>
</tr>
<tr>
<td>179</td>
<td>eye_calib_start_rr[0]</td>
<td>32.595</td>
<td>5.101</td>
</tr>
<tr>
<td>179</td>
<td>toplevel_axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rValidN</td>
<td>-2.827</td>
<td>4.044</td>
</tr>
<tr>
<td>172</td>
<td>controller_cmd_fifo_io_pop_fire</td>
<td>32.925</td>
<td>3.479</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R40C99</td>
<td>77.78%</td>
</tr>
<tr>
<td>R50C121</td>
<td>76.39%</td>
</tr>
<tr>
<td>R47C124</td>
<td>75.00%</td>
</tr>
<tr>
<td>R50C127</td>
<td>75.00%</td>
</tr>
<tr>
<td>R55C110</td>
<td>75.00%</td>
</tr>
<tr>
<td>R66C123</td>
<td>75.00%</td>
</tr>
<tr>
<td>R49C119</td>
<td>73.61%</td>
</tr>
<tr>
<td>R47C125</td>
<td>73.61%</td>
</tr>
<tr>
<td>R50C120</td>
<td>72.22%</td>
</tr>
<tr>
<td>R49C126</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
