<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4787" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4787{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4787{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4787{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4787{left:190px;bottom:998px;letter-spacing:-0.19px;}
#t5_4787{left:532px;bottom:998px;letter-spacing:-0.13px;}
#t6_4787{left:190px;bottom:973px;letter-spacing:-0.2px;}
#t7_4787{left:532px;bottom:973px;letter-spacing:-0.13px;}
#t8_4787{left:190px;bottom:949px;letter-spacing:-0.21px;}
#t9_4787{left:532px;bottom:949px;letter-spacing:-0.13px;}
#ta_4787{left:82px;bottom:924px;letter-spacing:-0.16px;}
#tb_4787{left:143px;bottom:924px;letter-spacing:-0.17px;}
#tc_4787{left:190px;bottom:924px;letter-spacing:-0.14px;}
#td_4787{left:439px;bottom:924px;letter-spacing:-0.14px;}
#te_4787{left:532px;bottom:924px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tf_4787{left:532px;bottom:907px;letter-spacing:-0.1px;}
#tg_4787{left:190px;bottom:883px;}
#th_4787{left:532px;bottom:883px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_4787{left:190px;bottom:859px;}
#tj_4787{left:532px;bottom:859px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_4787{left:190px;bottom:834px;}
#tl_4787{left:532px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_4787{left:190px;bottom:810px;}
#tn_4787{left:532px;bottom:810px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_4787{left:190px;bottom:785px;letter-spacing:-0.14px;}
#tp_4787{left:532px;bottom:785px;letter-spacing:-0.14px;}
#tq_4787{left:190px;bottom:761px;letter-spacing:-0.16px;}
#tr_4787{left:532px;bottom:761px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ts_4787{left:190px;bottom:736px;letter-spacing:-0.16px;}
#tt_4787{left:532px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_4787{left:190px;bottom:712px;letter-spacing:-0.16px;}
#tv_4787{left:532px;bottom:712px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_4787{left:190px;bottom:687px;letter-spacing:-0.14px;}
#tx_4787{left:532px;bottom:687px;letter-spacing:-0.12px;}
#ty_4787{left:190px;bottom:663px;letter-spacing:-0.17px;}
#tz_4787{left:532px;bottom:663px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_4787{left:532px;bottom:642px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t11_4787{left:532px;bottom:625px;letter-spacing:-0.12px;}
#t12_4787{left:190px;bottom:600px;letter-spacing:-0.14px;}
#t13_4787{left:532px;bottom:600px;letter-spacing:-0.14px;}
#t14_4787{left:190px;bottom:576px;letter-spacing:-0.17px;}
#t15_4787{left:532px;bottom:576px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_4787{left:190px;bottom:551px;letter-spacing:-0.17px;}
#t17_4787{left:532px;bottom:551px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_4787{left:190px;bottom:527px;letter-spacing:-0.16px;}
#t19_4787{left:532px;bottom:527px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_4787{left:76px;bottom:503px;letter-spacing:-0.17px;}
#t1b_4787{left:133px;bottom:503px;letter-spacing:-0.17px;}
#t1c_4787{left:190px;bottom:503px;letter-spacing:-0.14px;}
#t1d_4787{left:439px;bottom:503px;letter-spacing:-0.15px;}
#t1e_4787{left:532px;bottom:503px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_4787{left:190px;bottom:478px;letter-spacing:-0.11px;}
#t1g_4787{left:532px;bottom:478px;letter-spacing:-0.14px;}
#t1h_4787{left:190px;bottom:454px;letter-spacing:-0.17px;}
#t1i_4787{left:275px;bottom:460px;}
#t1j_4787{left:282px;bottom:454px;letter-spacing:-0.09px;}
#t1k_4787{left:532px;bottom:454px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_4787{left:190px;bottom:429px;letter-spacing:-0.16px;}
#t1m_4787{left:532px;bottom:429px;letter-spacing:-0.14px;}
#t1n_4787{left:76px;bottom:405px;letter-spacing:-0.17px;}
#t1o_4787{left:133px;bottom:405px;letter-spacing:-0.17px;}
#t1p_4787{left:190px;bottom:405px;letter-spacing:-0.14px;}
#t1q_4787{left:439px;bottom:405px;letter-spacing:-0.15px;}
#t1r_4787{left:532px;bottom:405px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1s_4787{left:190px;bottom:380px;letter-spacing:-0.11px;}
#t1t_4787{left:532px;bottom:380px;letter-spacing:-0.14px;}
#t1u_4787{left:190px;bottom:356px;letter-spacing:-0.14px;}
#t1v_4787{left:532px;bottom:356px;letter-spacing:-0.13px;}
#t1w_4787{left:190px;bottom:331px;letter-spacing:-0.13px;}
#t1x_4787{left:532px;bottom:331px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_4787{left:76px;bottom:307px;letter-spacing:-0.17px;}
#t1z_4787{left:133px;bottom:307px;letter-spacing:-0.16px;}
#t20_4787{left:190px;bottom:307px;letter-spacing:-0.13px;}
#t21_4787{left:439px;bottom:307px;letter-spacing:-0.14px;}
#t22_4787{left:532px;bottom:307px;letter-spacing:-0.11px;}
#t23_4787{left:190px;bottom:283px;}
#t24_4787{left:532px;bottom:283px;letter-spacing:-0.14px;}
#t25_4787{left:190px;bottom:258px;}
#t26_4787{left:532px;bottom:258px;letter-spacing:-0.12px;}
#t27_4787{left:190px;bottom:234px;}
#t28_4787{left:532px;bottom:234px;letter-spacing:-0.2px;}
#t29_4787{left:190px;bottom:209px;}
#t2a_4787{left:532px;bottom:209px;letter-spacing:-0.13px;}
#t2b_4787{left:190px;bottom:185px;letter-spacing:-0.11px;}
#t2c_4787{left:532px;bottom:185px;letter-spacing:-0.12px;}
#t2d_4787{left:190px;bottom:160px;}
#t2e_4787{left:532px;bottom:160px;letter-spacing:-0.12px;}
#t2f_4787{left:190px;bottom:136px;}
#t2g_4787{left:532px;bottom:136px;letter-spacing:-0.16px;}
#t2h_4787{left:532px;bottom:114px;letter-spacing:-0.11px;}
#t2i_4787{left:147px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2j_4787{left:233px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2k_4787{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2l_4787{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2m_4787{left:228px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2n_4787{left:461px;bottom:1046px;letter-spacing:-0.15px;}
#t2o_4787{left:644px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2p_4787{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2q_4787{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4787{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4787{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4787{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4787{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4787{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4787{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4787" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4787Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4787" style="-webkit-user-select: none;"><object width="935" height="1210" data="4787/4787.svg" type="image/svg+xml" id="pdf4787" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4787" class="t s1_4787">Vol. 4 </span><span id="t2_4787" class="t s1_4787">2-265 </span>
<span id="t3_4787" class="t s2_4787">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4787" class="t s3_4787">61 </span><span id="t5_4787" class="t s3_4787">Ovf_Uncore </span>
<span id="t6_4787" class="t s3_4787">62 </span><span id="t7_4787" class="t s3_4787">Ovf_BufDSSAVE </span>
<span id="t8_4787" class="t s3_4787">63 </span><span id="t9_4787" class="t s3_4787">CondChgd </span>
<span id="ta_4787" class="t s3_4787">390H </span><span id="tb_4787" class="t s3_4787">912 </span><span id="tc_4787" class="t s3_4787">IA32_PERF_GLOBAL_OVF_CTRL </span><span id="td_4787" class="t s3_4787">Thread </span><span id="te_4787" class="t s3_4787">See Table 2-2. See Section 20.6.2.2, “Global Counter </span>
<span id="tf_4787" class="t s3_4787">Control Facilities.” </span>
<span id="tg_4787" class="t s3_4787">0 </span><span id="th_4787" class="t s3_4787">Set 1 to clear Ovf_PMC0 </span>
<span id="ti_4787" class="t s3_4787">1 </span><span id="tj_4787" class="t s3_4787">Set 1 to clear Ovf_PMC1 </span>
<span id="tk_4787" class="t s3_4787">2 </span><span id="tl_4787" class="t s3_4787">Set 1 to clear Ovf_PMC2 </span>
<span id="tm_4787" class="t s3_4787">3 </span><span id="tn_4787" class="t s3_4787">Set 1 to clear Ovf_PMC3 </span>
<span id="to_4787" class="t s3_4787">31:4 </span><span id="tp_4787" class="t s3_4787">Reserved </span>
<span id="tq_4787" class="t s3_4787">32 </span><span id="tr_4787" class="t s3_4787">Set 1 to clear Ovf_FixedCtr0 </span>
<span id="ts_4787" class="t s3_4787">33 </span><span id="tt_4787" class="t s3_4787">Set 1 to clear Ovf_FixedCtr1 </span>
<span id="tu_4787" class="t s3_4787">34 </span><span id="tv_4787" class="t s3_4787">Set 1 to clear Ovf_FixedCtr2 </span>
<span id="tw_4787" class="t s3_4787">54:35 </span><span id="tx_4787" class="t s3_4787">Reserved. </span>
<span id="ty_4787" class="t s3_4787">55 </span><span id="tz_4787" class="t s3_4787">Set 1 to clear Trace_ToPA_PMI. </span>
<span id="t10_4787" class="t s3_4787">See Section 33.2.7.2, “Table of Physical Addresses </span>
<span id="t11_4787" class="t s3_4787">(ToPA).” </span>
<span id="t12_4787" class="t s3_4787">60:56 </span><span id="t13_4787" class="t s3_4787">Reserved </span>
<span id="t14_4787" class="t s3_4787">61 </span><span id="t15_4787" class="t s3_4787">Set 1 to clear Ovf_Uncore </span>
<span id="t16_4787" class="t s3_4787">62 </span><span id="t17_4787" class="t s3_4787">Set 1 to clear Ovf_BufDSSAVE </span>
<span id="t18_4787" class="t s3_4787">63 </span><span id="t19_4787" class="t s3_4787">Set 1 to clear CondChgd </span>
<span id="t1a_4787" class="t s3_4787">560H </span><span id="t1b_4787" class="t s3_4787">1376 </span><span id="t1c_4787" class="t s3_4787">IA32_RTIT_OUTPUT_BASE </span><span id="t1d_4787" class="t s3_4787">THREAD </span><span id="t1e_4787" class="t s3_4787">Trace Output Base Register (R/W) </span>
<span id="t1f_4787" class="t s3_4787">6:0 </span><span id="t1g_4787" class="t s3_4787">Reserved </span>
<span id="t1h_4787" class="t s3_4787">MAXPHYADDR </span>
<span id="t1i_4787" class="t s4_4787">1 </span>
<span id="t1j_4787" class="t s3_4787">-1:7 </span><span id="t1k_4787" class="t s3_4787">Base physical address. </span>
<span id="t1l_4787" class="t s3_4787">63:MAXPHYADDR </span><span id="t1m_4787" class="t s3_4787">Reserved </span>
<span id="t1n_4787" class="t s3_4787">561H </span><span id="t1o_4787" class="t s3_4787">1377 </span><span id="t1p_4787" class="t s3_4787">IA32_RTIT_OUTPUT_MASK_PTRS </span><span id="t1q_4787" class="t s3_4787">THREAD </span><span id="t1r_4787" class="t s3_4787">Trace Output Mask Pointers Register (R/W) </span>
<span id="t1s_4787" class="t s3_4787">6:0 </span><span id="t1t_4787" class="t s3_4787">Reserved </span>
<span id="t1u_4787" class="t s3_4787">31:7 </span><span id="t1v_4787" class="t s3_4787">MaskOrTableOffset </span>
<span id="t1w_4787" class="t s3_4787">63:32 </span><span id="t1x_4787" class="t s3_4787">Output Offset. </span>
<span id="t1y_4787" class="t s3_4787">570H </span><span id="t1z_4787" class="t s3_4787">1392 </span><span id="t20_4787" class="t s3_4787">IA32_RTIT_CTL </span><span id="t21_4787" class="t s3_4787">Thread </span><span id="t22_4787" class="t s3_4787">Trace Control Register (R/W) </span>
<span id="t23_4787" class="t s3_4787">0 </span><span id="t24_4787" class="t s3_4787">TraceEn </span>
<span id="t25_4787" class="t s3_4787">1 </span><span id="t26_4787" class="t s3_4787">Reserved, must be zero. </span>
<span id="t27_4787" class="t s3_4787">2 </span><span id="t28_4787" class="t s3_4787">OS </span>
<span id="t29_4787" class="t s3_4787">3 </span><span id="t2a_4787" class="t s3_4787">User </span>
<span id="t2b_4787" class="t s3_4787">6:4 </span><span id="t2c_4787" class="t s3_4787">Reserved, must be zero. </span>
<span id="t2d_4787" class="t s3_4787">7 </span><span id="t2e_4787" class="t s3_4787">CR3Filter </span>
<span id="t2f_4787" class="t s3_4787">8 </span><span id="t2g_4787" class="t s3_4787">ToPA </span>
<span id="t2h_4787" class="t s3_4787">Writing 0 will #GP if also setting TraceEn. </span>
<span id="t2i_4787" class="t s5_4787">Table 2-34. </span><span id="t2j_4787" class="t s5_4787">Additional MSRs Common to Processors Based on Broadwell Microarchitectures </span>
<span id="t2k_4787" class="t s6_4787">Register </span>
<span id="t2l_4787" class="t s6_4787">Address </span><span id="t2m_4787" class="t s6_4787">Register Name / Bit Fields </span><span id="t2n_4787" class="t s6_4787">Scope </span><span id="t2o_4787" class="t s6_4787">Bit Description </span>
<span id="t2p_4787" class="t s6_4787">Hex </span><span id="t2q_4787" class="t s6_4787">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
