# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TrabajoVHDL.srcs/sources_1/imports/Vivado/Prueba7/Prueba7.srcs/sources_1/new/MiPack.vhd" \
"../../../../TrabajoVHDL.srcs/sources_1/new/Dec_cntr.vhd" \
"../../../../TrabajoVHDL.srcs/sources_1/new/sec_cntr.vhd" \
"../../../../TrabajoVHDL.srcs/sim_1/new/sec_and_dec_cntr_tb.vhd" \

# Do not sort compile order
nosort
