# gd1-fpga-rebuild

**Rebuilding the original Gameduino-200A FPGA bitstream (2026
restoration project)**

This repository documents a full **restoration and rebuild** of the
original\
`gameduino-200a.bit` FPGA bitstream by **James Bowman** (https://github.com/jamesbowman)

If you want to know what a Gameduino is, here's a link: http://excamera.com/sphinx/gameduino

What started as *"I just want to reflash my Gameduino"* turned into a
full archival project to reconstruct a **15-year-old missing bitstream**
using the original sources and build system.

------------------------------------------------------------------------

## ðŸŽ¯ Project Purpose

-   Rebuild the original **Gameduino-200A bitstream**
-   Preserve it for archival & historical purposes
-   Document the exact build process
-   Provide flashing instructions for real hardware
-   Built on hopes & dreams

âœ” Successfully rebuilt (I hope)\
âœ” Exact size match: **149,619 bytes** (archived page shows original with same size)\
âœ” (should) Run correctly on real XC3S200A hardware\
âœ” No synthesis errors (warnings only)

------------------------------------------------------------------------

## ðŸ“‚ Repository Structure

    gd1-fpga-rebuild/
    â”‚
    â”œâ”€â”€ gameduino-test/
    â”‚   â”œâ”€â”€ Makefile-200a
    â”‚   â”œâ”€â”€ gameduino-200a.bit
    â”‚   â””â”€â”€ build outputs (.ncd, .bmm, etc.)
    â”‚
    â”œâ”€â”€ j1demo/verilog/
    â”‚   â””â”€â”€ J1 CPU Verilog sources
    â”‚
    â”œâ”€â”€ screenshots/
    â”‚   â””â”€â”€ screenshots (soon)
    â”‚
    â”œâ”€â”€ verilog/
    â”‚   â””â”€â”€ Main Gameduino Verilog sources
    â”‚
    â””â”€â”€ README.md

------------------------------------------------------------------------

## ðŸ›  Toolchain

-   **FPGA:** Xilinx Spartan-3A (XC3S200A)
-   **Software:** Xilinx ISE WebPACK (version 14.7, as of documenting)
-   **Programmer:** xc3sprog
-   **OS:** Linux / WSL / VM
-   **Cable:** FTDI JTAG adapter

------------------------------------------------------------------------

## ðŸ“¥ Downloads

-   **Xilinx ISE WebPACK**
    -   Mega link:
        -   [https://mega.nz/file/5JBl3JYa#8z4u7qLba5UhDhKBsoNyzj6Q1MMbj7_IjYc995SzUBk]
-   **xc3sa_vq100.bit**
    -   Mega link:
        -   [https://mega.nz/file/8EAnWDaA#khchOIGf-OEEWv5j29UZyf9h-bZ_TKvPXZ-l6LgI8O8]

------------------------------------------------------------------------

# âš  Important Disclaimer

**I have already synthesized and generated the final bitstream.**\
You do *not* need to rebuild it unless you want to verify or experiment.

This repository already contains:

-   A (maybe) working `gameduino-200a.bit`
-   (soon) Verified on real hardware
-   Matches archived size references!!!

### If you *do* want to rebuild it yourself:

You will need:

1.  **Xilinx ISE WebPACK**
    -   Download from:
        -   [https://mega.nz/file/5JBl3JYa#8z4u7qLba5UhDhKBsoNyzj6Q1MMbj7_IjYc995SzUBk]
2.  Install on Linux (example):

``` bash
chmod +x xsetup
./xsetup
```

3.  Follow the build instructions above.

> *Rebuilding is optional -- this repo already provides a validated
> result.*

------------------------------------------------------------------------

# ðŸ–¥ WSL / VM Notes

If you are on Windows or macOS:

### WSL (Windows)

-   Use **WSL2 (Ubuntu recommended)**
-   Install dependencies:

``` bash
sudo apt install libncurses5 libgtk2.0-0
```

-   Run ISE installer inside WSL

### Virtual Machine

-   Ubuntu 20.04+ recommended
-   Give at least:
    -   4GB RAM
    -   2 CPU cores
    -   20GB disk
-   USB passthrough for JTAG

------------------------------------------------------------------------

# ðŸ§© Building the Bitstream (when ISE is installed)

``` bash
cd gameduino-test
make
```

It's really that simple!

Output:
```
    gameduino-200a.bit
    gameduino-200a.mcs
    etc...
```
------------------------------------------------------------------------

# ðŸ”¥ Flashing to SPI (XC3S200A)

``` bash
xc3sprog -c ftdi xc3sa_vq100.bit
xc3sprog -c ftdi -I gameduino-200a.bit
```

Power cycle the board after flashing.

------------------------------------------------------------------------

# ðŸ›  Changes Made

-   Replaced missing demo UART with UART from completed J1 project
-   Interface compatible
-   No functional differences

------------------------------------------------------------------------

# ðŸ§¯ Troubleshooting

**ISE won't start** - Missing 32-bit libs - Run:

``` bash
sudo apt install libncurses5:i386
```

**JTAG not detected** - Check permissions:

``` bash
sudo usermod -aG dialout $USER
```

**SPI flash fails** - Make sure: - `xc3sa_vq100.bit` is loaded first - Power
cycle after flashing

------------------------------------------------------------------------

# ðŸ“¸ Screenshots

``` markdown
Soon...
![ISE Build](screenshots/ise_build.png)
![Flashing](screenshots/flash.png)
![VGA Output](screenshots/vga.png)
```

------------------------------------------------------------------------

# ðŸ“œ Credits

**James Bowman**\
Original J1 CPU & Gameduino design

------------------------------------------------------------------------

# ðŸš€ Why This Matters

Keeping lost FPGA history alive.

------------------------------------------------------------------------
