Configuration	LED_Array
STM32CubeMX 	4.20.1
Date	02/09/2018
MCU	STM32F103C8Tx



PERIPHERALS	MODES	FUNCTIONS	PINS
RCC	Crystal/Ceramic Resonator	RCC_OSC_IN	PD0-OSC_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC_OUT	PD1-OSC_OUT
RCC	Crystal/Ceramic Resonator	RCC_OSC32_IN	PC14-OSC32_IN
RCC	Crystal/Ceramic Resonator	RCC_OSC32_OUT	PC15-OSC32_OUT
RTC	Activate Clock Source	RTC_VS_RTC_Activate	VP_RTC_VS_RTC_Activate
SYS	Serial Wire	SYS_JTCK-SWCLK	PA14
SYS	Serial Wire	SYS_JTMS-SWDIO	PA13
SYS	SysTick	SYS_VS_Systick	VP_SYS_VS_Systick
TIM1	Internal Clock	TIM1_VS_ClockSourceINT	VP_TIM1_VS_ClockSourceINT
TIM1	Output Compare No Output	TIM1_VS_no_output1	VP_TIM1_VS_no_output1
TIM1	Output Compare No Output	TIM1_VS_no_output2	VP_TIM1_VS_no_output2
USART1	Asynchronous	USART1_RX	PA10
USART1	Asynchronous	USART1_TX	PA9



Pin Nb	PINs	FUNCTIONs	LABELs
2	PC13-TAMPER-RTC	GPIO_Output	LED
3	PC14-OSC32_IN	RCC_OSC32_IN	
4	PC15-OSC32_OUT	RCC_OSC32_OUT	
5	PD0-OSC_IN	RCC_OSC_IN	
6	PD1-OSC_OUT	RCC_OSC_OUT	
10	PA0-WKUP	GPIO_Output	A0
11	PA1	GPIO_Output	A1
12	PA2	GPIO_Output	A2
13	PA3	GPIO_Output	A3
14	PA4	GPIO_Output	A4
15	PA5	GPIO_Output	A5
16	PA6	GPIO_Output	A6
17	PA7	GPIO_Output	A7
18	PB0	GPIO_Output	B0
19	PB1	GPIO_Output	B1
20	PB2	GPIO_Output	B2
30	PA9	USART1_TX	
31	PA10	USART1_RX	
34	PA13	SYS_JTMS-SWDIO	
37	PA14	SYS_JTCK-SWCLK	
39	PB3	GPIO_Output	B3
40	PB4	GPIO_Output	B4
41	PB5	GPIO_Output	B5
42	PB6	GPIO_Output	B6
43	PB7	GPIO_Output	B7



SOFTWARE PROJECT

Project Settings : 
Project Name : LED_Array
Project Folder : /home/fabian/workspaces/workspace/LED_Array
Toolchain / IDE : SW4STM32
Firmware Package Name and Version : STM32Cube FW_F1 V1.4.0


Code Generation Settings : 
STM32Cube Firmware Library Package : Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files per peripheral : Yes
Backup previously generated files when re-generating : No
Delete previously generated files when not re-generated : Yes
Set all free pins as analog (to optimize the power consumption) : No


Toolchains Settings : 
Compiler Optimizations : Balanced Size/Speed






