PWM
===

Register Listing for PWM
------------------------

+----------------------------------------------------+------------------------------------------+
| Register                                           | Address                                  |
+====================================================+==========================================+
| :ref:`PWM_REG_TIM0_CMD <PWM_REG_TIM0_CMD>`         | :ref:`0x50120000 <PWM_REG_TIM0_CMD>`     |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM0_CFG <PWM_REG_TIM0_CFG>`         | :ref:`0x50120004 <PWM_REG_TIM0_CFG>`     |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM0_CH0_TH <PWM_REG_TIM0_CH0_TH>`   | :ref:`0x5012000c <PWM_REG_TIM0_CH0_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM0_CH1_TH <PWM_REG_TIM0_CH1_TH>`   | :ref:`0x50120010 <PWM_REG_TIM0_CH1_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM0_CH2_TH <PWM_REG_TIM0_CH2_TH>`   | :ref:`0x50120014 <PWM_REG_TIM0_CH2_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM0_CH3_TH <PWM_REG_TIM0_CH3_TH>`   | :ref:`0x50120018 <PWM_REG_TIM0_CH3_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM0_CH0_LUT <PWM_REG_TIM0_CH0_LUT>` | :ref:`0x5012001c <PWM_REG_TIM0_CH0_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM0_CH1_LUT <PWM_REG_TIM0_CH1_LUT>` | :ref:`0x50120020 <PWM_REG_TIM0_CH1_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM0_CH2_LUT <PWM_REG_TIM0_CH2_LUT>` | :ref:`0x50120024 <PWM_REG_TIM0_CH2_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM0_CH3_LUT <PWM_REG_TIM0_CH3_LUT>` | :ref:`0x50120028 <PWM_REG_TIM0_CH3_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM1_CMD <PWM_REG_TIM1_CMD>`         | :ref:`0x50120040 <PWM_REG_TIM1_CMD>`     |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM1_CFG <PWM_REG_TIM1_CFG>`         | :ref:`0x50120044 <PWM_REG_TIM1_CFG>`     |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM1_CH0_TH <PWM_REG_TIM1_CH0_TH>`   | :ref:`0x5012004c <PWM_REG_TIM1_CH0_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM1_CH1_TH <PWM_REG_TIM1_CH1_TH>`   | :ref:`0x50120050 <PWM_REG_TIM1_CH1_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM1_CH2_TH <PWM_REG_TIM1_CH2_TH>`   | :ref:`0x50120054 <PWM_REG_TIM1_CH2_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM1_CH3_TH <PWM_REG_TIM1_CH3_TH>`   | :ref:`0x50120058 <PWM_REG_TIM1_CH3_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM1_CH0_LUT <PWM_REG_TIM1_CH0_LUT>` | :ref:`0x5012005c <PWM_REG_TIM1_CH0_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM1_CH1_LUT <PWM_REG_TIM1_CH1_LUT>` | :ref:`0x50120060 <PWM_REG_TIM1_CH1_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM1_CH2_LUT <PWM_REG_TIM1_CH2_LUT>` | :ref:`0x50120064 <PWM_REG_TIM1_CH2_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM1_CH3_LUT <PWM_REG_TIM1_CH3_LUT>` | :ref:`0x50120068 <PWM_REG_TIM1_CH3_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM2_CMD <PWM_REG_TIM2_CMD>`         | :ref:`0x50120080 <PWM_REG_TIM2_CMD>`     |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM2_CFG <PWM_REG_TIM2_CFG>`         | :ref:`0x50120084 <PWM_REG_TIM2_CFG>`     |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM2_CH0_TH <PWM_REG_TIM2_CH0_TH>`   | :ref:`0x5012008c <PWM_REG_TIM2_CH0_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM2_CH1_TH <PWM_REG_TIM2_CH1_TH>`   | :ref:`0x50120090 <PWM_REG_TIM2_CH1_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM2_CH2_TH <PWM_REG_TIM2_CH2_TH>`   | :ref:`0x50120094 <PWM_REG_TIM2_CH2_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM2_CH3_TH <PWM_REG_TIM2_CH3_TH>`   | :ref:`0x50120098 <PWM_REG_TIM2_CH3_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM2_CH0_LUT <PWM_REG_TIM2_CH0_LUT>` | :ref:`0x5012009c <PWM_REG_TIM2_CH0_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM2_CH1_LUT <PWM_REG_TIM2_CH1_LUT>` | :ref:`0x501200a0 <PWM_REG_TIM2_CH1_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM2_CH2_LUT <PWM_REG_TIM2_CH2_LUT>` | :ref:`0x501200a4 <PWM_REG_TIM2_CH2_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM2_CH3_LUT <PWM_REG_TIM2_CH3_LUT>` | :ref:`0x501200a8 <PWM_REG_TIM2_CH3_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM3_CMD <PWM_REG_TIM3_CMD>`         | :ref:`0x501200c0 <PWM_REG_TIM3_CMD>`     |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM3_CFG <PWM_REG_TIM3_CFG>`         | :ref:`0x501200c4 <PWM_REG_TIM3_CFG>`     |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM3_CH0_TH <PWM_REG_TIM3_CH0_TH>`   | :ref:`0x501200cc <PWM_REG_TIM3_CH0_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM3_CH1_TH <PWM_REG_TIM3_CH1_TH>`   | :ref:`0x501200d0 <PWM_REG_TIM3_CH1_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM3_CH2_TH <PWM_REG_TIM3_CH2_TH>`   | :ref:`0x501200d4 <PWM_REG_TIM3_CH2_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM3_CH3_TH <PWM_REG_TIM3_CH3_TH>`   | :ref:`0x501200d8 <PWM_REG_TIM3_CH3_TH>`  |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM3_CH0_LUT <PWM_REG_TIM3_CH0_LUT>` | :ref:`0x501200dc <PWM_REG_TIM3_CH0_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM3_CH1_LUT <PWM_REG_TIM3_CH1_LUT>` | :ref:`0x501200e0 <PWM_REG_TIM3_CH1_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM3_CH2_LUT <PWM_REG_TIM3_CH2_LUT>` | :ref:`0x501200e4 <PWM_REG_TIM3_CH2_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_TIM3_CH3_LUT <PWM_REG_TIM3_CH3_LUT>` | :ref:`0x501200e8 <PWM_REG_TIM3_CH3_LUT>` |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_EVENT_CFG <PWM_REG_EVENT_CFG>`       | :ref:`0x50120100 <PWM_REG_EVENT_CFG>`    |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_CH_EN <PWM_REG_CH_EN>`               | :ref:`0x50120104 <PWM_REG_CH_EN>`        |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_PREFD0 <PWM_REG_PREFD0>`             | :ref:`0x50120140 <PWM_REG_PREFD0>`       |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_PREFD1 <PWM_REG_PREFD1>`             | :ref:`0x50120144 <PWM_REG_PREFD1>`       |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_PREFD2 <PWM_REG_PREFD2>`             | :ref:`0x50120148 <PWM_REG_PREFD2>`       |
+----------------------------------------------------+------------------------------------------+
| :ref:`PWM_REG_PREFD3 <PWM_REG_PREFD3>`             | :ref:`0x5012014c <PWM_REG_PREFD3>`       |
+----------------------------------------------------+------------------------------------------+

PWM_REG_TIM0_CMD
^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x0 = 0x50120000`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM0_CMD

        {
            "reg": [
                {"name": "r_timer0_start",  "bits": 1},
                {"name": "r_timer0_stop",  "bits": 1},
                {"name": "r_timer0_update",  "bits": 1},
                {"name": "r_timer0_rst",  "bits": 1},
                {"name": "r_timer0_arm",  "bits": 1},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------------+-----------------+
| Field | Name            | Description     |
+=======+=================+=================+
| [0]   | R_TIMER0_START  | r_timer0_start  |
+-------+-----------------+-----------------+
| [1]   | R_TIMER0_STOP   | r_timer0_stop   |
+-------+-----------------+-----------------+
| [2]   | R_TIMER0_UPDATE | r_timer0_update |
+-------+-----------------+-----------------+
| [3]   | R_TIMER0_RST    | r_timer0_rst    |
+-------+-----------------+-----------------+
| [4]   | R_TIMER0_ARM    | r_timer0_arm    |
+-------+-----------------+-----------------+

PWM_REG_TIM0_CFG
^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x4 = 0x50120004`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM0_CFG

        {
            "reg": [
                {"name": "r_timer0_in_sel",  "bits": 8},
                {"name": "r_timer0_in_mode",  "bits": 3},
                {"name": "r_timer0_in_clk",  "bits": 1},
                {"name": "r_timer0_saw",  "bits": 1},
                {"bits": 3},
                {"name": "r_timer0_presc",  "bits": 8},
                {"bits": 8}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [7:0]   | R_TIMER0_IN_SEL  | r_timer0_in_sel  |
+---------+------------------+------------------+
| [10:8]  | R_TIMER0_IN_MODE | r_timer0_in_mode |
+---------+------------------+------------------+
| [11]    | R_TIMER0_IN_CLK  | r_timer0_in_clk  |
+---------+------------------+------------------+
| [12]    | R_TIMER0_SAW     | r_timer0_saw     |
+---------+------------------+------------------+
| [23:16] | R_TIMER0_PRESC   | r_timer0_presc   |
+---------+------------------+------------------+

PWM_REG_TIM0_CH0_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xc = 0x5012000c`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM0_CH0_TH

        {
            "reg": [
                {"name": "r_timer0_ch0_th",  "bits": 16},
                {"name": "r_timer0_ch0_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER0_CH0_TH   | r_timer0_ch0_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER0_CH0_MODE | r_timer0_ch0_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM0_CH1_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x10 = 0x50120010`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM0_CH1_TH

        {
            "reg": [
                {"name": "r_timer0_ch1_th",  "bits": 16},
                {"name": "r_timer0_ch1_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER0_CH1_TH   | r_timer0_ch1_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER0_CH1_MODE | r_timer0_ch1_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM0_CH2_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x14 = 0x50120014`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM0_CH2_TH

        {
            "reg": [
                {"name": "r_timer0_ch2_th",  "bits": 16},
                {"name": "r_timer0_ch2_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER0_CH2_TH   | r_timer0_ch2_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER0_CH2_MODE | r_timer0_ch2_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM0_CH3_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x18 = 0x50120018`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM0_CH3_TH

        {
            "reg": [
                {"name": "r_timer0_ch3_th",  "bits": 16},
                {"name": "r_timer0_ch3_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER0_CH3_TH   | r_timer0_ch3_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER0_CH3_MODE | r_timer0_ch3_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM0_CH0_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x1c = 0x5012001c`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM0_CH0_LUT

        {
            "reg": [
                {"name": "r_timer0_ch0_lut",  "bits": 16},
                {"name": "r_timer0_ch0_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER0_CH0_LUT | r_timer0_ch0_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER0_CH0_FLT | r_timer0_ch0_flt |
+---------+------------------+------------------+

PWM_REG_TIM0_CH1_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x20 = 0x50120020`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM0_CH1_LUT

        {
            "reg": [
                {"name": "r_timer0_ch1_lut",  "bits": 16},
                {"name": "r_timer0_ch1_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER0_CH1_LUT | r_timer0_ch1_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER0_CH1_FLT | r_timer0_ch1_flt |
+---------+------------------+------------------+

PWM_REG_TIM0_CH2_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x24 = 0x50120024`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM0_CH2_LUT

        {
            "reg": [
                {"name": "r_timer0_ch2_lut",  "bits": 16},
                {"name": "r_timer0_ch2_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER0_CH2_LUT | r_timer0_ch2_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER0_CH2_FLT | r_timer0_ch2_flt |
+---------+------------------+------------------+

PWM_REG_TIM0_CH3_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x28 = 0x50120028`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM0_CH3_LUT

        {
            "reg": [
                {"name": "r_timer0_ch3_lut",  "bits": 16},
                {"name": "r_timer0_ch3_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER0_CH3_LUT | r_timer0_ch3_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER0_CH3_FLT | r_timer0_ch3_flt |
+---------+------------------+------------------+

PWM_REG_TIM1_CMD
^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x40 = 0x50120040`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM1_CMD

        {
            "reg": [
                {"name": "r_timer1_start",  "bits": 1},
                {"name": "r_timer1_stop",  "bits": 1},
                {"name": "r_timer1_update",  "bits": 1},
                {"name": "r_timer1_rst",  "bits": 1},
                {"name": "r_timer1_arm",  "bits": 1},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------------+-----------------+
| Field | Name            | Description     |
+=======+=================+=================+
| [0]   | R_TIMER1_START  | r_timer1_start  |
+-------+-----------------+-----------------+
| [1]   | R_TIMER1_STOP   | r_timer1_stop   |
+-------+-----------------+-----------------+
| [2]   | R_TIMER1_UPDATE | r_timer1_update |
+-------+-----------------+-----------------+
| [3]   | R_TIMER1_RST    | r_timer1_rst    |
+-------+-----------------+-----------------+
| [4]   | R_TIMER1_ARM    | r_timer1_arm    |
+-------+-----------------+-----------------+

PWM_REG_TIM1_CFG
^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x44 = 0x50120044`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM1_CFG

        {
            "reg": [
                {"name": "r_timer1_in_sel",  "bits": 8},
                {"name": "r_timer1_in_mode",  "bits": 3},
                {"name": "r_timer1_in_clk",  "bits": 1},
                {"name": "r_timer1_saw",  "bits": 1},
                {"bits": 3},
                {"name": "r_timer1_presc",  "bits": 8},
                {"bits": 8}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [7:0]   | R_TIMER1_IN_SEL  | r_timer1_in_sel  |
+---------+------------------+------------------+
| [10:8]  | R_TIMER1_IN_MODE | r_timer1_in_mode |
+---------+------------------+------------------+
| [11]    | R_TIMER1_IN_CLK  | r_timer1_in_clk  |
+---------+------------------+------------------+
| [12]    | R_TIMER1_SAW     | r_timer1_saw     |
+---------+------------------+------------------+
| [23:16] | R_TIMER1_PRESC   | r_timer1_presc   |
+---------+------------------+------------------+

PWM_REG_TIM1_CH0_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x4c = 0x5012004c`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM1_CH0_TH

        {
            "reg": [
                {"name": "r_timer1_ch0_th",  "bits": 16},
                {"name": "r_timer1_ch0_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER1_CH0_TH   | r_timer1_ch0_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER1_CH0_MODE | r_timer1_ch0_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM1_CH1_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x50 = 0x50120050`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM1_CH1_TH

        {
            "reg": [
                {"name": "r_timer1_ch1_th",  "bits": 16},
                {"name": "r_timer1_ch1_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER1_CH1_TH   | r_timer1_ch1_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER1_CH1_MODE | r_timer1_ch1_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM1_CH2_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x54 = 0x50120054`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM1_CH2_TH

        {
            "reg": [
                {"name": "r_timer1_ch2_th",  "bits": 16},
                {"name": "r_timer1_ch2_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER1_CH2_TH   | r_timer1_ch2_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER1_CH2_MODE | r_timer1_ch2_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM1_CH3_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x58 = 0x50120058`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM1_CH3_TH

        {
            "reg": [
                {"name": "r_timer1_ch3_th",  "bits": 16},
                {"name": "r_timer1_ch3_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER1_CH3_TH   | r_timer1_ch3_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER1_CH3_MODE | r_timer1_ch3_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM1_CH0_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x5c = 0x5012005c`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM1_CH0_LUT

        {
            "reg": [
                {"name": "r_timer1_ch0_lut",  "bits": 16},
                {"name": "r_timer1_ch0_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER1_CH0_LUT | r_timer1_ch0_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER1_CH0_FLT | r_timer1_ch0_flt |
+---------+------------------+------------------+

PWM_REG_TIM1_CH1_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x60 = 0x50120060`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM1_CH1_LUT

        {
            "reg": [
                {"name": "r_timer1_ch1_lut",  "bits": 16},
                {"name": "r_timer1_ch1_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER1_CH1_LUT | r_timer1_ch1_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER1_CH1_FLT | r_timer1_ch1_flt |
+---------+------------------+------------------+

PWM_REG_TIM1_CH2_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x64 = 0x50120064`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM1_CH2_LUT

        {
            "reg": [
                {"name": "r_timer1_ch2_lut",  "bits": 16},
                {"name": "r_timer1_ch2_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER1_CH2_LUT | r_timer1_ch2_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER1_CH2_FLT | r_timer1_ch2_flt |
+---------+------------------+------------------+

PWM_REG_TIM1_CH3_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x68 = 0x50120068`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM1_CH3_LUT

        {
            "reg": [
                {"name": "r_timer1_ch3_lut",  "bits": 16},
                {"name": "r_timer1_ch3_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER1_CH3_LUT | r_timer1_ch3_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER1_CH3_FLT | r_timer1_ch3_flt |
+---------+------------------+------------------+

PWM_REG_TIM2_CMD
^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x80 = 0x50120080`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM2_CMD

        {
            "reg": [
                {"name": "r_timer2_start",  "bits": 1},
                {"name": "r_timer2_stop",  "bits": 1},
                {"name": "r_timer2_update",  "bits": 1},
                {"name": "r_timer2_rst",  "bits": 1},
                {"name": "r_timer2_arm",  "bits": 1},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------------+-----------------+
| Field | Name            | Description     |
+=======+=================+=================+
| [0]   | R_TIMER2_START  | r_timer2_start  |
+-------+-----------------+-----------------+
| [1]   | R_TIMER2_STOP   | r_timer2_stop   |
+-------+-----------------+-----------------+
| [2]   | R_TIMER2_UPDATE | r_timer2_update |
+-------+-----------------+-----------------+
| [3]   | R_TIMER2_RST    | r_timer2_rst    |
+-------+-----------------+-----------------+
| [4]   | R_TIMER2_ARM    | r_timer2_arm    |
+-------+-----------------+-----------------+

PWM_REG_TIM2_CFG
^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x84 = 0x50120084`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM2_CFG

        {
            "reg": [
                {"name": "r_timer2_in_sel",  "bits": 8},
                {"name": "r_timer2_in_mode",  "bits": 3},
                {"name": "r_timer2_in_clk",  "bits": 1},
                {"name": "r_timer2_saw",  "bits": 1},
                {"bits": 3},
                {"name": "r_timer2_presc",  "bits": 8},
                {"bits": 8}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [7:0]   | R_TIMER2_IN_SEL  | r_timer2_in_sel  |
+---------+------------------+------------------+
| [10:8]  | R_TIMER2_IN_MODE | r_timer2_in_mode |
+---------+------------------+------------------+
| [11]    | R_TIMER2_IN_CLK  | r_timer2_in_clk  |
+---------+------------------+------------------+
| [12]    | R_TIMER2_SAW     | r_timer2_saw     |
+---------+------------------+------------------+
| [23:16] | R_TIMER2_PRESC   | r_timer2_presc   |
+---------+------------------+------------------+

PWM_REG_TIM2_CH0_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x8c = 0x5012008c`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM2_CH0_TH

        {
            "reg": [
                {"name": "r_timer2_ch0_th",  "bits": 16},
                {"name": "r_timer2_ch0_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER2_CH0_TH   | r_timer2_ch0_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER2_CH0_MODE | r_timer2_ch0_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM2_CH1_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x90 = 0x50120090`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM2_CH1_TH

        {
            "reg": [
                {"name": "r_timer2_ch1_th",  "bits": 16},
                {"name": "r_timer2_ch1_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER2_CH1_TH   | r_timer2_ch1_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER2_CH1_MODE | r_timer2_ch1_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM2_CH2_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x94 = 0x50120094`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM2_CH2_TH

        {
            "reg": [
                {"name": "r_timer2_ch2_th",  "bits": 16},
                {"name": "r_timer2_ch2_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER2_CH2_TH   | r_timer2_ch2_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER2_CH2_MODE | r_timer2_ch2_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM2_CH3_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x98 = 0x50120098`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM2_CH3_TH

        {
            "reg": [
                {"name": "r_timer2_ch3_th",  "bits": 16},
                {"name": "r_timer2_ch3_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER2_CH3_TH   | r_timer2_ch3_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER2_CH3_MODE | r_timer2_ch3_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM2_CH0_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x9c = 0x5012009c`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM2_CH0_LUT

        {
            "reg": [
                {"name": "r_timer2_ch0_lut",  "bits": 16},
                {"name": "r_timer2_ch0_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER2_CH0_LUT | r_timer2_ch0_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER2_CH0_FLT | r_timer2_ch0_flt |
+---------+------------------+------------------+

PWM_REG_TIM2_CH1_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xa0 = 0x501200a0`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM2_CH1_LUT

        {
            "reg": [
                {"name": "r_timer2_ch1_lut",  "bits": 16},
                {"name": "r_timer2_ch1_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER2_CH1_LUT | r_timer2_ch1_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER2_CH1_FLT | r_timer2_ch1_flt |
+---------+------------------+------------------+

PWM_REG_TIM2_CH2_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xa4 = 0x501200a4`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM2_CH2_LUT

        {
            "reg": [
                {"name": "r_timer2_ch2_lut",  "bits": 16},
                {"name": "r_timer2_ch2_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER2_CH2_LUT | r_timer2_ch2_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER2_CH2_FLT | r_timer2_ch2_flt |
+---------+------------------+------------------+

PWM_REG_TIM2_CH3_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xa8 = 0x501200a8`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM2_CH3_LUT

        {
            "reg": [
                {"name": "r_timer2_ch3_lut",  "bits": 16},
                {"name": "r_timer2_ch3_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER2_CH3_LUT | r_timer2_ch3_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER2_CH3_FLT | r_timer2_ch3_flt |
+---------+------------------+------------------+

PWM_REG_TIM3_CMD
^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xc0 = 0x501200c0`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM3_CMD

        {
            "reg": [
                {"name": "r_timer3_start",  "bits": 1},
                {"name": "r_timer3_stop",  "bits": 1},
                {"name": "r_timer3_update",  "bits": 1},
                {"name": "r_timer3_rst",  "bits": 1},
                {"name": "r_timer3_arm",  "bits": 1},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-----------------+-----------------+
| Field | Name            | Description     |
+=======+=================+=================+
| [0]   | R_TIMER3_START  | r_timer3_start  |
+-------+-----------------+-----------------+
| [1]   | R_TIMER3_STOP   | r_timer3_stop   |
+-------+-----------------+-----------------+
| [2]   | R_TIMER3_UPDATE | r_timer3_update |
+-------+-----------------+-----------------+
| [3]   | R_TIMER3_RST    | r_timer3_rst    |
+-------+-----------------+-----------------+
| [4]   | R_TIMER3_ARM    | r_timer3_arm    |
+-------+-----------------+-----------------+

PWM_REG_TIM3_CFG
^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xc4 = 0x501200c4`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM3_CFG

        {
            "reg": [
                {"name": "r_timer3_in_sel",  "bits": 8},
                {"name": "r_timer3_in_mode",  "bits": 3},
                {"name": "r_timer3_in_clk",  "bits": 1},
                {"name": "r_timer3_saw",  "bits": 1},
                {"bits": 3},
                {"name": "r_timer3_presc",  "bits": 8},
                {"bits": 8}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [7:0]   | R_TIMER3_IN_SEL  | r_timer3_in_sel  |
+---------+------------------+------------------+
| [10:8]  | R_TIMER3_IN_MODE | r_timer3_in_mode |
+---------+------------------+------------------+
| [11]    | R_TIMER3_IN_CLK  | r_timer3_in_clk  |
+---------+------------------+------------------+
| [12]    | R_TIMER3_SAW     | r_timer3_saw     |
+---------+------------------+------------------+
| [23:16] | R_TIMER3_PRESC   | r_timer3_presc   |
+---------+------------------+------------------+

PWM_REG_TIM3_CH0_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xcc = 0x501200cc`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM3_CH0_TH

        {
            "reg": [
                {"name": "r_timer3_ch0_th",  "bits": 16},
                {"name": "r_timer3_ch0_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER3_CH0_TH   | r_timer3_ch0_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER3_CH0_MODE | r_timer3_ch0_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM3_CH1_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xd0 = 0x501200d0`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM3_CH1_TH

        {
            "reg": [
                {"name": "r_timer3_ch1_th",  "bits": 16},
                {"name": "r_timer3_ch1_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER3_CH1_TH   | r_timer3_ch1_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER3_CH1_MODE | r_timer3_ch1_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM3_CH2_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xd4 = 0x501200d4`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM3_CH2_TH

        {
            "reg": [
                {"name": "r_timer3_ch2_th",  "bits": 16},
                {"name": "r_timer3_ch2_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER3_CH2_TH   | r_timer3_ch2_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER3_CH2_MODE | r_timer3_ch2_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM3_CH3_TH
^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xd8 = 0x501200d8`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM3_CH3_TH

        {
            "reg": [
                {"name": "r_timer3_ch3_th",  "bits": 16},
                {"name": "r_timer3_ch3_mode",  "bits": 3},
                {"bits": 13}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-------------------+-------------------+
| Field   | Name              | Description       |
+=========+===================+===================+
| [15:0]  | R_TIMER3_CH3_TH   | r_timer3_ch3_th   |
+---------+-------------------+-------------------+
| [18:16] | R_TIMER3_CH3_MODE | r_timer3_ch3_mode |
+---------+-------------------+-------------------+

PWM_REG_TIM3_CH0_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xdc = 0x501200dc`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM3_CH0_LUT

        {
            "reg": [
                {"name": "r_timer3_ch0_lut",  "bits": 16},
                {"name": "r_timer3_ch0_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER3_CH0_LUT | r_timer3_ch0_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER3_CH0_FLT | r_timer3_ch0_flt |
+---------+------------------+------------------+

PWM_REG_TIM3_CH1_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xe0 = 0x501200e0`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM3_CH1_LUT

        {
            "reg": [
                {"name": "r_timer3_ch1_lut",  "bits": 16},
                {"name": "r_timer3_ch1_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER3_CH1_LUT | r_timer3_ch1_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER3_CH1_FLT | r_timer3_ch1_flt |
+---------+------------------+------------------+

PWM_REG_TIM3_CH2_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xe4 = 0x501200e4`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM3_CH2_LUT

        {
            "reg": [
                {"name": "r_timer3_ch2_lut",  "bits": 16},
                {"name": "r_timer3_ch2_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER3_CH2_LUT | r_timer3_ch2_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER3_CH2_FLT | r_timer3_ch2_flt |
+---------+------------------+------------------+

PWM_REG_TIM3_CH3_LUT
^^^^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0xe8 = 0x501200e8`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_TIM3_CH3_LUT

        {
            "reg": [
                {"name": "r_timer3_ch3_lut",  "bits": 16},
                {"name": "r_timer3_ch3_flt",  "bits": 2},
                {"bits": 14}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+------------------+------------------+
| Field   | Name             | Description      |
+=========+==================+==================+
| [15:0]  | R_TIMER3_CH3_LUT | r_timer3_ch3_lut |
+---------+------------------+------------------+
| [17:16] | R_TIMER3_CH3_FLT | r_timer3_ch3_flt |
+---------+------------------+------------------+

PWM_REG_EVENT_CFG
^^^^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x100 = 0x50120100`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_EVENT_CFG

        {
            "reg": [
                {"name": "r_event_sel_0",  "bits": 4},
                {"name": "r_event_sel_1",  "bits": 4},
                {"name": "r_event_sel_2",  "bits": 4},
                {"name": "r_event_sel_3",  "bits": 4},
                {"name": "r_event_en",  "bits": 4},
                {"bits": 12}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+---------------+---------------+
| Field   | Name          | Description   |
+=========+===============+===============+
| [3:0]   | R_EVENT_SEL_0 | r_event_sel_0 |
+---------+---------------+---------------+
| [7:4]   | R_EVENT_SEL_1 | r_event_sel_1 |
+---------+---------------+---------------+
| [11:8]  | R_EVENT_SEL_2 | r_event_sel_2 |
+---------+---------------+---------------+
| [15:12] | R_EVENT_SEL_3 | r_event_sel_3 |
+---------+---------------+---------------+
| [19:16] | R_EVENT_EN    | r_event_en    |
+---------+---------------+---------------+

PWM_REG_CH_EN
^^^^^^^^^^^^^

`Address: 0x50120000 + 0x104 = 0x50120104`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_CH_EN

        {
            "reg": [
                {"name": "r_clk_en",  "bits": 4},
                {"bits": 28}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------+-------------+
| Field | Name     | Description |
+=======+==========+=============+
| [3:0] | R_CLK_EN | r_clk_en    |
+-------+----------+-------------+

PWM_REG_PREFD0
^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x140 = 0x50120140`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_PREFD0

        {
            "reg": [
                {"name": "lsclk_prefd_0",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+---------------+---------------+
| Field | Name          | Description   |
+=======+===============+===============+
| [9:0] | LSCLK_PREFD_0 | lsclk_prefd_0 |
+-------+---------------+---------------+

PWM_REG_PREFD1
^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x144 = 0x50120144`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_PREFD1

        {
            "reg": [
                {"name": "lsclk_prefd_1",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+---------------+---------------+
| Field | Name          | Description   |
+=======+===============+===============+
| [9:0] | LSCLK_PREFD_1 | lsclk_prefd_1 |
+-------+---------------+---------------+

PWM_REG_PREFD2
^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x148 = 0x50120148`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_PREFD2

        {
            "reg": [
                {"name": "lsclk_prefd_2",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+---------------+---------------+
| Field | Name          | Description   |
+=======+===============+===============+
| [9:0] | LSCLK_PREFD_2 | lsclk_prefd_2 |
+-------+---------------+---------------+

PWM_REG_PREFD3
^^^^^^^^^^^^^^

`Address: 0x50120000 + 0x14c = 0x5012014c`

    See `adv_timer_apb_if.sv <https://github.com/baochip/baochip-1x/blob/main/rtl/ip
    s/apb/apb_adv_timer/rtl/adv_timer_apb_if.sv>`__

    .. wavedrom::
        :caption: PWM_REG_PREFD3

        {
            "reg": [
                {"name": "lsclk_prefd_3",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+---------------+---------------+
| Field | Name          | Description   |
+=======+===============+===============+
| [9:0] | LSCLK_PREFD_3 | lsclk_prefd_3 |
+-------+---------------+---------------+

