

================================================================
== Vitis HLS Report for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_s'
================================================================
* Date:           Thu May 16 18:05:55 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.414 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  4.000 ns|  4.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.41>
ST_1 : Operation 3 [1/1] (1.34ns)   --->   "%p_Val2_s = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_0" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 3 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 4 [1/1] (1.34ns)   --->   "%p_Val2_1156 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_1" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 4 'read' 'p_Val2_1156' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (1.34ns)   --->   "%p_Val2_1159 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_2" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 5 'read' 'p_Val2_1159' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 6 [1/1] (1.34ns)   --->   "%p_Val2_1162 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 6 'read' 'p_Val2_1162' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 7 [1/1] (1.34ns)   --->   "%p_Val2_1165 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_4" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 7 'read' 'p_Val2_1165' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 8 [1/1] (1.34ns)   --->   "%p_Val2_1168 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_5" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 8 'read' 'p_Val2_1168' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (1.34ns)   --->   "%p_Val2_1171 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_6" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 9 'read' 'p_Val2_1171' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (1.34ns)   --->   "%p_Val2_1174 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_7" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 10 'read' 'p_Val2_1174' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 11 [1/1] (1.34ns)   --->   "%p_Val2_1177 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_8" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 11 'read' 'p_Val2_1177' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (1.34ns)   --->   "%p_Val2_1180 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_9" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 12 'read' 'p_Val2_1180' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 13 [1/1] (1.34ns)   --->   "%p_Val2_1183 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_10" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 13 'read' 'p_Val2_1183' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 14 [1/1] (1.34ns)   --->   "%p_Val2_1186 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_11" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 14 'read' 'p_Val2_1186' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 15 [1/1] (1.34ns)   --->   "%p_Val2_1189 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_12" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 15 'read' 'p_Val2_1189' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (1.34ns)   --->   "%p_Val2_1192 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_13" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 16 'read' 'p_Val2_1192' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (1.34ns)   --->   "%p_Val2_1195 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_14" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 17 'read' 'p_Val2_1195' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (1.34ns)   --->   "%p_Val2_1198 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_15" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 18 'read' 'p_Val2_1198' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 19 [1/1] (1.34ns)   --->   "%p_Val2_1201 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_16" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 19 'read' 'p_Val2_1201' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (1.34ns)   --->   "%p_Val2_1204 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_17" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 20 'read' 'p_Val2_1204' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 21 [1/1] (1.34ns)   --->   "%p_Val2_1207 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_18" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 21 'read' 'p_Val2_1207' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 22 [1/1] (1.34ns)   --->   "%p_Val2_1210 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_19" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 22 'read' 'p_Val2_1210' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (1.34ns)   --->   "%p_Val2_1213 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_20" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 23 'read' 'p_Val2_1213' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 24 [1/1] (1.34ns)   --->   "%p_Val2_1216 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_21" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 24 'read' 'p_Val2_1216' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 25 [1/1] (1.34ns)   --->   "%p_Val2_1219 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_22" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 25 'read' 'p_Val2_1219' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (1.34ns)   --->   "%p_Val2_1222 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_23" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 26 'read' 'p_Val2_1222' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 27 [1/1] (1.34ns)   --->   "%p_Val2_1225 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_24" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 27 'read' 'p_Val2_1225' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 28 [1/1] (1.34ns)   --->   "%p_Val2_1228 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_25" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 28 'read' 'p_Val2_1228' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 29 [1/1] (1.34ns)   --->   "%p_Val2_1231 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_26" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 29 'read' 'p_Val2_1231' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 30 [1/1] (1.34ns)   --->   "%p_Val2_1234 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_27" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 30 'read' 'p_Val2_1234' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 31 [1/1] (1.34ns)   --->   "%p_Val2_1237 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_28" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 31 'read' 'p_Val2_1237' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 32 [1/1] (1.34ns)   --->   "%p_Val2_1240 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_29" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 32 'read' 'p_Val2_1240' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (1.34ns)   --->   "%p_Val2_1243 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_30" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 33 'read' 'p_Val2_1243' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 34 [1/1] (1.34ns)   --->   "%p_Val2_1246 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_31" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 34 'read' 'p_Val2_1246' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 35 [1/1] (1.34ns)   --->   "%p_Val2_1249 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_32" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 35 'read' 'p_Val2_1249' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (1.34ns)   --->   "%p_Val2_1252 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_33" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 36 'read' 'p_Val2_1252' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (1.34ns)   --->   "%p_Val2_1255 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_34" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 37 'read' 'p_Val2_1255' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (1.34ns)   --->   "%p_Val2_1258 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_35" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 38 'read' 'p_Val2_1258' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 39 [1/1] (1.34ns)   --->   "%p_Val2_1261 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_36" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 39 'read' 'p_Val2_1261' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 40 [1/1] (1.34ns)   --->   "%p_Val2_1264 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_37" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 40 'read' 'p_Val2_1264' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 41 [1/1] (1.34ns)   --->   "%p_Val2_1267 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_38" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 41 'read' 'p_Val2_1267' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 42 [1/1] (1.34ns)   --->   "%p_Val2_1270 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_39" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 42 'read' 'p_Val2_1270' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 43 [1/1] (1.34ns)   --->   "%p_Val2_1273 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_40" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 43 'read' 'p_Val2_1273' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 44 [1/1] (1.34ns)   --->   "%p_Val2_1276 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_41" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 44 'read' 'p_Val2_1276' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 45 [1/1] (1.34ns)   --->   "%p_Val2_1279 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_42" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 45 'read' 'p_Val2_1279' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 46 [1/1] (1.34ns)   --->   "%p_Val2_1282 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_43" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 46 'read' 'p_Val2_1282' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 47 [1/1] (1.34ns)   --->   "%p_Val2_1285 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_44" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 47 'read' 'p_Val2_1285' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 48 [1/1] (1.34ns)   --->   "%p_Val2_1288 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_45" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 48 'read' 'p_Val2_1288' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 49 [1/1] (1.34ns)   --->   "%p_Val2_1291 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_46" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 49 'read' 'p_Val2_1291' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 50 [1/1] (1.34ns)   --->   "%p_Val2_1294 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_47" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 50 'read' 'p_Val2_1294' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 51 [1/1] (1.34ns)   --->   "%p_Val2_1297 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_48" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 51 'read' 'p_Val2_1297' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 52 [1/1] (1.34ns)   --->   "%p_Val2_1300 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_49" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 52 'read' 'p_Val2_1300' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 53 [1/1] (1.34ns)   --->   "%p_Val2_1303 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_50" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 53 'read' 'p_Val2_1303' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 54 [1/1] (1.34ns)   --->   "%p_Val2_1306 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_51" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 54 'read' 'p_Val2_1306' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 55 [1/1] (1.34ns)   --->   "%p_Val2_1309 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_52" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 55 'read' 'p_Val2_1309' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 56 [1/1] (1.34ns)   --->   "%p_Val2_1312 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_53" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 56 'read' 'p_Val2_1312' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 57 [1/1] (1.34ns)   --->   "%p_Val2_1315 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_54" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 57 'read' 'p_Val2_1315' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 58 [1/1] (1.34ns)   --->   "%p_Val2_1318 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_55" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 58 'read' 'p_Val2_1318' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 59 [1/1] (1.34ns)   --->   "%p_Val2_1321 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_56" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 59 'read' 'p_Val2_1321' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 60 [1/1] (1.34ns)   --->   "%p_Val2_1324 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_57" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 60 'read' 'p_Val2_1324' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 61 [1/1] (1.34ns)   --->   "%p_Val2_1327 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_58" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 61 'read' 'p_Val2_1327' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 62 [1/1] (1.34ns)   --->   "%p_Val2_1330 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_59" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 62 'read' 'p_Val2_1330' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 63 [1/1] (1.34ns)   --->   "%p_Val2_1333 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_60" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 63 'read' 'p_Val2_1333' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 64 [1/1] (1.34ns)   --->   "%p_Val2_1336 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_61" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 64 'read' 'p_Val2_1336' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 65 [1/1] (1.34ns)   --->   "%p_Val2_1339 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_62" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 65 'read' 'p_Val2_1339' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 66 [1/1] (1.34ns)   --->   "%p_Val2_1342 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer6_out_63" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23]   --->   Operation 66 'read' 'p_Val2_1342' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_2997 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 15"   --->   Operation 67 'bitselect' 'p_Result_2997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2108)   --->   "%out_data_V_2107 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_s, i32 3, i32 12"   --->   Operation 68 'partselect' 'out_data_V_2107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2108)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 69 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2108)   --->   "%p_Result_2998 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 2"   --->   Operation 70 'bitselect' 'p_Result_2998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln828 = trunc i16 %p_Val2_s"   --->   Operation 71 'trunc' 'trunc_ln828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.34ns)   --->   "%r = icmp_ne  i2 %trunc_ln828, i2 0"   --->   Operation 72 'icmp' 'r' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_2999 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 12"   --->   Operation 73 'bitselect' 'p_Result_2999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2108)   --->   "%or_ln374 = or i1 %p_Result_s, i1 %r"   --->   Operation 74 'or' 'or_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2108)   --->   "%and_ln374 = and i1 %or_ln374, i1 %p_Result_2998"   --->   Operation 75 'and' 'and_ln374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2108)   --->   "%zext_ln377 = zext i1 %and_ln374"   --->   Operation 76 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2108 = add i10 %out_data_V_2107, i10 %zext_ln377"   --->   Operation 77 'add' 'out_data_V_2108' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_3000 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2108, i32 9"   --->   Operation 78 'bitselect' 'p_Result_3000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_s, i32 14, i32 15"   --->   Operation 79 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.34ns)   --->   "%Range2_all_ones = icmp_eq  i2 %tmp_198, i2 3"   --->   Operation 80 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_s, i32 13, i32 15"   --->   Operation 81 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.49ns)   --->   "%Range1_all_ones = icmp_eq  i3 %tmp_s, i3 7"   --->   Operation 82 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.49ns)   --->   "%Range1_all_zeros = icmp_eq  i3 %tmp_s, i3 0"   --->   Operation 83 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_3001 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1156, i32 15"   --->   Operation 84 'bitselect' 'p_Result_3001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2110)   --->   "%out_data_V_2109 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1156, i32 3, i32 12"   --->   Operation 85 'partselect' 'out_data_V_2109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2110)   --->   "%p_Result_2685 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1156, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 86 'bitselect' 'p_Result_2685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2110)   --->   "%p_Result_3002 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1156, i32 2"   --->   Operation 87 'bitselect' 'p_Result_3002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln828_254 = trunc i16 %p_Val2_1156"   --->   Operation 88 'trunc' 'trunc_ln828_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.34ns)   --->   "%r_254 = icmp_ne  i2 %trunc_ln828_254, i2 0"   --->   Operation 89 'icmp' 'r_254' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_3003 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1156, i32 12"   --->   Operation 90 'bitselect' 'p_Result_3003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2110)   --->   "%or_ln374_254 = or i1 %p_Result_2685, i1 %r_254"   --->   Operation 91 'or' 'or_ln374_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2110)   --->   "%and_ln374_254 = and i1 %or_ln374_254, i1 %p_Result_3002"   --->   Operation 92 'and' 'and_ln374_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2110)   --->   "%zext_ln377_254 = zext i1 %and_ln374_254"   --->   Operation 93 'zext' 'zext_ln377_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2110 = add i10 %out_data_V_2109, i10 %zext_ln377_254"   --->   Operation 94 'add' 'out_data_V_2110' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_3004 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2110, i32 9"   --->   Operation 95 'bitselect' 'p_Result_3004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_314 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1156, i32 14, i32 15"   --->   Operation 96 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.34ns)   --->   "%Range2_all_ones_64 = icmp_eq  i2 %tmp_314, i2 3"   --->   Operation 97 'icmp' 'Range2_all_ones_64' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_315 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1156, i32 13, i32 15"   --->   Operation 98 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.49ns)   --->   "%Range1_all_ones_254 = icmp_eq  i3 %tmp_315, i3 7"   --->   Operation 99 'icmp' 'Range1_all_ones_254' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.49ns)   --->   "%Range1_all_zeros_254 = icmp_eq  i3 %tmp_315, i3 0"   --->   Operation 100 'icmp' 'Range1_all_zeros_254' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_3005 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1159, i32 15"   --->   Operation 101 'bitselect' 'p_Result_3005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2112)   --->   "%out_data_V_2111 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1159, i32 3, i32 12"   --->   Operation 102 'partselect' 'out_data_V_2111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2112)   --->   "%p_Result_2690 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1159, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 103 'bitselect' 'p_Result_2690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2112)   --->   "%p_Result_3006 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1159, i32 2"   --->   Operation 104 'bitselect' 'p_Result_3006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln828_255 = trunc i16 %p_Val2_1159"   --->   Operation 105 'trunc' 'trunc_ln828_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.34ns)   --->   "%r_255 = icmp_ne  i2 %trunc_ln828_255, i2 0"   --->   Operation 106 'icmp' 'r_255' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_3007 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1159, i32 12"   --->   Operation 107 'bitselect' 'p_Result_3007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2112)   --->   "%or_ln374_255 = or i1 %p_Result_2690, i1 %r_255"   --->   Operation 108 'or' 'or_ln374_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2112)   --->   "%and_ln374_255 = and i1 %or_ln374_255, i1 %p_Result_3006"   --->   Operation 109 'and' 'and_ln374_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2112)   --->   "%zext_ln377_255 = zext i1 %and_ln374_255"   --->   Operation 110 'zext' 'zext_ln377_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2112 = add i10 %out_data_V_2111, i10 %zext_ln377_255"   --->   Operation 111 'add' 'out_data_V_2112' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_3008 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2112, i32 9"   --->   Operation 112 'bitselect' 'p_Result_3008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1159, i32 14, i32 15"   --->   Operation 113 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.34ns)   --->   "%Range2_all_ones_65 = icmp_eq  i2 %tmp_316, i2 3"   --->   Operation 114 'icmp' 'Range2_all_ones_65' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1159, i32 13, i32 15"   --->   Operation 115 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.49ns)   --->   "%Range1_all_ones_255 = icmp_eq  i3 %tmp_317, i3 7"   --->   Operation 116 'icmp' 'Range1_all_ones_255' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.49ns)   --->   "%Range1_all_zeros_255 = icmp_eq  i3 %tmp_317, i3 0"   --->   Operation 117 'icmp' 'Range1_all_zeros_255' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_3009 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1162, i32 15"   --->   Operation 118 'bitselect' 'p_Result_3009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2114)   --->   "%out_data_V_2113 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1162, i32 3, i32 12"   --->   Operation 119 'partselect' 'out_data_V_2113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2114)   --->   "%p_Result_2695 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1162, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 120 'bitselect' 'p_Result_2695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2114)   --->   "%p_Result_3010 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1162, i32 2"   --->   Operation 121 'bitselect' 'p_Result_3010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln828_256 = trunc i16 %p_Val2_1162"   --->   Operation 122 'trunc' 'trunc_ln828_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.34ns)   --->   "%r_256 = icmp_ne  i2 %trunc_ln828_256, i2 0"   --->   Operation 123 'icmp' 'r_256' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_3011 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1162, i32 12"   --->   Operation 124 'bitselect' 'p_Result_3011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2114)   --->   "%or_ln374_256 = or i1 %p_Result_2695, i1 %r_256"   --->   Operation 125 'or' 'or_ln374_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2114)   --->   "%and_ln374_256 = and i1 %or_ln374_256, i1 %p_Result_3010"   --->   Operation 126 'and' 'and_ln374_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2114)   --->   "%zext_ln377_256 = zext i1 %and_ln374_256"   --->   Operation 127 'zext' 'zext_ln377_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2114 = add i10 %out_data_V_2113, i10 %zext_ln377_256"   --->   Operation 128 'add' 'out_data_V_2114' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_3012 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2114, i32 9"   --->   Operation 129 'bitselect' 'p_Result_3012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1162, i32 14, i32 15"   --->   Operation 130 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.34ns)   --->   "%Range2_all_ones_66 = icmp_eq  i2 %tmp_318, i2 3"   --->   Operation 131 'icmp' 'Range2_all_ones_66' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1162, i32 13, i32 15"   --->   Operation 132 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.49ns)   --->   "%Range1_all_ones_256 = icmp_eq  i3 %tmp_319, i3 7"   --->   Operation 133 'icmp' 'Range1_all_ones_256' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.49ns)   --->   "%Range1_all_zeros_256 = icmp_eq  i3 %tmp_319, i3 0"   --->   Operation 134 'icmp' 'Range1_all_zeros_256' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_3013 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1165, i32 15"   --->   Operation 135 'bitselect' 'p_Result_3013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2116)   --->   "%out_data_V_2115 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1165, i32 3, i32 12"   --->   Operation 136 'partselect' 'out_data_V_2115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2116)   --->   "%p_Result_2700 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1165, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 137 'bitselect' 'p_Result_2700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2116)   --->   "%p_Result_3014 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1165, i32 2"   --->   Operation 138 'bitselect' 'p_Result_3014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln828_257 = trunc i16 %p_Val2_1165"   --->   Operation 139 'trunc' 'trunc_ln828_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.34ns)   --->   "%r_257 = icmp_ne  i2 %trunc_ln828_257, i2 0"   --->   Operation 140 'icmp' 'r_257' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_3015 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1165, i32 12"   --->   Operation 141 'bitselect' 'p_Result_3015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2116)   --->   "%or_ln374_257 = or i1 %p_Result_2700, i1 %r_257"   --->   Operation 142 'or' 'or_ln374_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2116)   --->   "%and_ln374_257 = and i1 %or_ln374_257, i1 %p_Result_3014"   --->   Operation 143 'and' 'and_ln374_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2116)   --->   "%zext_ln377_257 = zext i1 %and_ln374_257"   --->   Operation 144 'zext' 'zext_ln377_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2116 = add i10 %out_data_V_2115, i10 %zext_ln377_257"   --->   Operation 145 'add' 'out_data_V_2116' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_3016 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2116, i32 9"   --->   Operation 146 'bitselect' 'p_Result_3016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_320 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1165, i32 14, i32 15"   --->   Operation 147 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.34ns)   --->   "%Range2_all_ones_67 = icmp_eq  i2 %tmp_320, i2 3"   --->   Operation 148 'icmp' 'Range2_all_ones_67' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_321 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1165, i32 13, i32 15"   --->   Operation 149 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.49ns)   --->   "%Range1_all_ones_257 = icmp_eq  i3 %tmp_321, i3 7"   --->   Operation 150 'icmp' 'Range1_all_ones_257' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.49ns)   --->   "%Range1_all_zeros_257 = icmp_eq  i3 %tmp_321, i3 0"   --->   Operation 151 'icmp' 'Range1_all_zeros_257' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_3017 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1168, i32 15"   --->   Operation 152 'bitselect' 'p_Result_3017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2118)   --->   "%out_data_V_2117 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1168, i32 3, i32 12"   --->   Operation 153 'partselect' 'out_data_V_2117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2118)   --->   "%p_Result_2705 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1168, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 154 'bitselect' 'p_Result_2705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2118)   --->   "%p_Result_3018 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1168, i32 2"   --->   Operation 155 'bitselect' 'p_Result_3018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln828_258 = trunc i16 %p_Val2_1168"   --->   Operation 156 'trunc' 'trunc_ln828_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.34ns)   --->   "%r_258 = icmp_ne  i2 %trunc_ln828_258, i2 0"   --->   Operation 157 'icmp' 'r_258' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_3019 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1168, i32 12"   --->   Operation 158 'bitselect' 'p_Result_3019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2118)   --->   "%or_ln374_258 = or i1 %p_Result_2705, i1 %r_258"   --->   Operation 159 'or' 'or_ln374_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2118)   --->   "%and_ln374_258 = and i1 %or_ln374_258, i1 %p_Result_3018"   --->   Operation 160 'and' 'and_ln374_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2118)   --->   "%zext_ln377_258 = zext i1 %and_ln374_258"   --->   Operation 161 'zext' 'zext_ln377_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2118 = add i10 %out_data_V_2117, i10 %zext_ln377_258"   --->   Operation 162 'add' 'out_data_V_2118' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_3020 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2118, i32 9"   --->   Operation 163 'bitselect' 'p_Result_3020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_322 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1168, i32 14, i32 15"   --->   Operation 164 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.34ns)   --->   "%Range2_all_ones_68 = icmp_eq  i2 %tmp_322, i2 3"   --->   Operation 165 'icmp' 'Range2_all_ones_68' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_323 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1168, i32 13, i32 15"   --->   Operation 166 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.49ns)   --->   "%Range1_all_ones_258 = icmp_eq  i3 %tmp_323, i3 7"   --->   Operation 167 'icmp' 'Range1_all_ones_258' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.49ns)   --->   "%Range1_all_zeros_258 = icmp_eq  i3 %tmp_323, i3 0"   --->   Operation 168 'icmp' 'Range1_all_zeros_258' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_3021 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1171, i32 15"   --->   Operation 169 'bitselect' 'p_Result_3021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2120)   --->   "%out_data_V_2119 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1171, i32 3, i32 12"   --->   Operation 170 'partselect' 'out_data_V_2119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2120)   --->   "%p_Result_2710 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1171, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 171 'bitselect' 'p_Result_2710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2120)   --->   "%p_Result_3022 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1171, i32 2"   --->   Operation 172 'bitselect' 'p_Result_3022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln828_259 = trunc i16 %p_Val2_1171"   --->   Operation 173 'trunc' 'trunc_ln828_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.34ns)   --->   "%r_259 = icmp_ne  i2 %trunc_ln828_259, i2 0"   --->   Operation 174 'icmp' 'r_259' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%p_Result_3023 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1171, i32 12"   --->   Operation 175 'bitselect' 'p_Result_3023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2120)   --->   "%or_ln374_259 = or i1 %p_Result_2710, i1 %r_259"   --->   Operation 176 'or' 'or_ln374_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2120)   --->   "%and_ln374_259 = and i1 %or_ln374_259, i1 %p_Result_3022"   --->   Operation 177 'and' 'and_ln374_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2120)   --->   "%zext_ln377_259 = zext i1 %and_ln374_259"   --->   Operation 178 'zext' 'zext_ln377_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2120 = add i10 %out_data_V_2119, i10 %zext_ln377_259"   --->   Operation 179 'add' 'out_data_V_2120' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_3024 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2120, i32 9"   --->   Operation 180 'bitselect' 'p_Result_3024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_324 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1171, i32 14, i32 15"   --->   Operation 181 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.34ns)   --->   "%Range2_all_ones_69 = icmp_eq  i2 %tmp_324, i2 3"   --->   Operation 182 'icmp' 'Range2_all_ones_69' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1171, i32 13, i32 15"   --->   Operation 183 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.49ns)   --->   "%Range1_all_ones_259 = icmp_eq  i3 %tmp_325, i3 7"   --->   Operation 184 'icmp' 'Range1_all_ones_259' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.49ns)   --->   "%Range1_all_zeros_259 = icmp_eq  i3 %tmp_325, i3 0"   --->   Operation 185 'icmp' 'Range1_all_zeros_259' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_3025 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1174, i32 15"   --->   Operation 186 'bitselect' 'p_Result_3025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2122)   --->   "%out_data_V_2121 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1174, i32 3, i32 12"   --->   Operation 187 'partselect' 'out_data_V_2121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2122)   --->   "%p_Result_2715 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1174, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 188 'bitselect' 'p_Result_2715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2122)   --->   "%p_Result_3026 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1174, i32 2"   --->   Operation 189 'bitselect' 'p_Result_3026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln828_260 = trunc i16 %p_Val2_1174"   --->   Operation 190 'trunc' 'trunc_ln828_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.34ns)   --->   "%r_260 = icmp_ne  i2 %trunc_ln828_260, i2 0"   --->   Operation 191 'icmp' 'r_260' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_3027 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1174, i32 12"   --->   Operation 192 'bitselect' 'p_Result_3027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2122)   --->   "%or_ln374_260 = or i1 %p_Result_2715, i1 %r_260"   --->   Operation 193 'or' 'or_ln374_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2122)   --->   "%and_ln374_260 = and i1 %or_ln374_260, i1 %p_Result_3026"   --->   Operation 194 'and' 'and_ln374_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2122)   --->   "%zext_ln377_260 = zext i1 %and_ln374_260"   --->   Operation 195 'zext' 'zext_ln377_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2122 = add i10 %out_data_V_2121, i10 %zext_ln377_260"   --->   Operation 196 'add' 'out_data_V_2122' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_3028 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2122, i32 9"   --->   Operation 197 'bitselect' 'p_Result_3028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1174, i32 14, i32 15"   --->   Operation 198 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.34ns)   --->   "%Range2_all_ones_70 = icmp_eq  i2 %tmp_326, i2 3"   --->   Operation 199 'icmp' 'Range2_all_ones_70' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_327 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1174, i32 13, i32 15"   --->   Operation 200 'partselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.49ns)   --->   "%Range1_all_ones_260 = icmp_eq  i3 %tmp_327, i3 7"   --->   Operation 201 'icmp' 'Range1_all_ones_260' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.49ns)   --->   "%Range1_all_zeros_260 = icmp_eq  i3 %tmp_327, i3 0"   --->   Operation 202 'icmp' 'Range1_all_zeros_260' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%p_Result_3029 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1177, i32 15"   --->   Operation 203 'bitselect' 'p_Result_3029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2124)   --->   "%out_data_V_2123 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1177, i32 3, i32 12"   --->   Operation 204 'partselect' 'out_data_V_2123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2124)   --->   "%p_Result_2720 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1177, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 205 'bitselect' 'p_Result_2720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2124)   --->   "%p_Result_3030 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1177, i32 2"   --->   Operation 206 'bitselect' 'p_Result_3030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln828_261 = trunc i16 %p_Val2_1177"   --->   Operation 207 'trunc' 'trunc_ln828_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.34ns)   --->   "%r_261 = icmp_ne  i2 %trunc_ln828_261, i2 0"   --->   Operation 208 'icmp' 'r_261' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_3031 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1177, i32 12"   --->   Operation 209 'bitselect' 'p_Result_3031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2124)   --->   "%or_ln374_261 = or i1 %p_Result_2720, i1 %r_261"   --->   Operation 210 'or' 'or_ln374_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2124)   --->   "%and_ln374_261 = and i1 %or_ln374_261, i1 %p_Result_3030"   --->   Operation 211 'and' 'and_ln374_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2124)   --->   "%zext_ln377_261 = zext i1 %and_ln374_261"   --->   Operation 212 'zext' 'zext_ln377_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2124 = add i10 %out_data_V_2123, i10 %zext_ln377_261"   --->   Operation 213 'add' 'out_data_V_2124' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_3032 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2124, i32 9"   --->   Operation 214 'bitselect' 'p_Result_3032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_328 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1177, i32 14, i32 15"   --->   Operation 215 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.34ns)   --->   "%Range2_all_ones_71 = icmp_eq  i2 %tmp_328, i2 3"   --->   Operation 216 'icmp' 'Range2_all_ones_71' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_329 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1177, i32 13, i32 15"   --->   Operation 217 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.49ns)   --->   "%Range1_all_ones_261 = icmp_eq  i3 %tmp_329, i3 7"   --->   Operation 218 'icmp' 'Range1_all_ones_261' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.49ns)   --->   "%Range1_all_zeros_261 = icmp_eq  i3 %tmp_329, i3 0"   --->   Operation 219 'icmp' 'Range1_all_zeros_261' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_3033 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1180, i32 15"   --->   Operation 220 'bitselect' 'p_Result_3033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2126)   --->   "%out_data_V_2125 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1180, i32 3, i32 12"   --->   Operation 221 'partselect' 'out_data_V_2125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2126)   --->   "%p_Result_2725 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1180, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 222 'bitselect' 'p_Result_2725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2126)   --->   "%p_Result_3034 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1180, i32 2"   --->   Operation 223 'bitselect' 'p_Result_3034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln828_262 = trunc i16 %p_Val2_1180"   --->   Operation 224 'trunc' 'trunc_ln828_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.34ns)   --->   "%r_262 = icmp_ne  i2 %trunc_ln828_262, i2 0"   --->   Operation 225 'icmp' 'r_262' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_3035 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1180, i32 12"   --->   Operation 226 'bitselect' 'p_Result_3035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2126)   --->   "%or_ln374_262 = or i1 %p_Result_2725, i1 %r_262"   --->   Operation 227 'or' 'or_ln374_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2126)   --->   "%and_ln374_262 = and i1 %or_ln374_262, i1 %p_Result_3034"   --->   Operation 228 'and' 'and_ln374_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2126)   --->   "%zext_ln377_262 = zext i1 %and_ln374_262"   --->   Operation 229 'zext' 'zext_ln377_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2126 = add i10 %out_data_V_2125, i10 %zext_ln377_262"   --->   Operation 230 'add' 'out_data_V_2126' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_3036 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2126, i32 9"   --->   Operation 231 'bitselect' 'p_Result_3036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_330 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1180, i32 14, i32 15"   --->   Operation 232 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.34ns)   --->   "%Range2_all_ones_72 = icmp_eq  i2 %tmp_330, i2 3"   --->   Operation 233 'icmp' 'Range2_all_ones_72' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_331 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1180, i32 13, i32 15"   --->   Operation 234 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.49ns)   --->   "%Range1_all_ones_262 = icmp_eq  i3 %tmp_331, i3 7"   --->   Operation 235 'icmp' 'Range1_all_ones_262' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.49ns)   --->   "%Range1_all_zeros_262 = icmp_eq  i3 %tmp_331, i3 0"   --->   Operation 236 'icmp' 'Range1_all_zeros_262' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_3037 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1183, i32 15"   --->   Operation 237 'bitselect' 'p_Result_3037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2128)   --->   "%out_data_V_2127 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1183, i32 3, i32 12"   --->   Operation 238 'partselect' 'out_data_V_2127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2128)   --->   "%p_Result_2730 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1183, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 239 'bitselect' 'p_Result_2730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2128)   --->   "%p_Result_3038 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1183, i32 2"   --->   Operation 240 'bitselect' 'p_Result_3038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln828_263 = trunc i16 %p_Val2_1183"   --->   Operation 241 'trunc' 'trunc_ln828_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.34ns)   --->   "%r_263 = icmp_ne  i2 %trunc_ln828_263, i2 0"   --->   Operation 242 'icmp' 'r_263' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_3039 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1183, i32 12"   --->   Operation 243 'bitselect' 'p_Result_3039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2128)   --->   "%or_ln374_263 = or i1 %p_Result_2730, i1 %r_263"   --->   Operation 244 'or' 'or_ln374_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2128)   --->   "%and_ln374_263 = and i1 %or_ln374_263, i1 %p_Result_3038"   --->   Operation 245 'and' 'and_ln374_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2128)   --->   "%zext_ln377_263 = zext i1 %and_ln374_263"   --->   Operation 246 'zext' 'zext_ln377_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2128 = add i10 %out_data_V_2127, i10 %zext_ln377_263"   --->   Operation 247 'add' 'out_data_V_2128' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%p_Result_3040 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2128, i32 9"   --->   Operation 248 'bitselect' 'p_Result_3040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_332 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1183, i32 14, i32 15"   --->   Operation 249 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.34ns)   --->   "%Range2_all_ones_73 = icmp_eq  i2 %tmp_332, i2 3"   --->   Operation 250 'icmp' 'Range2_all_ones_73' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1183, i32 13, i32 15"   --->   Operation 251 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.49ns)   --->   "%Range1_all_ones_263 = icmp_eq  i3 %tmp_333, i3 7"   --->   Operation 252 'icmp' 'Range1_all_ones_263' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.49ns)   --->   "%Range1_all_zeros_263 = icmp_eq  i3 %tmp_333, i3 0"   --->   Operation 253 'icmp' 'Range1_all_zeros_263' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_3041 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1186, i32 15"   --->   Operation 254 'bitselect' 'p_Result_3041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2130)   --->   "%out_data_V_2129 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1186, i32 3, i32 12"   --->   Operation 255 'partselect' 'out_data_V_2129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2130)   --->   "%p_Result_2735 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1186, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 256 'bitselect' 'p_Result_2735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2130)   --->   "%p_Result_3042 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1186, i32 2"   --->   Operation 257 'bitselect' 'p_Result_3042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln828_264 = trunc i16 %p_Val2_1186"   --->   Operation 258 'trunc' 'trunc_ln828_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.34ns)   --->   "%r_264 = icmp_ne  i2 %trunc_ln828_264, i2 0"   --->   Operation 259 'icmp' 'r_264' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%p_Result_3043 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1186, i32 12"   --->   Operation 260 'bitselect' 'p_Result_3043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2130)   --->   "%or_ln374_264 = or i1 %p_Result_2735, i1 %r_264"   --->   Operation 261 'or' 'or_ln374_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2130)   --->   "%and_ln374_264 = and i1 %or_ln374_264, i1 %p_Result_3042"   --->   Operation 262 'and' 'and_ln374_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2130)   --->   "%zext_ln377_264 = zext i1 %and_ln374_264"   --->   Operation 263 'zext' 'zext_ln377_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2130 = add i10 %out_data_V_2129, i10 %zext_ln377_264"   --->   Operation 264 'add' 'out_data_V_2130' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%p_Result_3044 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2130, i32 9"   --->   Operation 265 'bitselect' 'p_Result_3044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1186, i32 14, i32 15"   --->   Operation 266 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.34ns)   --->   "%Range2_all_ones_74 = icmp_eq  i2 %tmp_334, i2 3"   --->   Operation 267 'icmp' 'Range2_all_ones_74' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_335 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1186, i32 13, i32 15"   --->   Operation 268 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.49ns)   --->   "%Range1_all_ones_264 = icmp_eq  i3 %tmp_335, i3 7"   --->   Operation 269 'icmp' 'Range1_all_ones_264' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.49ns)   --->   "%Range1_all_zeros_264 = icmp_eq  i3 %tmp_335, i3 0"   --->   Operation 270 'icmp' 'Range1_all_zeros_264' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%p_Result_3045 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1189, i32 15"   --->   Operation 271 'bitselect' 'p_Result_3045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2132)   --->   "%out_data_V_2131 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1189, i32 3, i32 12"   --->   Operation 272 'partselect' 'out_data_V_2131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2132)   --->   "%p_Result_2740 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1189, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 273 'bitselect' 'p_Result_2740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2132)   --->   "%p_Result_3046 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1189, i32 2"   --->   Operation 274 'bitselect' 'p_Result_3046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln828_265 = trunc i16 %p_Val2_1189"   --->   Operation 275 'trunc' 'trunc_ln828_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.34ns)   --->   "%r_265 = icmp_ne  i2 %trunc_ln828_265, i2 0"   --->   Operation 276 'icmp' 'r_265' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%p_Result_3047 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1189, i32 12"   --->   Operation 277 'bitselect' 'p_Result_3047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2132)   --->   "%or_ln374_265 = or i1 %p_Result_2740, i1 %r_265"   --->   Operation 278 'or' 'or_ln374_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2132)   --->   "%and_ln374_265 = and i1 %or_ln374_265, i1 %p_Result_3046"   --->   Operation 279 'and' 'and_ln374_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2132)   --->   "%zext_ln377_265 = zext i1 %and_ln374_265"   --->   Operation 280 'zext' 'zext_ln377_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2132 = add i10 %out_data_V_2131, i10 %zext_ln377_265"   --->   Operation 281 'add' 'out_data_V_2132' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_3048 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2132, i32 9"   --->   Operation 282 'bitselect' 'p_Result_3048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_336 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1189, i32 14, i32 15"   --->   Operation 283 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.34ns)   --->   "%Range2_all_ones_75 = icmp_eq  i2 %tmp_336, i2 3"   --->   Operation 284 'icmp' 'Range2_all_ones_75' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_337 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1189, i32 13, i32 15"   --->   Operation 285 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.49ns)   --->   "%Range1_all_ones_265 = icmp_eq  i3 %tmp_337, i3 7"   --->   Operation 286 'icmp' 'Range1_all_ones_265' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.49ns)   --->   "%Range1_all_zeros_265 = icmp_eq  i3 %tmp_337, i3 0"   --->   Operation 287 'icmp' 'Range1_all_zeros_265' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_Result_3049 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1192, i32 15"   --->   Operation 288 'bitselect' 'p_Result_3049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2134)   --->   "%out_data_V_2133 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1192, i32 3, i32 12"   --->   Operation 289 'partselect' 'out_data_V_2133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2134)   --->   "%p_Result_2745 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1192, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 290 'bitselect' 'p_Result_2745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2134)   --->   "%p_Result_3050 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1192, i32 2"   --->   Operation 291 'bitselect' 'p_Result_3050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln828_266 = trunc i16 %p_Val2_1192"   --->   Operation 292 'trunc' 'trunc_ln828_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.34ns)   --->   "%r_266 = icmp_ne  i2 %trunc_ln828_266, i2 0"   --->   Operation 293 'icmp' 'r_266' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_3051 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1192, i32 12"   --->   Operation 294 'bitselect' 'p_Result_3051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2134)   --->   "%or_ln374_266 = or i1 %p_Result_2745, i1 %r_266"   --->   Operation 295 'or' 'or_ln374_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2134)   --->   "%and_ln374_266 = and i1 %or_ln374_266, i1 %p_Result_3050"   --->   Operation 296 'and' 'and_ln374_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2134)   --->   "%zext_ln377_266 = zext i1 %and_ln374_266"   --->   Operation 297 'zext' 'zext_ln377_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2134 = add i10 %out_data_V_2133, i10 %zext_ln377_266"   --->   Operation 298 'add' 'out_data_V_2134' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%p_Result_3052 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2134, i32 9"   --->   Operation 299 'bitselect' 'p_Result_3052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_338 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1192, i32 14, i32 15"   --->   Operation 300 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.34ns)   --->   "%Range2_all_ones_76 = icmp_eq  i2 %tmp_338, i2 3"   --->   Operation 301 'icmp' 'Range2_all_ones_76' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_339 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1192, i32 13, i32 15"   --->   Operation 302 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.49ns)   --->   "%Range1_all_ones_266 = icmp_eq  i3 %tmp_339, i3 7"   --->   Operation 303 'icmp' 'Range1_all_ones_266' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.49ns)   --->   "%Range1_all_zeros_266 = icmp_eq  i3 %tmp_339, i3 0"   --->   Operation 304 'icmp' 'Range1_all_zeros_266' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_3053 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1195, i32 15"   --->   Operation 305 'bitselect' 'p_Result_3053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2136)   --->   "%out_data_V_2135 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1195, i32 3, i32 12"   --->   Operation 306 'partselect' 'out_data_V_2135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2136)   --->   "%p_Result_2750 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1195, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 307 'bitselect' 'p_Result_2750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2136)   --->   "%p_Result_3054 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1195, i32 2"   --->   Operation 308 'bitselect' 'p_Result_3054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln828_267 = trunc i16 %p_Val2_1195"   --->   Operation 309 'trunc' 'trunc_ln828_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.34ns)   --->   "%r_267 = icmp_ne  i2 %trunc_ln828_267, i2 0"   --->   Operation 310 'icmp' 'r_267' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_3055 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1195, i32 12"   --->   Operation 311 'bitselect' 'p_Result_3055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2136)   --->   "%or_ln374_267 = or i1 %p_Result_2750, i1 %r_267"   --->   Operation 312 'or' 'or_ln374_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2136)   --->   "%and_ln374_267 = and i1 %or_ln374_267, i1 %p_Result_3054"   --->   Operation 313 'and' 'and_ln374_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2136)   --->   "%zext_ln377_267 = zext i1 %and_ln374_267"   --->   Operation 314 'zext' 'zext_ln377_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2136 = add i10 %out_data_V_2135, i10 %zext_ln377_267"   --->   Operation 315 'add' 'out_data_V_2136' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%p_Result_3056 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2136, i32 9"   --->   Operation 316 'bitselect' 'p_Result_3056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_340 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1195, i32 14, i32 15"   --->   Operation 317 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.34ns)   --->   "%Range2_all_ones_77 = icmp_eq  i2 %tmp_340, i2 3"   --->   Operation 318 'icmp' 'Range2_all_ones_77' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1195, i32 13, i32 15"   --->   Operation 319 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.49ns)   --->   "%Range1_all_ones_267 = icmp_eq  i3 %tmp_341, i3 7"   --->   Operation 320 'icmp' 'Range1_all_ones_267' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.49ns)   --->   "%Range1_all_zeros_267 = icmp_eq  i3 %tmp_341, i3 0"   --->   Operation 321 'icmp' 'Range1_all_zeros_267' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_3057 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1198, i32 15"   --->   Operation 322 'bitselect' 'p_Result_3057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2138)   --->   "%out_data_V_2137 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1198, i32 3, i32 12"   --->   Operation 323 'partselect' 'out_data_V_2137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2138)   --->   "%p_Result_2755 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1198, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 324 'bitselect' 'p_Result_2755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2138)   --->   "%p_Result_3058 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1198, i32 2"   --->   Operation 325 'bitselect' 'p_Result_3058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln828_268 = trunc i16 %p_Val2_1198"   --->   Operation 326 'trunc' 'trunc_ln828_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.34ns)   --->   "%r_268 = icmp_ne  i2 %trunc_ln828_268, i2 0"   --->   Operation 327 'icmp' 'r_268' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_3059 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1198, i32 12"   --->   Operation 328 'bitselect' 'p_Result_3059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2138)   --->   "%or_ln374_268 = or i1 %p_Result_2755, i1 %r_268"   --->   Operation 329 'or' 'or_ln374_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2138)   --->   "%and_ln374_268 = and i1 %or_ln374_268, i1 %p_Result_3058"   --->   Operation 330 'and' 'and_ln374_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2138)   --->   "%zext_ln377_268 = zext i1 %and_ln374_268"   --->   Operation 331 'zext' 'zext_ln377_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2138 = add i10 %out_data_V_2137, i10 %zext_ln377_268"   --->   Operation 332 'add' 'out_data_V_2138' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%p_Result_3060 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2138, i32 9"   --->   Operation 333 'bitselect' 'p_Result_3060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1198, i32 14, i32 15"   --->   Operation 334 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.34ns)   --->   "%Range2_all_ones_78 = icmp_eq  i2 %tmp_342, i2 3"   --->   Operation 335 'icmp' 'Range2_all_ones_78' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_343 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1198, i32 13, i32 15"   --->   Operation 336 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.49ns)   --->   "%Range1_all_ones_268 = icmp_eq  i3 %tmp_343, i3 7"   --->   Operation 337 'icmp' 'Range1_all_ones_268' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.49ns)   --->   "%Range1_all_zeros_268 = icmp_eq  i3 %tmp_343, i3 0"   --->   Operation 338 'icmp' 'Range1_all_zeros_268' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_3061 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1201, i32 15"   --->   Operation 339 'bitselect' 'p_Result_3061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2140)   --->   "%out_data_V_2139 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1201, i32 3, i32 12"   --->   Operation 340 'partselect' 'out_data_V_2139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2140)   --->   "%p_Result_2760 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1201, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 341 'bitselect' 'p_Result_2760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2140)   --->   "%p_Result_3062 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1201, i32 2"   --->   Operation 342 'bitselect' 'p_Result_3062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln828_269 = trunc i16 %p_Val2_1201"   --->   Operation 343 'trunc' 'trunc_ln828_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.34ns)   --->   "%r_269 = icmp_ne  i2 %trunc_ln828_269, i2 0"   --->   Operation 344 'icmp' 'r_269' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_3063 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1201, i32 12"   --->   Operation 345 'bitselect' 'p_Result_3063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2140)   --->   "%or_ln374_269 = or i1 %p_Result_2760, i1 %r_269"   --->   Operation 346 'or' 'or_ln374_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2140)   --->   "%and_ln374_269 = and i1 %or_ln374_269, i1 %p_Result_3062"   --->   Operation 347 'and' 'and_ln374_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2140)   --->   "%zext_ln377_269 = zext i1 %and_ln374_269"   --->   Operation 348 'zext' 'zext_ln377_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2140 = add i10 %out_data_V_2139, i10 %zext_ln377_269"   --->   Operation 349 'add' 'out_data_V_2140' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_3064 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2140, i32 9"   --->   Operation 350 'bitselect' 'p_Result_3064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_344 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1201, i32 14, i32 15"   --->   Operation 351 'partselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.34ns)   --->   "%Range2_all_ones_79 = icmp_eq  i2 %tmp_344, i2 3"   --->   Operation 352 'icmp' 'Range2_all_ones_79' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_345 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1201, i32 13, i32 15"   --->   Operation 353 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.49ns)   --->   "%Range1_all_ones_269 = icmp_eq  i3 %tmp_345, i3 7"   --->   Operation 354 'icmp' 'Range1_all_ones_269' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.49ns)   --->   "%Range1_all_zeros_269 = icmp_eq  i3 %tmp_345, i3 0"   --->   Operation 355 'icmp' 'Range1_all_zeros_269' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%p_Result_3065 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1204, i32 15"   --->   Operation 356 'bitselect' 'p_Result_3065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2142)   --->   "%out_data_V_2141 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1204, i32 3, i32 12"   --->   Operation 357 'partselect' 'out_data_V_2141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2142)   --->   "%p_Result_2765 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1204, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 358 'bitselect' 'p_Result_2765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2142)   --->   "%p_Result_3066 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1204, i32 2"   --->   Operation 359 'bitselect' 'p_Result_3066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln828_270 = trunc i16 %p_Val2_1204"   --->   Operation 360 'trunc' 'trunc_ln828_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.34ns)   --->   "%r_270 = icmp_ne  i2 %trunc_ln828_270, i2 0"   --->   Operation 361 'icmp' 'r_270' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%p_Result_3067 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1204, i32 12"   --->   Operation 362 'bitselect' 'p_Result_3067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2142)   --->   "%or_ln374_270 = or i1 %p_Result_2765, i1 %r_270"   --->   Operation 363 'or' 'or_ln374_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2142)   --->   "%and_ln374_270 = and i1 %or_ln374_270, i1 %p_Result_3066"   --->   Operation 364 'and' 'and_ln374_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2142)   --->   "%zext_ln377_270 = zext i1 %and_ln374_270"   --->   Operation 365 'zext' 'zext_ln377_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2142 = add i10 %out_data_V_2141, i10 %zext_ln377_270"   --->   Operation 366 'add' 'out_data_V_2142' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%p_Result_3068 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2142, i32 9"   --->   Operation 367 'bitselect' 'p_Result_3068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_346 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1204, i32 14, i32 15"   --->   Operation 368 'partselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.34ns)   --->   "%Range2_all_ones_80 = icmp_eq  i2 %tmp_346, i2 3"   --->   Operation 369 'icmp' 'Range2_all_ones_80' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_347 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1204, i32 13, i32 15"   --->   Operation 370 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.49ns)   --->   "%Range1_all_ones_270 = icmp_eq  i3 %tmp_347, i3 7"   --->   Operation 371 'icmp' 'Range1_all_ones_270' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.49ns)   --->   "%Range1_all_zeros_270 = icmp_eq  i3 %tmp_347, i3 0"   --->   Operation 372 'icmp' 'Range1_all_zeros_270' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%p_Result_3069 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1207, i32 15"   --->   Operation 373 'bitselect' 'p_Result_3069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2144)   --->   "%out_data_V_2143 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1207, i32 3, i32 12"   --->   Operation 374 'partselect' 'out_data_V_2143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2144)   --->   "%p_Result_2770 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1207, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 375 'bitselect' 'p_Result_2770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2144)   --->   "%p_Result_3070 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1207, i32 2"   --->   Operation 376 'bitselect' 'p_Result_3070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%trunc_ln828_271 = trunc i16 %p_Val2_1207"   --->   Operation 377 'trunc' 'trunc_ln828_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.34ns)   --->   "%r_271 = icmp_ne  i2 %trunc_ln828_271, i2 0"   --->   Operation 378 'icmp' 'r_271' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%p_Result_3071 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1207, i32 12"   --->   Operation 379 'bitselect' 'p_Result_3071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2144)   --->   "%or_ln374_271 = or i1 %p_Result_2770, i1 %r_271"   --->   Operation 380 'or' 'or_ln374_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2144)   --->   "%and_ln374_271 = and i1 %or_ln374_271, i1 %p_Result_3070"   --->   Operation 381 'and' 'and_ln374_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2144)   --->   "%zext_ln377_271 = zext i1 %and_ln374_271"   --->   Operation 382 'zext' 'zext_ln377_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2144 = add i10 %out_data_V_2143, i10 %zext_ln377_271"   --->   Operation 383 'add' 'out_data_V_2144' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%p_Result_3072 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2144, i32 9"   --->   Operation 384 'bitselect' 'p_Result_3072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_348 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1207, i32 14, i32 15"   --->   Operation 385 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.34ns)   --->   "%Range2_all_ones_81 = icmp_eq  i2 %tmp_348, i2 3"   --->   Operation 386 'icmp' 'Range2_all_ones_81' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1207, i32 13, i32 15"   --->   Operation 387 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.49ns)   --->   "%Range1_all_ones_271 = icmp_eq  i3 %tmp_349, i3 7"   --->   Operation 388 'icmp' 'Range1_all_ones_271' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.49ns)   --->   "%Range1_all_zeros_271 = icmp_eq  i3 %tmp_349, i3 0"   --->   Operation 389 'icmp' 'Range1_all_zeros_271' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%p_Result_3073 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1210, i32 15"   --->   Operation 390 'bitselect' 'p_Result_3073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2146)   --->   "%out_data_V_2145 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1210, i32 3, i32 12"   --->   Operation 391 'partselect' 'out_data_V_2145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2146)   --->   "%p_Result_2775 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1210, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 392 'bitselect' 'p_Result_2775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2146)   --->   "%p_Result_3074 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1210, i32 2"   --->   Operation 393 'bitselect' 'p_Result_3074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln828_272 = trunc i16 %p_Val2_1210"   --->   Operation 394 'trunc' 'trunc_ln828_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.34ns)   --->   "%r_272 = icmp_ne  i2 %trunc_ln828_272, i2 0"   --->   Operation 395 'icmp' 'r_272' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%p_Result_3075 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1210, i32 12"   --->   Operation 396 'bitselect' 'p_Result_3075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2146)   --->   "%or_ln374_272 = or i1 %p_Result_2775, i1 %r_272"   --->   Operation 397 'or' 'or_ln374_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2146)   --->   "%and_ln374_272 = and i1 %or_ln374_272, i1 %p_Result_3074"   --->   Operation 398 'and' 'and_ln374_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2146)   --->   "%zext_ln377_272 = zext i1 %and_ln374_272"   --->   Operation 399 'zext' 'zext_ln377_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2146 = add i10 %out_data_V_2145, i10 %zext_ln377_272"   --->   Operation 400 'add' 'out_data_V_2146' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%p_Result_3076 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2146, i32 9"   --->   Operation 401 'bitselect' 'p_Result_3076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1210, i32 14, i32 15"   --->   Operation 402 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.34ns)   --->   "%Range2_all_ones_82 = icmp_eq  i2 %tmp_350, i2 3"   --->   Operation 403 'icmp' 'Range2_all_ones_82' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_351 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1210, i32 13, i32 15"   --->   Operation 404 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.49ns)   --->   "%Range1_all_ones_272 = icmp_eq  i3 %tmp_351, i3 7"   --->   Operation 405 'icmp' 'Range1_all_ones_272' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.49ns)   --->   "%Range1_all_zeros_272 = icmp_eq  i3 %tmp_351, i3 0"   --->   Operation 406 'icmp' 'Range1_all_zeros_272' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%p_Result_3077 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1213, i32 15"   --->   Operation 407 'bitselect' 'p_Result_3077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2148)   --->   "%out_data_V_2147 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1213, i32 3, i32 12"   --->   Operation 408 'partselect' 'out_data_V_2147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2148)   --->   "%p_Result_2780 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1213, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 409 'bitselect' 'p_Result_2780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2148)   --->   "%p_Result_3078 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1213, i32 2"   --->   Operation 410 'bitselect' 'p_Result_3078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln828_273 = trunc i16 %p_Val2_1213"   --->   Operation 411 'trunc' 'trunc_ln828_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.34ns)   --->   "%r_273 = icmp_ne  i2 %trunc_ln828_273, i2 0"   --->   Operation 412 'icmp' 'r_273' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%p_Result_3079 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1213, i32 12"   --->   Operation 413 'bitselect' 'p_Result_3079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2148)   --->   "%or_ln374_273 = or i1 %p_Result_2780, i1 %r_273"   --->   Operation 414 'or' 'or_ln374_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2148)   --->   "%and_ln374_273 = and i1 %or_ln374_273, i1 %p_Result_3078"   --->   Operation 415 'and' 'and_ln374_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2148)   --->   "%zext_ln377_273 = zext i1 %and_ln374_273"   --->   Operation 416 'zext' 'zext_ln377_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2148 = add i10 %out_data_V_2147, i10 %zext_ln377_273"   --->   Operation 417 'add' 'out_data_V_2148' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%p_Result_3080 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2148, i32 9"   --->   Operation 418 'bitselect' 'p_Result_3080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_352 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1213, i32 14, i32 15"   --->   Operation 419 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.34ns)   --->   "%Range2_all_ones_83 = icmp_eq  i2 %tmp_352, i2 3"   --->   Operation 420 'icmp' 'Range2_all_ones_83' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_353 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1213, i32 13, i32 15"   --->   Operation 421 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.49ns)   --->   "%Range1_all_ones_273 = icmp_eq  i3 %tmp_353, i3 7"   --->   Operation 422 'icmp' 'Range1_all_ones_273' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.49ns)   --->   "%Range1_all_zeros_273 = icmp_eq  i3 %tmp_353, i3 0"   --->   Operation 423 'icmp' 'Range1_all_zeros_273' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%p_Result_3081 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1216, i32 15"   --->   Operation 424 'bitselect' 'p_Result_3081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2150)   --->   "%out_data_V_2149 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1216, i32 3, i32 12"   --->   Operation 425 'partselect' 'out_data_V_2149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2150)   --->   "%p_Result_2785 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1216, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 426 'bitselect' 'p_Result_2785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2150)   --->   "%p_Result_3082 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1216, i32 2"   --->   Operation 427 'bitselect' 'p_Result_3082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln828_274 = trunc i16 %p_Val2_1216"   --->   Operation 428 'trunc' 'trunc_ln828_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.34ns)   --->   "%r_274 = icmp_ne  i2 %trunc_ln828_274, i2 0"   --->   Operation 429 'icmp' 'r_274' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%p_Result_3083 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1216, i32 12"   --->   Operation 430 'bitselect' 'p_Result_3083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2150)   --->   "%or_ln374_274 = or i1 %p_Result_2785, i1 %r_274"   --->   Operation 431 'or' 'or_ln374_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2150)   --->   "%and_ln374_274 = and i1 %or_ln374_274, i1 %p_Result_3082"   --->   Operation 432 'and' 'and_ln374_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2150)   --->   "%zext_ln377_274 = zext i1 %and_ln374_274"   --->   Operation 433 'zext' 'zext_ln377_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2150 = add i10 %out_data_V_2149, i10 %zext_ln377_274"   --->   Operation 434 'add' 'out_data_V_2150' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%p_Result_3084 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2150, i32 9"   --->   Operation 435 'bitselect' 'p_Result_3084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_354 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1216, i32 14, i32 15"   --->   Operation 436 'partselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.34ns)   --->   "%Range2_all_ones_84 = icmp_eq  i2 %tmp_354, i2 3"   --->   Operation 437 'icmp' 'Range2_all_ones_84' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_355 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1216, i32 13, i32 15"   --->   Operation 438 'partselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.49ns)   --->   "%Range1_all_ones_274 = icmp_eq  i3 %tmp_355, i3 7"   --->   Operation 439 'icmp' 'Range1_all_ones_274' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.49ns)   --->   "%Range1_all_zeros_274 = icmp_eq  i3 %tmp_355, i3 0"   --->   Operation 440 'icmp' 'Range1_all_zeros_274' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%p_Result_3085 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1219, i32 15"   --->   Operation 441 'bitselect' 'p_Result_3085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2152)   --->   "%out_data_V_2151 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1219, i32 3, i32 12"   --->   Operation 442 'partselect' 'out_data_V_2151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2152)   --->   "%p_Result_2790 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1219, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 443 'bitselect' 'p_Result_2790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2152)   --->   "%p_Result_3086 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1219, i32 2"   --->   Operation 444 'bitselect' 'p_Result_3086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln828_275 = trunc i16 %p_Val2_1219"   --->   Operation 445 'trunc' 'trunc_ln828_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.34ns)   --->   "%r_275 = icmp_ne  i2 %trunc_ln828_275, i2 0"   --->   Operation 446 'icmp' 'r_275' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%p_Result_3087 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1219, i32 12"   --->   Operation 447 'bitselect' 'p_Result_3087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2152)   --->   "%or_ln374_275 = or i1 %p_Result_2790, i1 %r_275"   --->   Operation 448 'or' 'or_ln374_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2152)   --->   "%and_ln374_275 = and i1 %or_ln374_275, i1 %p_Result_3086"   --->   Operation 449 'and' 'and_ln374_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2152)   --->   "%zext_ln377_275 = zext i1 %and_ln374_275"   --->   Operation 450 'zext' 'zext_ln377_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2152 = add i10 %out_data_V_2151, i10 %zext_ln377_275"   --->   Operation 451 'add' 'out_data_V_2152' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%p_Result_3088 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2152, i32 9"   --->   Operation 452 'bitselect' 'p_Result_3088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_356 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1219, i32 14, i32 15"   --->   Operation 453 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.34ns)   --->   "%Range2_all_ones_85 = icmp_eq  i2 %tmp_356, i2 3"   --->   Operation 454 'icmp' 'Range2_all_ones_85' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1219, i32 13, i32 15"   --->   Operation 455 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.49ns)   --->   "%Range1_all_ones_275 = icmp_eq  i3 %tmp_357, i3 7"   --->   Operation 456 'icmp' 'Range1_all_ones_275' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.49ns)   --->   "%Range1_all_zeros_275 = icmp_eq  i3 %tmp_357, i3 0"   --->   Operation 457 'icmp' 'Range1_all_zeros_275' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%p_Result_3089 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1222, i32 15"   --->   Operation 458 'bitselect' 'p_Result_3089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2154)   --->   "%out_data_V_2153 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1222, i32 3, i32 12"   --->   Operation 459 'partselect' 'out_data_V_2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2154)   --->   "%p_Result_2795 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1222, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 460 'bitselect' 'p_Result_2795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2154)   --->   "%p_Result_3090 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1222, i32 2"   --->   Operation 461 'bitselect' 'p_Result_3090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln828_276 = trunc i16 %p_Val2_1222"   --->   Operation 462 'trunc' 'trunc_ln828_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.34ns)   --->   "%r_276 = icmp_ne  i2 %trunc_ln828_276, i2 0"   --->   Operation 463 'icmp' 'r_276' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%p_Result_3091 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1222, i32 12"   --->   Operation 464 'bitselect' 'p_Result_3091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2154)   --->   "%or_ln374_276 = or i1 %p_Result_2795, i1 %r_276"   --->   Operation 465 'or' 'or_ln374_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2154)   --->   "%and_ln374_276 = and i1 %or_ln374_276, i1 %p_Result_3090"   --->   Operation 466 'and' 'and_ln374_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2154)   --->   "%zext_ln377_276 = zext i1 %and_ln374_276"   --->   Operation 467 'zext' 'zext_ln377_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2154 = add i10 %out_data_V_2153, i10 %zext_ln377_276"   --->   Operation 468 'add' 'out_data_V_2154' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%p_Result_3092 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2154, i32 9"   --->   Operation 469 'bitselect' 'p_Result_3092' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1222, i32 14, i32 15"   --->   Operation 470 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.34ns)   --->   "%Range2_all_ones_86 = icmp_eq  i2 %tmp_358, i2 3"   --->   Operation 471 'icmp' 'Range2_all_ones_86' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_359 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1222, i32 13, i32 15"   --->   Operation 472 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.49ns)   --->   "%Range1_all_ones_276 = icmp_eq  i3 %tmp_359, i3 7"   --->   Operation 473 'icmp' 'Range1_all_ones_276' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.49ns)   --->   "%Range1_all_zeros_276 = icmp_eq  i3 %tmp_359, i3 0"   --->   Operation 474 'icmp' 'Range1_all_zeros_276' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%p_Result_3093 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1225, i32 15"   --->   Operation 475 'bitselect' 'p_Result_3093' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2156)   --->   "%out_data_V_2155 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1225, i32 3, i32 12"   --->   Operation 476 'partselect' 'out_data_V_2155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2156)   --->   "%p_Result_2800 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1225, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 477 'bitselect' 'p_Result_2800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2156)   --->   "%p_Result_3094 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1225, i32 2"   --->   Operation 478 'bitselect' 'p_Result_3094' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%trunc_ln828_277 = trunc i16 %p_Val2_1225"   --->   Operation 479 'trunc' 'trunc_ln828_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.34ns)   --->   "%r_277 = icmp_ne  i2 %trunc_ln828_277, i2 0"   --->   Operation 480 'icmp' 'r_277' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%p_Result_3095 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1225, i32 12"   --->   Operation 481 'bitselect' 'p_Result_3095' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2156)   --->   "%or_ln374_277 = or i1 %p_Result_2800, i1 %r_277"   --->   Operation 482 'or' 'or_ln374_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2156)   --->   "%and_ln374_277 = and i1 %or_ln374_277, i1 %p_Result_3094"   --->   Operation 483 'and' 'and_ln374_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2156)   --->   "%zext_ln377_277 = zext i1 %and_ln374_277"   --->   Operation 484 'zext' 'zext_ln377_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2156 = add i10 %out_data_V_2155, i10 %zext_ln377_277"   --->   Operation 485 'add' 'out_data_V_2156' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%p_Result_3096 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2156, i32 9"   --->   Operation 486 'bitselect' 'p_Result_3096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_360 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1225, i32 14, i32 15"   --->   Operation 487 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.34ns)   --->   "%Range2_all_ones_87 = icmp_eq  i2 %tmp_360, i2 3"   --->   Operation 488 'icmp' 'Range2_all_ones_87' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_361 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1225, i32 13, i32 15"   --->   Operation 489 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.49ns)   --->   "%Range1_all_ones_277 = icmp_eq  i3 %tmp_361, i3 7"   --->   Operation 490 'icmp' 'Range1_all_ones_277' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (0.49ns)   --->   "%Range1_all_zeros_277 = icmp_eq  i3 %tmp_361, i3 0"   --->   Operation 491 'icmp' 'Range1_all_zeros_277' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%p_Result_3097 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1228, i32 15"   --->   Operation 492 'bitselect' 'p_Result_3097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2158)   --->   "%out_data_V_2157 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1228, i32 3, i32 12"   --->   Operation 493 'partselect' 'out_data_V_2157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2158)   --->   "%p_Result_2805 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1228, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 494 'bitselect' 'p_Result_2805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2158)   --->   "%p_Result_3098 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1228, i32 2"   --->   Operation 495 'bitselect' 'p_Result_3098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln828_278 = trunc i16 %p_Val2_1228"   --->   Operation 496 'trunc' 'trunc_ln828_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.34ns)   --->   "%r_278 = icmp_ne  i2 %trunc_ln828_278, i2 0"   --->   Operation 497 'icmp' 'r_278' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_3099 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1228, i32 12"   --->   Operation 498 'bitselect' 'p_Result_3099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2158)   --->   "%or_ln374_278 = or i1 %p_Result_2805, i1 %r_278"   --->   Operation 499 'or' 'or_ln374_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2158)   --->   "%and_ln374_278 = and i1 %or_ln374_278, i1 %p_Result_3098"   --->   Operation 500 'and' 'and_ln374_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2158)   --->   "%zext_ln377_278 = zext i1 %and_ln374_278"   --->   Operation 501 'zext' 'zext_ln377_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2158 = add i10 %out_data_V_2157, i10 %zext_ln377_278"   --->   Operation 502 'add' 'out_data_V_2158' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%p_Result_3100 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2158, i32 9"   --->   Operation 503 'bitselect' 'p_Result_3100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_362 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1228, i32 14, i32 15"   --->   Operation 504 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.34ns)   --->   "%Range2_all_ones_88 = icmp_eq  i2 %tmp_362, i2 3"   --->   Operation 505 'icmp' 'Range2_all_ones_88' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_363 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1228, i32 13, i32 15"   --->   Operation 506 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.49ns)   --->   "%Range1_all_ones_278 = icmp_eq  i3 %tmp_363, i3 7"   --->   Operation 507 'icmp' 'Range1_all_ones_278' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.49ns)   --->   "%Range1_all_zeros_278 = icmp_eq  i3 %tmp_363, i3 0"   --->   Operation 508 'icmp' 'Range1_all_zeros_278' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%p_Result_3101 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1231, i32 15"   --->   Operation 509 'bitselect' 'p_Result_3101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2160)   --->   "%out_data_V_2159 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1231, i32 3, i32 12"   --->   Operation 510 'partselect' 'out_data_V_2159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2160)   --->   "%p_Result_2810 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1231, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 511 'bitselect' 'p_Result_2810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2160)   --->   "%p_Result_3102 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1231, i32 2"   --->   Operation 512 'bitselect' 'p_Result_3102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln828_279 = trunc i16 %p_Val2_1231"   --->   Operation 513 'trunc' 'trunc_ln828_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.34ns)   --->   "%r_279 = icmp_ne  i2 %trunc_ln828_279, i2 0"   --->   Operation 514 'icmp' 'r_279' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%p_Result_3103 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1231, i32 12"   --->   Operation 515 'bitselect' 'p_Result_3103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2160)   --->   "%or_ln374_279 = or i1 %p_Result_2810, i1 %r_279"   --->   Operation 516 'or' 'or_ln374_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2160)   --->   "%and_ln374_279 = and i1 %or_ln374_279, i1 %p_Result_3102"   --->   Operation 517 'and' 'and_ln374_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2160)   --->   "%zext_ln377_279 = zext i1 %and_ln374_279"   --->   Operation 518 'zext' 'zext_ln377_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2160 = add i10 %out_data_V_2159, i10 %zext_ln377_279"   --->   Operation 519 'add' 'out_data_V_2160' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%p_Result_3104 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2160, i32 9"   --->   Operation 520 'bitselect' 'p_Result_3104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_364 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1231, i32 14, i32 15"   --->   Operation 521 'partselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.34ns)   --->   "%Range2_all_ones_89 = icmp_eq  i2 %tmp_364, i2 3"   --->   Operation 522 'icmp' 'Range2_all_ones_89' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1231, i32 13, i32 15"   --->   Operation 523 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.49ns)   --->   "%Range1_all_ones_279 = icmp_eq  i3 %tmp_365, i3 7"   --->   Operation 524 'icmp' 'Range1_all_ones_279' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.49ns)   --->   "%Range1_all_zeros_279 = icmp_eq  i3 %tmp_365, i3 0"   --->   Operation 525 'icmp' 'Range1_all_zeros_279' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%p_Result_3105 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1234, i32 15"   --->   Operation 526 'bitselect' 'p_Result_3105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2162)   --->   "%out_data_V_2161 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1234, i32 3, i32 12"   --->   Operation 527 'partselect' 'out_data_V_2161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2162)   --->   "%p_Result_2815 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1234, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 528 'bitselect' 'p_Result_2815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2162)   --->   "%p_Result_3106 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1234, i32 2"   --->   Operation 529 'bitselect' 'p_Result_3106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln828_280 = trunc i16 %p_Val2_1234"   --->   Operation 530 'trunc' 'trunc_ln828_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.34ns)   --->   "%r_280 = icmp_ne  i2 %trunc_ln828_280, i2 0"   --->   Operation 531 'icmp' 'r_280' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%p_Result_3107 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1234, i32 12"   --->   Operation 532 'bitselect' 'p_Result_3107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2162)   --->   "%or_ln374_280 = or i1 %p_Result_2815, i1 %r_280"   --->   Operation 533 'or' 'or_ln374_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2162)   --->   "%and_ln374_280 = and i1 %or_ln374_280, i1 %p_Result_3106"   --->   Operation 534 'and' 'and_ln374_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2162)   --->   "%zext_ln377_280 = zext i1 %and_ln374_280"   --->   Operation 535 'zext' 'zext_ln377_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2162 = add i10 %out_data_V_2161, i10 %zext_ln377_280"   --->   Operation 536 'add' 'out_data_V_2162' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%p_Result_3108 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2162, i32 9"   --->   Operation 537 'bitselect' 'p_Result_3108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1234, i32 14, i32 15"   --->   Operation 538 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.34ns)   --->   "%Range2_all_ones_90 = icmp_eq  i2 %tmp_366, i2 3"   --->   Operation 539 'icmp' 'Range2_all_ones_90' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_367 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1234, i32 13, i32 15"   --->   Operation 540 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.49ns)   --->   "%Range1_all_ones_280 = icmp_eq  i3 %tmp_367, i3 7"   --->   Operation 541 'icmp' 'Range1_all_ones_280' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.49ns)   --->   "%Range1_all_zeros_280 = icmp_eq  i3 %tmp_367, i3 0"   --->   Operation 542 'icmp' 'Range1_all_zeros_280' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%p_Result_3109 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1237, i32 15"   --->   Operation 543 'bitselect' 'p_Result_3109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2164)   --->   "%out_data_V_2163 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1237, i32 3, i32 12"   --->   Operation 544 'partselect' 'out_data_V_2163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2164)   --->   "%p_Result_2820 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1237, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 545 'bitselect' 'p_Result_2820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2164)   --->   "%p_Result_3110 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1237, i32 2"   --->   Operation 546 'bitselect' 'p_Result_3110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln828_281 = trunc i16 %p_Val2_1237"   --->   Operation 547 'trunc' 'trunc_ln828_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.34ns)   --->   "%r_281 = icmp_ne  i2 %trunc_ln828_281, i2 0"   --->   Operation 548 'icmp' 'r_281' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%p_Result_3111 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1237, i32 12"   --->   Operation 549 'bitselect' 'p_Result_3111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2164)   --->   "%or_ln374_281 = or i1 %p_Result_2820, i1 %r_281"   --->   Operation 550 'or' 'or_ln374_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2164)   --->   "%and_ln374_281 = and i1 %or_ln374_281, i1 %p_Result_3110"   --->   Operation 551 'and' 'and_ln374_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2164)   --->   "%zext_ln377_281 = zext i1 %and_ln374_281"   --->   Operation 552 'zext' 'zext_ln377_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2164 = add i10 %out_data_V_2163, i10 %zext_ln377_281"   --->   Operation 553 'add' 'out_data_V_2164' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%p_Result_3112 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2164, i32 9"   --->   Operation 554 'bitselect' 'p_Result_3112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_368 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1237, i32 14, i32 15"   --->   Operation 555 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.34ns)   --->   "%Range2_all_ones_91 = icmp_eq  i2 %tmp_368, i2 3"   --->   Operation 556 'icmp' 'Range2_all_ones_91' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_369 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1237, i32 13, i32 15"   --->   Operation 557 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.49ns)   --->   "%Range1_all_ones_281 = icmp_eq  i3 %tmp_369, i3 7"   --->   Operation 558 'icmp' 'Range1_all_ones_281' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.49ns)   --->   "%Range1_all_zeros_281 = icmp_eq  i3 %tmp_369, i3 0"   --->   Operation 559 'icmp' 'Range1_all_zeros_281' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%p_Result_3113 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1240, i32 15"   --->   Operation 560 'bitselect' 'p_Result_3113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2166)   --->   "%out_data_V_2165 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1240, i32 3, i32 12"   --->   Operation 561 'partselect' 'out_data_V_2165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2166)   --->   "%p_Result_2825 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1240, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 562 'bitselect' 'p_Result_2825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2166)   --->   "%p_Result_3114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1240, i32 2"   --->   Operation 563 'bitselect' 'p_Result_3114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln828_282 = trunc i16 %p_Val2_1240"   --->   Operation 564 'trunc' 'trunc_ln828_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.34ns)   --->   "%r_282 = icmp_ne  i2 %trunc_ln828_282, i2 0"   --->   Operation 565 'icmp' 'r_282' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%p_Result_3115 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1240, i32 12"   --->   Operation 566 'bitselect' 'p_Result_3115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2166)   --->   "%or_ln374_282 = or i1 %p_Result_2825, i1 %r_282"   --->   Operation 567 'or' 'or_ln374_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2166)   --->   "%and_ln374_282 = and i1 %or_ln374_282, i1 %p_Result_3114"   --->   Operation 568 'and' 'and_ln374_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2166)   --->   "%zext_ln377_282 = zext i1 %and_ln374_282"   --->   Operation 569 'zext' 'zext_ln377_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2166 = add i10 %out_data_V_2165, i10 %zext_ln377_282"   --->   Operation 570 'add' 'out_data_V_2166' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%p_Result_3116 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2166, i32 9"   --->   Operation 571 'bitselect' 'p_Result_3116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_370 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1240, i32 14, i32 15"   --->   Operation 572 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.34ns)   --->   "%Range2_all_ones_92 = icmp_eq  i2 %tmp_370, i2 3"   --->   Operation 573 'icmp' 'Range2_all_ones_92' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_371 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1240, i32 13, i32 15"   --->   Operation 574 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.49ns)   --->   "%Range1_all_ones_282 = icmp_eq  i3 %tmp_371, i3 7"   --->   Operation 575 'icmp' 'Range1_all_ones_282' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.49ns)   --->   "%Range1_all_zeros_282 = icmp_eq  i3 %tmp_371, i3 0"   --->   Operation 576 'icmp' 'Range1_all_zeros_282' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%p_Result_3117 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1243, i32 15"   --->   Operation 577 'bitselect' 'p_Result_3117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2168)   --->   "%out_data_V_2167 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1243, i32 3, i32 12"   --->   Operation 578 'partselect' 'out_data_V_2167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2168)   --->   "%p_Result_2830 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1243, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 579 'bitselect' 'p_Result_2830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2168)   --->   "%p_Result_3118 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1243, i32 2"   --->   Operation 580 'bitselect' 'p_Result_3118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%trunc_ln828_283 = trunc i16 %p_Val2_1243"   --->   Operation 581 'trunc' 'trunc_ln828_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.34ns)   --->   "%r_283 = icmp_ne  i2 %trunc_ln828_283, i2 0"   --->   Operation 582 'icmp' 'r_283' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%p_Result_3119 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1243, i32 12"   --->   Operation 583 'bitselect' 'p_Result_3119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2168)   --->   "%or_ln374_283 = or i1 %p_Result_2830, i1 %r_283"   --->   Operation 584 'or' 'or_ln374_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2168)   --->   "%and_ln374_283 = and i1 %or_ln374_283, i1 %p_Result_3118"   --->   Operation 585 'and' 'and_ln374_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2168)   --->   "%zext_ln377_283 = zext i1 %and_ln374_283"   --->   Operation 586 'zext' 'zext_ln377_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2168 = add i10 %out_data_V_2167, i10 %zext_ln377_283"   --->   Operation 587 'add' 'out_data_V_2168' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%p_Result_3120 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2168, i32 9"   --->   Operation 588 'bitselect' 'p_Result_3120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_372 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1243, i32 14, i32 15"   --->   Operation 589 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.34ns)   --->   "%Range2_all_ones_93 = icmp_eq  i2 %tmp_372, i2 3"   --->   Operation 590 'icmp' 'Range2_all_ones_93' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1243, i32 13, i32 15"   --->   Operation 591 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.49ns)   --->   "%Range1_all_ones_283 = icmp_eq  i3 %tmp_373, i3 7"   --->   Operation 592 'icmp' 'Range1_all_ones_283' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.49ns)   --->   "%Range1_all_zeros_283 = icmp_eq  i3 %tmp_373, i3 0"   --->   Operation 593 'icmp' 'Range1_all_zeros_283' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%p_Result_3121 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1246, i32 15"   --->   Operation 594 'bitselect' 'p_Result_3121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2170)   --->   "%out_data_V_2169 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1246, i32 3, i32 12"   --->   Operation 595 'partselect' 'out_data_V_2169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2170)   --->   "%p_Result_2835 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1246, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 596 'bitselect' 'p_Result_2835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2170)   --->   "%p_Result_3122 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1246, i32 2"   --->   Operation 597 'bitselect' 'p_Result_3122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln828_284 = trunc i16 %p_Val2_1246"   --->   Operation 598 'trunc' 'trunc_ln828_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.34ns)   --->   "%r_284 = icmp_ne  i2 %trunc_ln828_284, i2 0"   --->   Operation 599 'icmp' 'r_284' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%p_Result_3123 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1246, i32 12"   --->   Operation 600 'bitselect' 'p_Result_3123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2170)   --->   "%or_ln374_284 = or i1 %p_Result_2835, i1 %r_284"   --->   Operation 601 'or' 'or_ln374_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2170)   --->   "%and_ln374_284 = and i1 %or_ln374_284, i1 %p_Result_3122"   --->   Operation 602 'and' 'and_ln374_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2170)   --->   "%zext_ln377_284 = zext i1 %and_ln374_284"   --->   Operation 603 'zext' 'zext_ln377_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2170 = add i10 %out_data_V_2169, i10 %zext_ln377_284"   --->   Operation 604 'add' 'out_data_V_2170' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%p_Result_3124 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2170, i32 9"   --->   Operation 605 'bitselect' 'p_Result_3124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1246, i32 14, i32 15"   --->   Operation 606 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.34ns)   --->   "%Range2_all_ones_94 = icmp_eq  i2 %tmp_374, i2 3"   --->   Operation 607 'icmp' 'Range2_all_ones_94' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_375 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1246, i32 13, i32 15"   --->   Operation 608 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.49ns)   --->   "%Range1_all_ones_284 = icmp_eq  i3 %tmp_375, i3 7"   --->   Operation 609 'icmp' 'Range1_all_ones_284' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.49ns)   --->   "%Range1_all_zeros_284 = icmp_eq  i3 %tmp_375, i3 0"   --->   Operation 610 'icmp' 'Range1_all_zeros_284' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%p_Result_3125 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1249, i32 15"   --->   Operation 611 'bitselect' 'p_Result_3125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2172)   --->   "%out_data_V_2171 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1249, i32 3, i32 12"   --->   Operation 612 'partselect' 'out_data_V_2171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2172)   --->   "%p_Result_2840 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1249, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 613 'bitselect' 'p_Result_2840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2172)   --->   "%p_Result_3126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1249, i32 2"   --->   Operation 614 'bitselect' 'p_Result_3126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln828_285 = trunc i16 %p_Val2_1249"   --->   Operation 615 'trunc' 'trunc_ln828_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.34ns)   --->   "%r_285 = icmp_ne  i2 %trunc_ln828_285, i2 0"   --->   Operation 616 'icmp' 'r_285' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%p_Result_3127 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1249, i32 12"   --->   Operation 617 'bitselect' 'p_Result_3127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2172)   --->   "%or_ln374_285 = or i1 %p_Result_2840, i1 %r_285"   --->   Operation 618 'or' 'or_ln374_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2172)   --->   "%and_ln374_285 = and i1 %or_ln374_285, i1 %p_Result_3126"   --->   Operation 619 'and' 'and_ln374_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2172)   --->   "%zext_ln377_285 = zext i1 %and_ln374_285"   --->   Operation 620 'zext' 'zext_ln377_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2172 = add i10 %out_data_V_2171, i10 %zext_ln377_285"   --->   Operation 621 'add' 'out_data_V_2172' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%p_Result_3128 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2172, i32 9"   --->   Operation 622 'bitselect' 'p_Result_3128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_376 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1249, i32 14, i32 15"   --->   Operation 623 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.34ns)   --->   "%Range2_all_ones_95 = icmp_eq  i2 %tmp_376, i2 3"   --->   Operation 624 'icmp' 'Range2_all_ones_95' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_377 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1249, i32 13, i32 15"   --->   Operation 625 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.49ns)   --->   "%Range1_all_ones_285 = icmp_eq  i3 %tmp_377, i3 7"   --->   Operation 626 'icmp' 'Range1_all_ones_285' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 627 [1/1] (0.49ns)   --->   "%Range1_all_zeros_285 = icmp_eq  i3 %tmp_377, i3 0"   --->   Operation 627 'icmp' 'Range1_all_zeros_285' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%p_Result_3129 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1252, i32 15"   --->   Operation 628 'bitselect' 'p_Result_3129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2174)   --->   "%out_data_V_2173 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1252, i32 3, i32 12"   --->   Operation 629 'partselect' 'out_data_V_2173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2174)   --->   "%p_Result_2845 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1252, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 630 'bitselect' 'p_Result_2845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2174)   --->   "%p_Result_3130 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1252, i32 2"   --->   Operation 631 'bitselect' 'p_Result_3130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln828_286 = trunc i16 %p_Val2_1252"   --->   Operation 632 'trunc' 'trunc_ln828_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.34ns)   --->   "%r_286 = icmp_ne  i2 %trunc_ln828_286, i2 0"   --->   Operation 633 'icmp' 'r_286' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%p_Result_3131 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1252, i32 12"   --->   Operation 634 'bitselect' 'p_Result_3131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2174)   --->   "%or_ln374_286 = or i1 %p_Result_2845, i1 %r_286"   --->   Operation 635 'or' 'or_ln374_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2174)   --->   "%and_ln374_286 = and i1 %or_ln374_286, i1 %p_Result_3130"   --->   Operation 636 'and' 'and_ln374_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2174)   --->   "%zext_ln377_286 = zext i1 %and_ln374_286"   --->   Operation 637 'zext' 'zext_ln377_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2174 = add i10 %out_data_V_2173, i10 %zext_ln377_286"   --->   Operation 638 'add' 'out_data_V_2174' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%p_Result_3132 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2174, i32 9"   --->   Operation 639 'bitselect' 'p_Result_3132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_378 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1252, i32 14, i32 15"   --->   Operation 640 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.34ns)   --->   "%Range2_all_ones_96 = icmp_eq  i2 %tmp_378, i2 3"   --->   Operation 641 'icmp' 'Range2_all_ones_96' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%tmp_379 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1252, i32 13, i32 15"   --->   Operation 642 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.49ns)   --->   "%Range1_all_ones_286 = icmp_eq  i3 %tmp_379, i3 7"   --->   Operation 643 'icmp' 'Range1_all_ones_286' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.49ns)   --->   "%Range1_all_zeros_286 = icmp_eq  i3 %tmp_379, i3 0"   --->   Operation 644 'icmp' 'Range1_all_zeros_286' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%p_Result_3133 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1255, i32 15"   --->   Operation 645 'bitselect' 'p_Result_3133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2176)   --->   "%out_data_V_2175 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1255, i32 3, i32 12"   --->   Operation 646 'partselect' 'out_data_V_2175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2176)   --->   "%p_Result_2850 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1255, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 647 'bitselect' 'p_Result_2850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2176)   --->   "%p_Result_3134 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1255, i32 2"   --->   Operation 648 'bitselect' 'p_Result_3134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln828_287 = trunc i16 %p_Val2_1255"   --->   Operation 649 'trunc' 'trunc_ln828_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.34ns)   --->   "%r_287 = icmp_ne  i2 %trunc_ln828_287, i2 0"   --->   Operation 650 'icmp' 'r_287' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%p_Result_3135 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1255, i32 12"   --->   Operation 651 'bitselect' 'p_Result_3135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2176)   --->   "%or_ln374_287 = or i1 %p_Result_2850, i1 %r_287"   --->   Operation 652 'or' 'or_ln374_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2176)   --->   "%and_ln374_287 = and i1 %or_ln374_287, i1 %p_Result_3134"   --->   Operation 653 'and' 'and_ln374_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2176)   --->   "%zext_ln377_287 = zext i1 %and_ln374_287"   --->   Operation 654 'zext' 'zext_ln377_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2176 = add i10 %out_data_V_2175, i10 %zext_ln377_287"   --->   Operation 655 'add' 'out_data_V_2176' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%p_Result_3136 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2176, i32 9"   --->   Operation 656 'bitselect' 'p_Result_3136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_380 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1255, i32 14, i32 15"   --->   Operation 657 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.34ns)   --->   "%Range2_all_ones_97 = icmp_eq  i2 %tmp_380, i2 3"   --->   Operation 658 'icmp' 'Range2_all_ones_97' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1255, i32 13, i32 15"   --->   Operation 659 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.49ns)   --->   "%Range1_all_ones_287 = icmp_eq  i3 %tmp_381, i3 7"   --->   Operation 660 'icmp' 'Range1_all_ones_287' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 661 [1/1] (0.49ns)   --->   "%Range1_all_zeros_287 = icmp_eq  i3 %tmp_381, i3 0"   --->   Operation 661 'icmp' 'Range1_all_zeros_287' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%p_Result_3137 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1258, i32 15"   --->   Operation 662 'bitselect' 'p_Result_3137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2178)   --->   "%out_data_V_2177 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1258, i32 3, i32 12"   --->   Operation 663 'partselect' 'out_data_V_2177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2178)   --->   "%p_Result_2855 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1258, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 664 'bitselect' 'p_Result_2855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2178)   --->   "%p_Result_3138 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1258, i32 2"   --->   Operation 665 'bitselect' 'p_Result_3138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln828_288 = trunc i16 %p_Val2_1258"   --->   Operation 666 'trunc' 'trunc_ln828_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.34ns)   --->   "%r_288 = icmp_ne  i2 %trunc_ln828_288, i2 0"   --->   Operation 667 'icmp' 'r_288' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%p_Result_3139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1258, i32 12"   --->   Operation 668 'bitselect' 'p_Result_3139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2178)   --->   "%or_ln374_288 = or i1 %p_Result_2855, i1 %r_288"   --->   Operation 669 'or' 'or_ln374_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2178)   --->   "%and_ln374_288 = and i1 %or_ln374_288, i1 %p_Result_3138"   --->   Operation 670 'and' 'and_ln374_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2178)   --->   "%zext_ln377_288 = zext i1 %and_ln374_288"   --->   Operation 671 'zext' 'zext_ln377_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2178 = add i10 %out_data_V_2177, i10 %zext_ln377_288"   --->   Operation 672 'add' 'out_data_V_2178' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%p_Result_3140 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2178, i32 9"   --->   Operation 673 'bitselect' 'p_Result_3140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1258, i32 14, i32 15"   --->   Operation 674 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.34ns)   --->   "%Range2_all_ones_98 = icmp_eq  i2 %tmp_382, i2 3"   --->   Operation 675 'icmp' 'Range2_all_ones_98' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_383 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1258, i32 13, i32 15"   --->   Operation 676 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.49ns)   --->   "%Range1_all_ones_288 = icmp_eq  i3 %tmp_383, i3 7"   --->   Operation 677 'icmp' 'Range1_all_ones_288' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.49ns)   --->   "%Range1_all_zeros_288 = icmp_eq  i3 %tmp_383, i3 0"   --->   Operation 678 'icmp' 'Range1_all_zeros_288' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%p_Result_3141 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1261, i32 15"   --->   Operation 679 'bitselect' 'p_Result_3141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2180)   --->   "%out_data_V_2179 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1261, i32 3, i32 12"   --->   Operation 680 'partselect' 'out_data_V_2179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2180)   --->   "%p_Result_2860 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1261, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 681 'bitselect' 'p_Result_2860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2180)   --->   "%p_Result_3142 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1261, i32 2"   --->   Operation 682 'bitselect' 'p_Result_3142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln828_289 = trunc i16 %p_Val2_1261"   --->   Operation 683 'trunc' 'trunc_ln828_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.34ns)   --->   "%r_289 = icmp_ne  i2 %trunc_ln828_289, i2 0"   --->   Operation 684 'icmp' 'r_289' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%p_Result_3143 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1261, i32 12"   --->   Operation 685 'bitselect' 'p_Result_3143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2180)   --->   "%or_ln374_289 = or i1 %p_Result_2860, i1 %r_289"   --->   Operation 686 'or' 'or_ln374_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2180)   --->   "%and_ln374_289 = and i1 %or_ln374_289, i1 %p_Result_3142"   --->   Operation 687 'and' 'and_ln374_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2180)   --->   "%zext_ln377_289 = zext i1 %and_ln374_289"   --->   Operation 688 'zext' 'zext_ln377_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2180 = add i10 %out_data_V_2179, i10 %zext_ln377_289"   --->   Operation 689 'add' 'out_data_V_2180' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%p_Result_3144 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2180, i32 9"   --->   Operation 690 'bitselect' 'p_Result_3144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%tmp_384 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1261, i32 14, i32 15"   --->   Operation 691 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.34ns)   --->   "%Range2_all_ones_99 = icmp_eq  i2 %tmp_384, i2 3"   --->   Operation 692 'icmp' 'Range2_all_ones_99' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%tmp_385 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1261, i32 13, i32 15"   --->   Operation 693 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.49ns)   --->   "%Range1_all_ones_289 = icmp_eq  i3 %tmp_385, i3 7"   --->   Operation 694 'icmp' 'Range1_all_ones_289' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.49ns)   --->   "%Range1_all_zeros_289 = icmp_eq  i3 %tmp_385, i3 0"   --->   Operation 695 'icmp' 'Range1_all_zeros_289' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%p_Result_3145 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1264, i32 15"   --->   Operation 696 'bitselect' 'p_Result_3145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2182)   --->   "%out_data_V_2181 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1264, i32 3, i32 12"   --->   Operation 697 'partselect' 'out_data_V_2181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2182)   --->   "%p_Result_2865 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1264, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 698 'bitselect' 'p_Result_2865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2182)   --->   "%p_Result_3146 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1264, i32 2"   --->   Operation 699 'bitselect' 'p_Result_3146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln828_290 = trunc i16 %p_Val2_1264"   --->   Operation 700 'trunc' 'trunc_ln828_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.34ns)   --->   "%r_290 = icmp_ne  i2 %trunc_ln828_290, i2 0"   --->   Operation 701 'icmp' 'r_290' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%p_Result_3147 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1264, i32 12"   --->   Operation 702 'bitselect' 'p_Result_3147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2182)   --->   "%or_ln374_290 = or i1 %p_Result_2865, i1 %r_290"   --->   Operation 703 'or' 'or_ln374_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2182)   --->   "%and_ln374_290 = and i1 %or_ln374_290, i1 %p_Result_3146"   --->   Operation 704 'and' 'and_ln374_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2182)   --->   "%zext_ln377_290 = zext i1 %and_ln374_290"   --->   Operation 705 'zext' 'zext_ln377_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2182 = add i10 %out_data_V_2181, i10 %zext_ln377_290"   --->   Operation 706 'add' 'out_data_V_2182' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%p_Result_3148 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2182, i32 9"   --->   Operation 707 'bitselect' 'p_Result_3148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_386 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1264, i32 14, i32 15"   --->   Operation 708 'partselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.34ns)   --->   "%Range2_all_ones_100 = icmp_eq  i2 %tmp_386, i2 3"   --->   Operation 709 'icmp' 'Range2_all_ones_100' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_387 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1264, i32 13, i32 15"   --->   Operation 710 'partselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.49ns)   --->   "%Range1_all_ones_290 = icmp_eq  i3 %tmp_387, i3 7"   --->   Operation 711 'icmp' 'Range1_all_ones_290' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 712 [1/1] (0.49ns)   --->   "%Range1_all_zeros_290 = icmp_eq  i3 %tmp_387, i3 0"   --->   Operation 712 'icmp' 'Range1_all_zeros_290' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%p_Result_3149 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1267, i32 15"   --->   Operation 713 'bitselect' 'p_Result_3149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2184)   --->   "%out_data_V_2183 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1267, i32 3, i32 12"   --->   Operation 714 'partselect' 'out_data_V_2183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2184)   --->   "%p_Result_2870 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1267, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 715 'bitselect' 'p_Result_2870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2184)   --->   "%p_Result_3150 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1267, i32 2"   --->   Operation 716 'bitselect' 'p_Result_3150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln828_291 = trunc i16 %p_Val2_1267"   --->   Operation 717 'trunc' 'trunc_ln828_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.34ns)   --->   "%r_291 = icmp_ne  i2 %trunc_ln828_291, i2 0"   --->   Operation 718 'icmp' 'r_291' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%p_Result_3151 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1267, i32 12"   --->   Operation 719 'bitselect' 'p_Result_3151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2184)   --->   "%or_ln374_291 = or i1 %p_Result_2870, i1 %r_291"   --->   Operation 720 'or' 'or_ln374_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2184)   --->   "%and_ln374_291 = and i1 %or_ln374_291, i1 %p_Result_3150"   --->   Operation 721 'and' 'and_ln374_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2184)   --->   "%zext_ln377_291 = zext i1 %and_ln374_291"   --->   Operation 722 'zext' 'zext_ln377_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2184 = add i10 %out_data_V_2183, i10 %zext_ln377_291"   --->   Operation 723 'add' 'out_data_V_2184' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%p_Result_3152 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2184, i32 9"   --->   Operation 724 'bitselect' 'p_Result_3152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_388 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1267, i32 14, i32 15"   --->   Operation 725 'partselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.34ns)   --->   "%Range2_all_ones_101 = icmp_eq  i2 %tmp_388, i2 3"   --->   Operation 726 'icmp' 'Range2_all_ones_101' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1267, i32 13, i32 15"   --->   Operation 727 'partselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.49ns)   --->   "%Range1_all_ones_291 = icmp_eq  i3 %tmp_389, i3 7"   --->   Operation 728 'icmp' 'Range1_all_ones_291' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.49ns)   --->   "%Range1_all_zeros_291 = icmp_eq  i3 %tmp_389, i3 0"   --->   Operation 729 'icmp' 'Range1_all_zeros_291' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%p_Result_3153 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1270, i32 15"   --->   Operation 730 'bitselect' 'p_Result_3153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2186)   --->   "%out_data_V_2185 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1270, i32 3, i32 12"   --->   Operation 731 'partselect' 'out_data_V_2185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2186)   --->   "%p_Result_2875 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1270, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 732 'bitselect' 'p_Result_2875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2186)   --->   "%p_Result_3154 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1270, i32 2"   --->   Operation 733 'bitselect' 'p_Result_3154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln828_292 = trunc i16 %p_Val2_1270"   --->   Operation 734 'trunc' 'trunc_ln828_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.34ns)   --->   "%r_292 = icmp_ne  i2 %trunc_ln828_292, i2 0"   --->   Operation 735 'icmp' 'r_292' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%p_Result_3155 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1270, i32 12"   --->   Operation 736 'bitselect' 'p_Result_3155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2186)   --->   "%or_ln374_292 = or i1 %p_Result_2875, i1 %r_292"   --->   Operation 737 'or' 'or_ln374_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2186)   --->   "%and_ln374_292 = and i1 %or_ln374_292, i1 %p_Result_3154"   --->   Operation 738 'and' 'and_ln374_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2186)   --->   "%zext_ln377_292 = zext i1 %and_ln374_292"   --->   Operation 739 'zext' 'zext_ln377_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2186 = add i10 %out_data_V_2185, i10 %zext_ln377_292"   --->   Operation 740 'add' 'out_data_V_2186' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%p_Result_3156 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2186, i32 9"   --->   Operation 741 'bitselect' 'p_Result_3156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1270, i32 14, i32 15"   --->   Operation 742 'partselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.34ns)   --->   "%Range2_all_ones_102 = icmp_eq  i2 %tmp_390, i2 3"   --->   Operation 743 'icmp' 'Range2_all_ones_102' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_391 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1270, i32 13, i32 15"   --->   Operation 744 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.49ns)   --->   "%Range1_all_ones_292 = icmp_eq  i3 %tmp_391, i3 7"   --->   Operation 745 'icmp' 'Range1_all_ones_292' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.49ns)   --->   "%Range1_all_zeros_292 = icmp_eq  i3 %tmp_391, i3 0"   --->   Operation 746 'icmp' 'Range1_all_zeros_292' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%p_Result_3157 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1273, i32 15"   --->   Operation 747 'bitselect' 'p_Result_3157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2188)   --->   "%out_data_V_2187 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1273, i32 3, i32 12"   --->   Operation 748 'partselect' 'out_data_V_2187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2188)   --->   "%p_Result_2880 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1273, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 749 'bitselect' 'p_Result_2880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2188)   --->   "%p_Result_3158 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1273, i32 2"   --->   Operation 750 'bitselect' 'p_Result_3158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln828_293 = trunc i16 %p_Val2_1273"   --->   Operation 751 'trunc' 'trunc_ln828_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.34ns)   --->   "%r_293 = icmp_ne  i2 %trunc_ln828_293, i2 0"   --->   Operation 752 'icmp' 'r_293' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%p_Result_3159 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1273, i32 12"   --->   Operation 753 'bitselect' 'p_Result_3159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2188)   --->   "%or_ln374_293 = or i1 %p_Result_2880, i1 %r_293"   --->   Operation 754 'or' 'or_ln374_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2188)   --->   "%and_ln374_293 = and i1 %or_ln374_293, i1 %p_Result_3158"   --->   Operation 755 'and' 'and_ln374_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2188)   --->   "%zext_ln377_293 = zext i1 %and_ln374_293"   --->   Operation 756 'zext' 'zext_ln377_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2188 = add i10 %out_data_V_2187, i10 %zext_ln377_293"   --->   Operation 757 'add' 'out_data_V_2188' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%p_Result_3160 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2188, i32 9"   --->   Operation 758 'bitselect' 'p_Result_3160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_392 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1273, i32 14, i32 15"   --->   Operation 759 'partselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.34ns)   --->   "%Range2_all_ones_103 = icmp_eq  i2 %tmp_392, i2 3"   --->   Operation 760 'icmp' 'Range2_all_ones_103' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_393 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1273, i32 13, i32 15"   --->   Operation 761 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.49ns)   --->   "%Range1_all_ones_293 = icmp_eq  i3 %tmp_393, i3 7"   --->   Operation 762 'icmp' 'Range1_all_ones_293' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.49ns)   --->   "%Range1_all_zeros_293 = icmp_eq  i3 %tmp_393, i3 0"   --->   Operation 763 'icmp' 'Range1_all_zeros_293' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%p_Result_3161 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1276, i32 15"   --->   Operation 764 'bitselect' 'p_Result_3161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2190)   --->   "%out_data_V_2189 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1276, i32 3, i32 12"   --->   Operation 765 'partselect' 'out_data_V_2189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2190)   --->   "%p_Result_2885 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1276, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 766 'bitselect' 'p_Result_2885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2190)   --->   "%p_Result_3162 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1276, i32 2"   --->   Operation 767 'bitselect' 'p_Result_3162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln828_294 = trunc i16 %p_Val2_1276"   --->   Operation 768 'trunc' 'trunc_ln828_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.34ns)   --->   "%r_294 = icmp_ne  i2 %trunc_ln828_294, i2 0"   --->   Operation 769 'icmp' 'r_294' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%p_Result_3163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1276, i32 12"   --->   Operation 770 'bitselect' 'p_Result_3163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2190)   --->   "%or_ln374_294 = or i1 %p_Result_2885, i1 %r_294"   --->   Operation 771 'or' 'or_ln374_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2190)   --->   "%and_ln374_294 = and i1 %or_ln374_294, i1 %p_Result_3162"   --->   Operation 772 'and' 'and_ln374_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2190)   --->   "%zext_ln377_294 = zext i1 %and_ln374_294"   --->   Operation 773 'zext' 'zext_ln377_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2190 = add i10 %out_data_V_2189, i10 %zext_ln377_294"   --->   Operation 774 'add' 'out_data_V_2190' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 775 [1/1] (0.00ns)   --->   "%p_Result_3164 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2190, i32 9"   --->   Operation 775 'bitselect' 'p_Result_3164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_394 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1276, i32 14, i32 15"   --->   Operation 776 'partselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.34ns)   --->   "%Range2_all_ones_104 = icmp_eq  i2 %tmp_394, i2 3"   --->   Operation 777 'icmp' 'Range2_all_ones_104' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_395 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1276, i32 13, i32 15"   --->   Operation 778 'partselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.49ns)   --->   "%Range1_all_ones_294 = icmp_eq  i3 %tmp_395, i3 7"   --->   Operation 779 'icmp' 'Range1_all_ones_294' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 780 [1/1] (0.49ns)   --->   "%Range1_all_zeros_294 = icmp_eq  i3 %tmp_395, i3 0"   --->   Operation 780 'icmp' 'Range1_all_zeros_294' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%p_Result_3165 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1279, i32 15"   --->   Operation 781 'bitselect' 'p_Result_3165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2192)   --->   "%out_data_V_2191 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1279, i32 3, i32 12"   --->   Operation 782 'partselect' 'out_data_V_2191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2192)   --->   "%p_Result_2890 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1279, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 783 'bitselect' 'p_Result_2890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2192)   --->   "%p_Result_3166 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1279, i32 2"   --->   Operation 784 'bitselect' 'p_Result_3166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%trunc_ln828_295 = trunc i16 %p_Val2_1279"   --->   Operation 785 'trunc' 'trunc_ln828_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.34ns)   --->   "%r_295 = icmp_ne  i2 %trunc_ln828_295, i2 0"   --->   Operation 786 'icmp' 'r_295' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%p_Result_3167 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1279, i32 12"   --->   Operation 787 'bitselect' 'p_Result_3167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2192)   --->   "%or_ln374_295 = or i1 %p_Result_2890, i1 %r_295"   --->   Operation 788 'or' 'or_ln374_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2192)   --->   "%and_ln374_295 = and i1 %or_ln374_295, i1 %p_Result_3166"   --->   Operation 789 'and' 'and_ln374_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2192)   --->   "%zext_ln377_295 = zext i1 %and_ln374_295"   --->   Operation 790 'zext' 'zext_ln377_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2192 = add i10 %out_data_V_2191, i10 %zext_ln377_295"   --->   Operation 791 'add' 'out_data_V_2192' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%p_Result_3168 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2192, i32 9"   --->   Operation 792 'bitselect' 'p_Result_3168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%tmp_396 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1279, i32 14, i32 15"   --->   Operation 793 'partselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.34ns)   --->   "%Range2_all_ones_105 = icmp_eq  i2 %tmp_396, i2 3"   --->   Operation 794 'icmp' 'Range2_all_ones_105' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1279, i32 13, i32 15"   --->   Operation 795 'partselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (0.49ns)   --->   "%Range1_all_ones_295 = icmp_eq  i3 %tmp_397, i3 7"   --->   Operation 796 'icmp' 'Range1_all_ones_295' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.49ns)   --->   "%Range1_all_zeros_295 = icmp_eq  i3 %tmp_397, i3 0"   --->   Operation 797 'icmp' 'Range1_all_zeros_295' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%p_Result_3169 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1282, i32 15"   --->   Operation 798 'bitselect' 'p_Result_3169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2194)   --->   "%out_data_V_2193 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1282, i32 3, i32 12"   --->   Operation 799 'partselect' 'out_data_V_2193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2194)   --->   "%p_Result_2895 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1282, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 800 'bitselect' 'p_Result_2895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2194)   --->   "%p_Result_3170 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1282, i32 2"   --->   Operation 801 'bitselect' 'p_Result_3170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%trunc_ln828_296 = trunc i16 %p_Val2_1282"   --->   Operation 802 'trunc' 'trunc_ln828_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.34ns)   --->   "%r_296 = icmp_ne  i2 %trunc_ln828_296, i2 0"   --->   Operation 803 'icmp' 'r_296' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%p_Result_3171 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1282, i32 12"   --->   Operation 804 'bitselect' 'p_Result_3171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2194)   --->   "%or_ln374_296 = or i1 %p_Result_2895, i1 %r_296"   --->   Operation 805 'or' 'or_ln374_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2194)   --->   "%and_ln374_296 = and i1 %or_ln374_296, i1 %p_Result_3170"   --->   Operation 806 'and' 'and_ln374_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2194)   --->   "%zext_ln377_296 = zext i1 %and_ln374_296"   --->   Operation 807 'zext' 'zext_ln377_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 808 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2194 = add i10 %out_data_V_2193, i10 %zext_ln377_296"   --->   Operation 808 'add' 'out_data_V_2194' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%p_Result_3172 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2194, i32 9"   --->   Operation 809 'bitselect' 'p_Result_3172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1282, i32 14, i32 15"   --->   Operation 810 'partselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.34ns)   --->   "%Range2_all_ones_106 = icmp_eq  i2 %tmp_398, i2 3"   --->   Operation 811 'icmp' 'Range2_all_ones_106' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_399 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1282, i32 13, i32 15"   --->   Operation 812 'partselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.49ns)   --->   "%Range1_all_ones_296 = icmp_eq  i3 %tmp_399, i3 7"   --->   Operation 813 'icmp' 'Range1_all_ones_296' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.49ns)   --->   "%Range1_all_zeros_296 = icmp_eq  i3 %tmp_399, i3 0"   --->   Operation 814 'icmp' 'Range1_all_zeros_296' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 815 [1/1] (0.00ns)   --->   "%p_Result_3173 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1285, i32 15"   --->   Operation 815 'bitselect' 'p_Result_3173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2196)   --->   "%out_data_V_2195 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1285, i32 3, i32 12"   --->   Operation 816 'partselect' 'out_data_V_2195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2196)   --->   "%p_Result_2900 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1285, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 817 'bitselect' 'p_Result_2900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2196)   --->   "%p_Result_3174 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1285, i32 2"   --->   Operation 818 'bitselect' 'p_Result_3174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln828_297 = trunc i16 %p_Val2_1285"   --->   Operation 819 'trunc' 'trunc_ln828_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.34ns)   --->   "%r_297 = icmp_ne  i2 %trunc_ln828_297, i2 0"   --->   Operation 820 'icmp' 'r_297' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%p_Result_3175 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1285, i32 12"   --->   Operation 821 'bitselect' 'p_Result_3175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2196)   --->   "%or_ln374_297 = or i1 %p_Result_2900, i1 %r_297"   --->   Operation 822 'or' 'or_ln374_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2196)   --->   "%and_ln374_297 = and i1 %or_ln374_297, i1 %p_Result_3174"   --->   Operation 823 'and' 'and_ln374_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2196)   --->   "%zext_ln377_297 = zext i1 %and_ln374_297"   --->   Operation 824 'zext' 'zext_ln377_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2196 = add i10 %out_data_V_2195, i10 %zext_ln377_297"   --->   Operation 825 'add' 'out_data_V_2196' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 826 [1/1] (0.00ns)   --->   "%p_Result_3176 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2196, i32 9"   --->   Operation 826 'bitselect' 'p_Result_3176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_400 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1285, i32 14, i32 15"   --->   Operation 827 'partselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.34ns)   --->   "%Range2_all_ones_107 = icmp_eq  i2 %tmp_400, i2 3"   --->   Operation 828 'icmp' 'Range2_all_ones_107' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%tmp_401 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1285, i32 13, i32 15"   --->   Operation 829 'partselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (0.49ns)   --->   "%Range1_all_ones_297 = icmp_eq  i3 %tmp_401, i3 7"   --->   Operation 830 'icmp' 'Range1_all_ones_297' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.49ns)   --->   "%Range1_all_zeros_297 = icmp_eq  i3 %tmp_401, i3 0"   --->   Operation 831 'icmp' 'Range1_all_zeros_297' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%p_Result_3177 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1288, i32 15"   --->   Operation 832 'bitselect' 'p_Result_3177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2198)   --->   "%out_data_V_2197 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1288, i32 3, i32 12"   --->   Operation 833 'partselect' 'out_data_V_2197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2198)   --->   "%p_Result_2905 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1288, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 834 'bitselect' 'p_Result_2905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2198)   --->   "%p_Result_3178 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1288, i32 2"   --->   Operation 835 'bitselect' 'p_Result_3178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln828_298 = trunc i16 %p_Val2_1288"   --->   Operation 836 'trunc' 'trunc_ln828_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.34ns)   --->   "%r_298 = icmp_ne  i2 %trunc_ln828_298, i2 0"   --->   Operation 837 'icmp' 'r_298' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%p_Result_3179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1288, i32 12"   --->   Operation 838 'bitselect' 'p_Result_3179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2198)   --->   "%or_ln374_298 = or i1 %p_Result_2905, i1 %r_298"   --->   Operation 839 'or' 'or_ln374_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2198)   --->   "%and_ln374_298 = and i1 %or_ln374_298, i1 %p_Result_3178"   --->   Operation 840 'and' 'and_ln374_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2198)   --->   "%zext_ln377_298 = zext i1 %and_ln374_298"   --->   Operation 841 'zext' 'zext_ln377_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2198 = add i10 %out_data_V_2197, i10 %zext_ln377_298"   --->   Operation 842 'add' 'out_data_V_2198' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%p_Result_3180 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2198, i32 9"   --->   Operation 843 'bitselect' 'p_Result_3180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_402 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1288, i32 14, i32 15"   --->   Operation 844 'partselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.34ns)   --->   "%Range2_all_ones_108 = icmp_eq  i2 %tmp_402, i2 3"   --->   Operation 845 'icmp' 'Range2_all_ones_108' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_403 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1288, i32 13, i32 15"   --->   Operation 846 'partselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.49ns)   --->   "%Range1_all_ones_298 = icmp_eq  i3 %tmp_403, i3 7"   --->   Operation 847 'icmp' 'Range1_all_ones_298' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 848 [1/1] (0.49ns)   --->   "%Range1_all_zeros_298 = icmp_eq  i3 %tmp_403, i3 0"   --->   Operation 848 'icmp' 'Range1_all_zeros_298' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%p_Result_3181 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1291, i32 15"   --->   Operation 849 'bitselect' 'p_Result_3181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2200)   --->   "%out_data_V_2199 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1291, i32 3, i32 12"   --->   Operation 850 'partselect' 'out_data_V_2199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2200)   --->   "%p_Result_2910 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1291, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 851 'bitselect' 'p_Result_2910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2200)   --->   "%p_Result_3182 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1291, i32 2"   --->   Operation 852 'bitselect' 'p_Result_3182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln828_299 = trunc i16 %p_Val2_1291"   --->   Operation 853 'trunc' 'trunc_ln828_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.34ns)   --->   "%r_299 = icmp_ne  i2 %trunc_ln828_299, i2 0"   --->   Operation 854 'icmp' 'r_299' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%p_Result_3183 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1291, i32 12"   --->   Operation 855 'bitselect' 'p_Result_3183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2200)   --->   "%or_ln374_299 = or i1 %p_Result_2910, i1 %r_299"   --->   Operation 856 'or' 'or_ln374_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2200)   --->   "%and_ln374_299 = and i1 %or_ln374_299, i1 %p_Result_3182"   --->   Operation 857 'and' 'and_ln374_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2200)   --->   "%zext_ln377_299 = zext i1 %and_ln374_299"   --->   Operation 858 'zext' 'zext_ln377_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2200 = add i10 %out_data_V_2199, i10 %zext_ln377_299"   --->   Operation 859 'add' 'out_data_V_2200' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%p_Result_3184 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2200, i32 9"   --->   Operation 860 'bitselect' 'p_Result_3184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%tmp_404 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1291, i32 14, i32 15"   --->   Operation 861 'partselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.34ns)   --->   "%Range2_all_ones_109 = icmp_eq  i2 %tmp_404, i2 3"   --->   Operation 862 'icmp' 'Range2_all_ones_109' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_405 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1291, i32 13, i32 15"   --->   Operation 863 'partselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.49ns)   --->   "%Range1_all_ones_299 = icmp_eq  i3 %tmp_405, i3 7"   --->   Operation 864 'icmp' 'Range1_all_ones_299' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 865 [1/1] (0.49ns)   --->   "%Range1_all_zeros_299 = icmp_eq  i3 %tmp_405, i3 0"   --->   Operation 865 'icmp' 'Range1_all_zeros_299' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%p_Result_3185 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1294, i32 15"   --->   Operation 866 'bitselect' 'p_Result_3185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2202)   --->   "%out_data_V_2201 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1294, i32 3, i32 12"   --->   Operation 867 'partselect' 'out_data_V_2201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2202)   --->   "%p_Result_2915 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1294, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 868 'bitselect' 'p_Result_2915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2202)   --->   "%p_Result_3186 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1294, i32 2"   --->   Operation 869 'bitselect' 'p_Result_3186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%trunc_ln828_300 = trunc i16 %p_Val2_1294"   --->   Operation 870 'trunc' 'trunc_ln828_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.34ns)   --->   "%r_300 = icmp_ne  i2 %trunc_ln828_300, i2 0"   --->   Operation 871 'icmp' 'r_300' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%p_Result_3187 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1294, i32 12"   --->   Operation 872 'bitselect' 'p_Result_3187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2202)   --->   "%or_ln374_300 = or i1 %p_Result_2915, i1 %r_300"   --->   Operation 873 'or' 'or_ln374_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2202)   --->   "%and_ln374_300 = and i1 %or_ln374_300, i1 %p_Result_3186"   --->   Operation 874 'and' 'and_ln374_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2202)   --->   "%zext_ln377_300 = zext i1 %and_ln374_300"   --->   Operation 875 'zext' 'zext_ln377_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2202 = add i10 %out_data_V_2201, i10 %zext_ln377_300"   --->   Operation 876 'add' 'out_data_V_2202' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%p_Result_3188 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2202, i32 9"   --->   Operation 877 'bitselect' 'p_Result_3188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1294, i32 14, i32 15"   --->   Operation 878 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (0.34ns)   --->   "%Range2_all_ones_110 = icmp_eq  i2 %tmp_406, i2 3"   --->   Operation 879 'icmp' 'Range2_all_ones_110' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%tmp_407 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1294, i32 13, i32 15"   --->   Operation 880 'partselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.49ns)   --->   "%Range1_all_ones_300 = icmp_eq  i3 %tmp_407, i3 7"   --->   Operation 881 'icmp' 'Range1_all_ones_300' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 882 [1/1] (0.49ns)   --->   "%Range1_all_zeros_300 = icmp_eq  i3 %tmp_407, i3 0"   --->   Operation 882 'icmp' 'Range1_all_zeros_300' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%p_Result_3189 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1297, i32 15"   --->   Operation 883 'bitselect' 'p_Result_3189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2204)   --->   "%out_data_V_2203 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1297, i32 3, i32 12"   --->   Operation 884 'partselect' 'out_data_V_2203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2204)   --->   "%p_Result_2920 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1297, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 885 'bitselect' 'p_Result_2920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2204)   --->   "%p_Result_3190 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1297, i32 2"   --->   Operation 886 'bitselect' 'p_Result_3190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%trunc_ln828_301 = trunc i16 %p_Val2_1297"   --->   Operation 887 'trunc' 'trunc_ln828_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.34ns)   --->   "%r_301 = icmp_ne  i2 %trunc_ln828_301, i2 0"   --->   Operation 888 'icmp' 'r_301' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%p_Result_3191 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1297, i32 12"   --->   Operation 889 'bitselect' 'p_Result_3191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2204)   --->   "%or_ln374_301 = or i1 %p_Result_2920, i1 %r_301"   --->   Operation 890 'or' 'or_ln374_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2204)   --->   "%and_ln374_301 = and i1 %or_ln374_301, i1 %p_Result_3190"   --->   Operation 891 'and' 'and_ln374_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2204)   --->   "%zext_ln377_301 = zext i1 %and_ln374_301"   --->   Operation 892 'zext' 'zext_ln377_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2204 = add i10 %out_data_V_2203, i10 %zext_ln377_301"   --->   Operation 893 'add' 'out_data_V_2204' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%p_Result_3192 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2204, i32 9"   --->   Operation 894 'bitselect' 'p_Result_3192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%tmp_408 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1297, i32 14, i32 15"   --->   Operation 895 'partselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (0.34ns)   --->   "%Range2_all_ones_111 = icmp_eq  i2 %tmp_408, i2 3"   --->   Operation 896 'icmp' 'Range2_all_ones_111' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%tmp_409 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1297, i32 13, i32 15"   --->   Operation 897 'partselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.49ns)   --->   "%Range1_all_ones_301 = icmp_eq  i3 %tmp_409, i3 7"   --->   Operation 898 'icmp' 'Range1_all_ones_301' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 899 [1/1] (0.49ns)   --->   "%Range1_all_zeros_301 = icmp_eq  i3 %tmp_409, i3 0"   --->   Operation 899 'icmp' 'Range1_all_zeros_301' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%p_Result_3193 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1300, i32 15"   --->   Operation 900 'bitselect' 'p_Result_3193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2206)   --->   "%out_data_V_2205 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1300, i32 3, i32 12"   --->   Operation 901 'partselect' 'out_data_V_2205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2206)   --->   "%p_Result_2925 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1300, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 902 'bitselect' 'p_Result_2925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2206)   --->   "%p_Result_3194 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1300, i32 2"   --->   Operation 903 'bitselect' 'p_Result_3194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%trunc_ln828_302 = trunc i16 %p_Val2_1300"   --->   Operation 904 'trunc' 'trunc_ln828_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.34ns)   --->   "%r_302 = icmp_ne  i2 %trunc_ln828_302, i2 0"   --->   Operation 905 'icmp' 'r_302' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%p_Result_3195 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1300, i32 12"   --->   Operation 906 'bitselect' 'p_Result_3195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2206)   --->   "%or_ln374_302 = or i1 %p_Result_2925, i1 %r_302"   --->   Operation 907 'or' 'or_ln374_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2206)   --->   "%and_ln374_302 = and i1 %or_ln374_302, i1 %p_Result_3194"   --->   Operation 908 'and' 'and_ln374_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2206)   --->   "%zext_ln377_302 = zext i1 %and_ln374_302"   --->   Operation 909 'zext' 'zext_ln377_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2206 = add i10 %out_data_V_2205, i10 %zext_ln377_302"   --->   Operation 910 'add' 'out_data_V_2206' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%p_Result_3196 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2206, i32 9"   --->   Operation 911 'bitselect' 'p_Result_3196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_410 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1300, i32 14, i32 15"   --->   Operation 912 'partselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.34ns)   --->   "%Range2_all_ones_112 = icmp_eq  i2 %tmp_410, i2 3"   --->   Operation 913 'icmp' 'Range2_all_ones_112' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_411 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1300, i32 13, i32 15"   --->   Operation 914 'partselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (0.49ns)   --->   "%Range1_all_ones_302 = icmp_eq  i3 %tmp_411, i3 7"   --->   Operation 915 'icmp' 'Range1_all_ones_302' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.49ns)   --->   "%Range1_all_zeros_302 = icmp_eq  i3 %tmp_411, i3 0"   --->   Operation 916 'icmp' 'Range1_all_zeros_302' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%p_Result_3197 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1303, i32 15"   --->   Operation 917 'bitselect' 'p_Result_3197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2208)   --->   "%out_data_V_2207 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1303, i32 3, i32 12"   --->   Operation 918 'partselect' 'out_data_V_2207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2208)   --->   "%p_Result_2930 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1303, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 919 'bitselect' 'p_Result_2930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2208)   --->   "%p_Result_3198 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1303, i32 2"   --->   Operation 920 'bitselect' 'p_Result_3198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln828_303 = trunc i16 %p_Val2_1303"   --->   Operation 921 'trunc' 'trunc_ln828_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.34ns)   --->   "%r_303 = icmp_ne  i2 %trunc_ln828_303, i2 0"   --->   Operation 922 'icmp' 'r_303' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 923 [1/1] (0.00ns)   --->   "%p_Result_3199 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1303, i32 12"   --->   Operation 923 'bitselect' 'p_Result_3199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2208)   --->   "%or_ln374_303 = or i1 %p_Result_2930, i1 %r_303"   --->   Operation 924 'or' 'or_ln374_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2208)   --->   "%and_ln374_303 = and i1 %or_ln374_303, i1 %p_Result_3198"   --->   Operation 925 'and' 'and_ln374_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2208)   --->   "%zext_ln377_303 = zext i1 %and_ln374_303"   --->   Operation 926 'zext' 'zext_ln377_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2208 = add i10 %out_data_V_2207, i10 %zext_ln377_303"   --->   Operation 927 'add' 'out_data_V_2208' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%p_Result_3200 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2208, i32 9"   --->   Operation 928 'bitselect' 'p_Result_3200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%tmp_412 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1303, i32 14, i32 15"   --->   Operation 929 'partselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.34ns)   --->   "%Range2_all_ones_113 = icmp_eq  i2 %tmp_412, i2 3"   --->   Operation 930 'icmp' 'Range2_all_ones_113' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%tmp_413 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1303, i32 13, i32 15"   --->   Operation 931 'partselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.49ns)   --->   "%Range1_all_ones_303 = icmp_eq  i3 %tmp_413, i3 7"   --->   Operation 932 'icmp' 'Range1_all_ones_303' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 933 [1/1] (0.49ns)   --->   "%Range1_all_zeros_303 = icmp_eq  i3 %tmp_413, i3 0"   --->   Operation 933 'icmp' 'Range1_all_zeros_303' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%p_Result_3201 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1306, i32 15"   --->   Operation 934 'bitselect' 'p_Result_3201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2210)   --->   "%out_data_V_2209 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1306, i32 3, i32 12"   --->   Operation 935 'partselect' 'out_data_V_2209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2210)   --->   "%p_Result_2935 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1306, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 936 'bitselect' 'p_Result_2935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2210)   --->   "%p_Result_3202 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1306, i32 2"   --->   Operation 937 'bitselect' 'p_Result_3202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln828_304 = trunc i16 %p_Val2_1306"   --->   Operation 938 'trunc' 'trunc_ln828_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 939 [1/1] (0.34ns)   --->   "%r_304 = icmp_ne  i2 %trunc_ln828_304, i2 0"   --->   Operation 939 'icmp' 'r_304' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%p_Result_3203 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1306, i32 12"   --->   Operation 940 'bitselect' 'p_Result_3203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2210)   --->   "%or_ln374_304 = or i1 %p_Result_2935, i1 %r_304"   --->   Operation 941 'or' 'or_ln374_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2210)   --->   "%and_ln374_304 = and i1 %or_ln374_304, i1 %p_Result_3202"   --->   Operation 942 'and' 'and_ln374_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2210)   --->   "%zext_ln377_304 = zext i1 %and_ln374_304"   --->   Operation 943 'zext' 'zext_ln377_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2210 = add i10 %out_data_V_2209, i10 %zext_ln377_304"   --->   Operation 944 'add' 'out_data_V_2210' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%p_Result_3204 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2210, i32 9"   --->   Operation 945 'bitselect' 'p_Result_3204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1306, i32 14, i32 15"   --->   Operation 946 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.34ns)   --->   "%Range2_all_ones_114 = icmp_eq  i2 %tmp_414, i2 3"   --->   Operation 947 'icmp' 'Range2_all_ones_114' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%tmp_415 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1306, i32 13, i32 15"   --->   Operation 948 'partselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.49ns)   --->   "%Range1_all_ones_304 = icmp_eq  i3 %tmp_415, i3 7"   --->   Operation 949 'icmp' 'Range1_all_ones_304' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 950 [1/1] (0.49ns)   --->   "%Range1_all_zeros_304 = icmp_eq  i3 %tmp_415, i3 0"   --->   Operation 950 'icmp' 'Range1_all_zeros_304' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%p_Result_3205 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1309, i32 15"   --->   Operation 951 'bitselect' 'p_Result_3205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2212)   --->   "%out_data_V_2211 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1309, i32 3, i32 12"   --->   Operation 952 'partselect' 'out_data_V_2211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2212)   --->   "%p_Result_2940 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1309, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 953 'bitselect' 'p_Result_2940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2212)   --->   "%p_Result_3206 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1309, i32 2"   --->   Operation 954 'bitselect' 'p_Result_3206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln828_305 = trunc i16 %p_Val2_1309"   --->   Operation 955 'trunc' 'trunc_ln828_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (0.34ns)   --->   "%r_305 = icmp_ne  i2 %trunc_ln828_305, i2 0"   --->   Operation 956 'icmp' 'r_305' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%p_Result_3207 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1309, i32 12"   --->   Operation 957 'bitselect' 'p_Result_3207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2212)   --->   "%or_ln374_305 = or i1 %p_Result_2940, i1 %r_305"   --->   Operation 958 'or' 'or_ln374_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2212)   --->   "%and_ln374_305 = and i1 %or_ln374_305, i1 %p_Result_3206"   --->   Operation 959 'and' 'and_ln374_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2212)   --->   "%zext_ln377_305 = zext i1 %and_ln374_305"   --->   Operation 960 'zext' 'zext_ln377_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2212 = add i10 %out_data_V_2211, i10 %zext_ln377_305"   --->   Operation 961 'add' 'out_data_V_2212' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%p_Result_3208 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2212, i32 9"   --->   Operation 962 'bitselect' 'p_Result_3208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_416 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1309, i32 14, i32 15"   --->   Operation 963 'partselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.34ns)   --->   "%Range2_all_ones_115 = icmp_eq  i2 %tmp_416, i2 3"   --->   Operation 964 'icmp' 'Range2_all_ones_115' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_417 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1309, i32 13, i32 15"   --->   Operation 965 'partselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.49ns)   --->   "%Range1_all_ones_305 = icmp_eq  i3 %tmp_417, i3 7"   --->   Operation 966 'icmp' 'Range1_all_ones_305' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.49ns)   --->   "%Range1_all_zeros_305 = icmp_eq  i3 %tmp_417, i3 0"   --->   Operation 967 'icmp' 'Range1_all_zeros_305' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%p_Result_3209 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1312, i32 15"   --->   Operation 968 'bitselect' 'p_Result_3209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2214)   --->   "%out_data_V_2213 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1312, i32 3, i32 12"   --->   Operation 969 'partselect' 'out_data_V_2213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2214)   --->   "%p_Result_2945 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1312, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 970 'bitselect' 'p_Result_2945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2214)   --->   "%p_Result_3210 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1312, i32 2"   --->   Operation 971 'bitselect' 'p_Result_3210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln828_306 = trunc i16 %p_Val2_1312"   --->   Operation 972 'trunc' 'trunc_ln828_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.34ns)   --->   "%r_306 = icmp_ne  i2 %trunc_ln828_306, i2 0"   --->   Operation 973 'icmp' 'r_306' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%p_Result_3211 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1312, i32 12"   --->   Operation 974 'bitselect' 'p_Result_3211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2214)   --->   "%or_ln374_306 = or i1 %p_Result_2945, i1 %r_306"   --->   Operation 975 'or' 'or_ln374_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2214)   --->   "%and_ln374_306 = and i1 %or_ln374_306, i1 %p_Result_3210"   --->   Operation 976 'and' 'and_ln374_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2214)   --->   "%zext_ln377_306 = zext i1 %and_ln374_306"   --->   Operation 977 'zext' 'zext_ln377_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2214 = add i10 %out_data_V_2213, i10 %zext_ln377_306"   --->   Operation 978 'add' 'out_data_V_2214' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%p_Result_3212 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2214, i32 9"   --->   Operation 979 'bitselect' 'p_Result_3212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_418 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1312, i32 14, i32 15"   --->   Operation 980 'partselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.34ns)   --->   "%Range2_all_ones_116 = icmp_eq  i2 %tmp_418, i2 3"   --->   Operation 981 'icmp' 'Range2_all_ones_116' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%tmp_419 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1312, i32 13, i32 15"   --->   Operation 982 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.49ns)   --->   "%Range1_all_ones_306 = icmp_eq  i3 %tmp_419, i3 7"   --->   Operation 983 'icmp' 'Range1_all_ones_306' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 984 [1/1] (0.49ns)   --->   "%Range1_all_zeros_306 = icmp_eq  i3 %tmp_419, i3 0"   --->   Operation 984 'icmp' 'Range1_all_zeros_306' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%p_Result_3213 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1315, i32 15"   --->   Operation 985 'bitselect' 'p_Result_3213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2216)   --->   "%out_data_V_2215 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1315, i32 3, i32 12"   --->   Operation 986 'partselect' 'out_data_V_2215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2216)   --->   "%p_Result_2950 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1315, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 987 'bitselect' 'p_Result_2950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2216)   --->   "%p_Result_3214 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1315, i32 2"   --->   Operation 988 'bitselect' 'p_Result_3214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln828_307 = trunc i16 %p_Val2_1315"   --->   Operation 989 'trunc' 'trunc_ln828_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.34ns)   --->   "%r_307 = icmp_ne  i2 %trunc_ln828_307, i2 0"   --->   Operation 990 'icmp' 'r_307' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%p_Result_3215 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1315, i32 12"   --->   Operation 991 'bitselect' 'p_Result_3215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2216)   --->   "%or_ln374_307 = or i1 %p_Result_2950, i1 %r_307"   --->   Operation 992 'or' 'or_ln374_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 993 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2216)   --->   "%and_ln374_307 = and i1 %or_ln374_307, i1 %p_Result_3214"   --->   Operation 993 'and' 'and_ln374_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2216)   --->   "%zext_ln377_307 = zext i1 %and_ln374_307"   --->   Operation 994 'zext' 'zext_ln377_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 995 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2216 = add i10 %out_data_V_2215, i10 %zext_ln377_307"   --->   Operation 995 'add' 'out_data_V_2216' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 996 [1/1] (0.00ns)   --->   "%p_Result_3216 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2216, i32 9"   --->   Operation 996 'bitselect' 'p_Result_3216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%tmp_420 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1315, i32 14, i32 15"   --->   Operation 997 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.34ns)   --->   "%Range2_all_ones_117 = icmp_eq  i2 %tmp_420, i2 3"   --->   Operation 998 'icmp' 'Range2_all_ones_117' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1315, i32 13, i32 15"   --->   Operation 999 'partselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.49ns)   --->   "%Range1_all_ones_307 = icmp_eq  i3 %tmp_421, i3 7"   --->   Operation 1000 'icmp' 'Range1_all_ones_307' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1001 [1/1] (0.49ns)   --->   "%Range1_all_zeros_307 = icmp_eq  i3 %tmp_421, i3 0"   --->   Operation 1001 'icmp' 'Range1_all_zeros_307' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1002 [1/1] (0.00ns)   --->   "%p_Result_3217 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1318, i32 15"   --->   Operation 1002 'bitselect' 'p_Result_3217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2218)   --->   "%out_data_V_2217 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1318, i32 3, i32 12"   --->   Operation 1003 'partselect' 'out_data_V_2217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2218)   --->   "%p_Result_2955 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1318, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1004 'bitselect' 'p_Result_2955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2218)   --->   "%p_Result_3218 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1318, i32 2"   --->   Operation 1005 'bitselect' 'p_Result_3218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln828_308 = trunc i16 %p_Val2_1318"   --->   Operation 1006 'trunc' 'trunc_ln828_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.34ns)   --->   "%r_308 = icmp_ne  i2 %trunc_ln828_308, i2 0"   --->   Operation 1007 'icmp' 'r_308' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%p_Result_3219 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1318, i32 12"   --->   Operation 1008 'bitselect' 'p_Result_3219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2218)   --->   "%or_ln374_308 = or i1 %p_Result_2955, i1 %r_308"   --->   Operation 1009 'or' 'or_ln374_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2218)   --->   "%and_ln374_308 = and i1 %or_ln374_308, i1 %p_Result_3218"   --->   Operation 1010 'and' 'and_ln374_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2218)   --->   "%zext_ln377_308 = zext i1 %and_ln374_308"   --->   Operation 1011 'zext' 'zext_ln377_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2218 = add i10 %out_data_V_2217, i10 %zext_ln377_308"   --->   Operation 1012 'add' 'out_data_V_2218' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%p_Result_3220 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2218, i32 9"   --->   Operation 1013 'bitselect' 'p_Result_3220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1318, i32 14, i32 15"   --->   Operation 1014 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.34ns)   --->   "%Range2_all_ones_118 = icmp_eq  i2 %tmp_422, i2 3"   --->   Operation 1015 'icmp' 'Range2_all_ones_118' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_423 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1318, i32 13, i32 15"   --->   Operation 1016 'partselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.49ns)   --->   "%Range1_all_ones_308 = icmp_eq  i3 %tmp_423, i3 7"   --->   Operation 1017 'icmp' 'Range1_all_ones_308' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1018 [1/1] (0.49ns)   --->   "%Range1_all_zeros_308 = icmp_eq  i3 %tmp_423, i3 0"   --->   Operation 1018 'icmp' 'Range1_all_zeros_308' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%p_Result_3221 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1321, i32 15"   --->   Operation 1019 'bitselect' 'p_Result_3221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2220)   --->   "%out_data_V_2219 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1321, i32 3, i32 12"   --->   Operation 1020 'partselect' 'out_data_V_2219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1021 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2220)   --->   "%p_Result_2960 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1321, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1021 'bitselect' 'p_Result_2960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2220)   --->   "%p_Result_3222 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1321, i32 2"   --->   Operation 1022 'bitselect' 'p_Result_3222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln828_309 = trunc i16 %p_Val2_1321"   --->   Operation 1023 'trunc' 'trunc_ln828_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.34ns)   --->   "%r_309 = icmp_ne  i2 %trunc_ln828_309, i2 0"   --->   Operation 1024 'icmp' 'r_309' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%p_Result_3223 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1321, i32 12"   --->   Operation 1025 'bitselect' 'p_Result_3223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2220)   --->   "%or_ln374_309 = or i1 %p_Result_2960, i1 %r_309"   --->   Operation 1026 'or' 'or_ln374_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2220)   --->   "%and_ln374_309 = and i1 %or_ln374_309, i1 %p_Result_3222"   --->   Operation 1027 'and' 'and_ln374_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2220)   --->   "%zext_ln377_309 = zext i1 %and_ln374_309"   --->   Operation 1028 'zext' 'zext_ln377_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2220 = add i10 %out_data_V_2219, i10 %zext_ln377_309"   --->   Operation 1029 'add' 'out_data_V_2220' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%p_Result_3224 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2220, i32 9"   --->   Operation 1030 'bitselect' 'p_Result_3224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%tmp_424 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1321, i32 14, i32 15"   --->   Operation 1031 'partselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.34ns)   --->   "%Range2_all_ones_119 = icmp_eq  i2 %tmp_424, i2 3"   --->   Operation 1032 'icmp' 'Range2_all_ones_119' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%tmp_425 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1321, i32 13, i32 15"   --->   Operation 1033 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.49ns)   --->   "%Range1_all_ones_309 = icmp_eq  i3 %tmp_425, i3 7"   --->   Operation 1034 'icmp' 'Range1_all_ones_309' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1035 [1/1] (0.49ns)   --->   "%Range1_all_zeros_309 = icmp_eq  i3 %tmp_425, i3 0"   --->   Operation 1035 'icmp' 'Range1_all_zeros_309' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1036 [1/1] (0.00ns)   --->   "%p_Result_3225 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1324, i32 15"   --->   Operation 1036 'bitselect' 'p_Result_3225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2222)   --->   "%out_data_V_2221 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1324, i32 3, i32 12"   --->   Operation 1037 'partselect' 'out_data_V_2221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2222)   --->   "%p_Result_2965 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1324, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1038 'bitselect' 'p_Result_2965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2222)   --->   "%p_Result_3226 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1324, i32 2"   --->   Operation 1039 'bitselect' 'p_Result_3226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (0.00ns)   --->   "%trunc_ln828_310 = trunc i16 %p_Val2_1324"   --->   Operation 1040 'trunc' 'trunc_ln828_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1041 [1/1] (0.34ns)   --->   "%r_310 = icmp_ne  i2 %trunc_ln828_310, i2 0"   --->   Operation 1041 'icmp' 'r_310' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%p_Result_3227 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1324, i32 12"   --->   Operation 1042 'bitselect' 'p_Result_3227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2222)   --->   "%or_ln374_310 = or i1 %p_Result_2965, i1 %r_310"   --->   Operation 1043 'or' 'or_ln374_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2222)   --->   "%and_ln374_310 = and i1 %or_ln374_310, i1 %p_Result_3226"   --->   Operation 1044 'and' 'and_ln374_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2222)   --->   "%zext_ln377_310 = zext i1 %and_ln374_310"   --->   Operation 1045 'zext' 'zext_ln377_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2222 = add i10 %out_data_V_2221, i10 %zext_ln377_310"   --->   Operation 1046 'add' 'out_data_V_2222' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%p_Result_3228 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2222, i32 9"   --->   Operation 1047 'bitselect' 'p_Result_3228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%tmp_426 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1324, i32 14, i32 15"   --->   Operation 1048 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.34ns)   --->   "%Range2_all_ones_120 = icmp_eq  i2 %tmp_426, i2 3"   --->   Operation 1049 'icmp' 'Range2_all_ones_120' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (0.00ns)   --->   "%tmp_427 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1324, i32 13, i32 15"   --->   Operation 1050 'partselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1051 [1/1] (0.49ns)   --->   "%Range1_all_ones_310 = icmp_eq  i3 %tmp_427, i3 7"   --->   Operation 1051 'icmp' 'Range1_all_ones_310' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1052 [1/1] (0.49ns)   --->   "%Range1_all_zeros_310 = icmp_eq  i3 %tmp_427, i3 0"   --->   Operation 1052 'icmp' 'Range1_all_zeros_310' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%p_Result_3229 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1327, i32 15"   --->   Operation 1053 'bitselect' 'p_Result_3229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2224)   --->   "%out_data_V_2223 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1327, i32 3, i32 12"   --->   Operation 1054 'partselect' 'out_data_V_2223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2224)   --->   "%p_Result_2970 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1327, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1055 'bitselect' 'p_Result_2970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2224)   --->   "%p_Result_3230 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1327, i32 2"   --->   Operation 1056 'bitselect' 'p_Result_3230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%trunc_ln828_311 = trunc i16 %p_Val2_1327"   --->   Operation 1057 'trunc' 'trunc_ln828_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (0.34ns)   --->   "%r_311 = icmp_ne  i2 %trunc_ln828_311, i2 0"   --->   Operation 1058 'icmp' 'r_311' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%p_Result_3231 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1327, i32 12"   --->   Operation 1059 'bitselect' 'p_Result_3231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2224)   --->   "%or_ln374_311 = or i1 %p_Result_2970, i1 %r_311"   --->   Operation 1060 'or' 'or_ln374_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2224)   --->   "%and_ln374_311 = and i1 %or_ln374_311, i1 %p_Result_3230"   --->   Operation 1061 'and' 'and_ln374_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2224)   --->   "%zext_ln377_311 = zext i1 %and_ln374_311"   --->   Operation 1062 'zext' 'zext_ln377_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2224 = add i10 %out_data_V_2223, i10 %zext_ln377_311"   --->   Operation 1063 'add' 'out_data_V_2224' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%p_Result_3232 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2224, i32 9"   --->   Operation 1064 'bitselect' 'p_Result_3232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%tmp_428 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1327, i32 14, i32 15"   --->   Operation 1065 'partselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.34ns)   --->   "%Range2_all_ones_121 = icmp_eq  i2 %tmp_428, i2 3"   --->   Operation 1066 'icmp' 'Range2_all_ones_121' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1327, i32 13, i32 15"   --->   Operation 1067 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.49ns)   --->   "%Range1_all_ones_311 = icmp_eq  i3 %tmp_429, i3 7"   --->   Operation 1068 'icmp' 'Range1_all_ones_311' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1069 [1/1] (0.49ns)   --->   "%Range1_all_zeros_311 = icmp_eq  i3 %tmp_429, i3 0"   --->   Operation 1069 'icmp' 'Range1_all_zeros_311' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%p_Result_3233 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1330, i32 15"   --->   Operation 1070 'bitselect' 'p_Result_3233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2226)   --->   "%out_data_V_2225 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1330, i32 3, i32 12"   --->   Operation 1071 'partselect' 'out_data_V_2225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2226)   --->   "%p_Result_2975 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1330, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1072 'bitselect' 'p_Result_2975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2226)   --->   "%p_Result_3234 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1330, i32 2"   --->   Operation 1073 'bitselect' 'p_Result_3234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%trunc_ln828_312 = trunc i16 %p_Val2_1330"   --->   Operation 1074 'trunc' 'trunc_ln828_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.34ns)   --->   "%r_312 = icmp_ne  i2 %trunc_ln828_312, i2 0"   --->   Operation 1075 'icmp' 'r_312' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1076 [1/1] (0.00ns)   --->   "%p_Result_3235 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1330, i32 12"   --->   Operation 1076 'bitselect' 'p_Result_3235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2226)   --->   "%or_ln374_312 = or i1 %p_Result_2975, i1 %r_312"   --->   Operation 1077 'or' 'or_ln374_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2226)   --->   "%and_ln374_312 = and i1 %or_ln374_312, i1 %p_Result_3234"   --->   Operation 1078 'and' 'and_ln374_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2226)   --->   "%zext_ln377_312 = zext i1 %and_ln374_312"   --->   Operation 1079 'zext' 'zext_ln377_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1080 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2226 = add i10 %out_data_V_2225, i10 %zext_ln377_312"   --->   Operation 1080 'add' 'out_data_V_2226' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%p_Result_3236 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2226, i32 9"   --->   Operation 1081 'bitselect' 'p_Result_3236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1330, i32 14, i32 15"   --->   Operation 1082 'partselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.34ns)   --->   "%Range2_all_ones_122 = icmp_eq  i2 %tmp_430, i2 3"   --->   Operation 1083 'icmp' 'Range2_all_ones_122' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_431 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1330, i32 13, i32 15"   --->   Operation 1084 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.49ns)   --->   "%Range1_all_ones_312 = icmp_eq  i3 %tmp_431, i3 7"   --->   Operation 1085 'icmp' 'Range1_all_ones_312' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1086 [1/1] (0.49ns)   --->   "%Range1_all_zeros_312 = icmp_eq  i3 %tmp_431, i3 0"   --->   Operation 1086 'icmp' 'Range1_all_zeros_312' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%p_Result_3237 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1333, i32 15"   --->   Operation 1087 'bitselect' 'p_Result_3237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2228)   --->   "%out_data_V_2227 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1333, i32 3, i32 12"   --->   Operation 1088 'partselect' 'out_data_V_2227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2228)   --->   "%p_Result_2980 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1333, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1089 'bitselect' 'p_Result_2980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2228)   --->   "%p_Result_3238 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1333, i32 2"   --->   Operation 1090 'bitselect' 'p_Result_3238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln828_313 = trunc i16 %p_Val2_1333"   --->   Operation 1091 'trunc' 'trunc_ln828_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.34ns)   --->   "%r_313 = icmp_ne  i2 %trunc_ln828_313, i2 0"   --->   Operation 1092 'icmp' 'r_313' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%p_Result_3239 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1333, i32 12"   --->   Operation 1093 'bitselect' 'p_Result_3239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2228)   --->   "%or_ln374_313 = or i1 %p_Result_2980, i1 %r_313"   --->   Operation 1094 'or' 'or_ln374_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2228)   --->   "%and_ln374_313 = and i1 %or_ln374_313, i1 %p_Result_3238"   --->   Operation 1095 'and' 'and_ln374_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2228)   --->   "%zext_ln377_313 = zext i1 %and_ln374_313"   --->   Operation 1096 'zext' 'zext_ln377_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2228 = add i10 %out_data_V_2227, i10 %zext_ln377_313"   --->   Operation 1097 'add' 'out_data_V_2228' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%p_Result_3240 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2228, i32 9"   --->   Operation 1098 'bitselect' 'p_Result_3240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_432 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1333, i32 14, i32 15"   --->   Operation 1099 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.34ns)   --->   "%Range2_all_ones_123 = icmp_eq  i2 %tmp_432, i2 3"   --->   Operation 1100 'icmp' 'Range2_all_ones_123' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_433 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1333, i32 13, i32 15"   --->   Operation 1101 'partselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.49ns)   --->   "%Range1_all_ones_313 = icmp_eq  i3 %tmp_433, i3 7"   --->   Operation 1102 'icmp' 'Range1_all_ones_313' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1103 [1/1] (0.49ns)   --->   "%Range1_all_zeros_313 = icmp_eq  i3 %tmp_433, i3 0"   --->   Operation 1103 'icmp' 'Range1_all_zeros_313' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%p_Result_3241 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1336, i32 15"   --->   Operation 1104 'bitselect' 'p_Result_3241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2230)   --->   "%out_data_V_2229 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1336, i32 3, i32 12"   --->   Operation 1105 'partselect' 'out_data_V_2229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2230)   --->   "%p_Result_2985 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1336, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1106 'bitselect' 'p_Result_2985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2230)   --->   "%p_Result_3242 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1336, i32 2"   --->   Operation 1107 'bitselect' 'p_Result_3242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln828_314 = trunc i16 %p_Val2_1336"   --->   Operation 1108 'trunc' 'trunc_ln828_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.34ns)   --->   "%r_314 = icmp_ne  i2 %trunc_ln828_314, i2 0"   --->   Operation 1109 'icmp' 'r_314' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%p_Result_3243 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1336, i32 12"   --->   Operation 1110 'bitselect' 'p_Result_3243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2230)   --->   "%or_ln374_314 = or i1 %p_Result_2985, i1 %r_314"   --->   Operation 1111 'or' 'or_ln374_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2230)   --->   "%and_ln374_314 = and i1 %or_ln374_314, i1 %p_Result_3242"   --->   Operation 1112 'and' 'and_ln374_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2230)   --->   "%zext_ln377_314 = zext i1 %and_ln374_314"   --->   Operation 1113 'zext' 'zext_ln377_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2230 = add i10 %out_data_V_2229, i10 %zext_ln377_314"   --->   Operation 1114 'add' 'out_data_V_2230' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%p_Result_3244 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2230, i32 9"   --->   Operation 1115 'bitselect' 'p_Result_3244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_434 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1336, i32 14, i32 15"   --->   Operation 1116 'partselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.34ns)   --->   "%Range2_all_ones_124 = icmp_eq  i2 %tmp_434, i2 3"   --->   Operation 1117 'icmp' 'Range2_all_ones_124' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%tmp_435 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1336, i32 13, i32 15"   --->   Operation 1118 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.49ns)   --->   "%Range1_all_ones_314 = icmp_eq  i3 %tmp_435, i3 7"   --->   Operation 1119 'icmp' 'Range1_all_ones_314' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1120 [1/1] (0.49ns)   --->   "%Range1_all_zeros_314 = icmp_eq  i3 %tmp_435, i3 0"   --->   Operation 1120 'icmp' 'Range1_all_zeros_314' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%p_Result_3245 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1339, i32 15"   --->   Operation 1121 'bitselect' 'p_Result_3245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2232)   --->   "%out_data_V_2231 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1339, i32 3, i32 12"   --->   Operation 1122 'partselect' 'out_data_V_2231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2232)   --->   "%p_Result_2990 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1339, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1123 'bitselect' 'p_Result_2990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2232)   --->   "%p_Result_3246 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1339, i32 2"   --->   Operation 1124 'bitselect' 'p_Result_3246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln828_315 = trunc i16 %p_Val2_1339"   --->   Operation 1125 'trunc' 'trunc_ln828_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.34ns)   --->   "%r_315 = icmp_ne  i2 %trunc_ln828_315, i2 0"   --->   Operation 1126 'icmp' 'r_315' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%p_Result_3247 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1339, i32 12"   --->   Operation 1127 'bitselect' 'p_Result_3247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2232)   --->   "%or_ln374_315 = or i1 %p_Result_2990, i1 %r_315"   --->   Operation 1128 'or' 'or_ln374_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2232)   --->   "%and_ln374_315 = and i1 %or_ln374_315, i1 %p_Result_3246"   --->   Operation 1129 'and' 'and_ln374_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2232)   --->   "%zext_ln377_315 = zext i1 %and_ln374_315"   --->   Operation 1130 'zext' 'zext_ln377_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2232 = add i10 %out_data_V_2231, i10 %zext_ln377_315"   --->   Operation 1131 'add' 'out_data_V_2232' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%p_Result_3248 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2232, i32 9"   --->   Operation 1132 'bitselect' 'p_Result_3248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_436 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1339, i32 14, i32 15"   --->   Operation 1133 'partselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.34ns)   --->   "%Range2_all_ones_125 = icmp_eq  i2 %tmp_436, i2 3"   --->   Operation 1134 'icmp' 'Range2_all_ones_125' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1339, i32 13, i32 15"   --->   Operation 1135 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.49ns)   --->   "%Range1_all_ones_315 = icmp_eq  i3 %tmp_437, i3 7"   --->   Operation 1136 'icmp' 'Range1_all_ones_315' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1137 [1/1] (0.49ns)   --->   "%Range1_all_zeros_315 = icmp_eq  i3 %tmp_437, i3 0"   --->   Operation 1137 'icmp' 'Range1_all_zeros_315' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%p_Result_3249 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1342, i32 15"   --->   Operation 1138 'bitselect' 'p_Result_3249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2234)   --->   "%out_data_V_2233 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_Val2_1342, i32 3, i32 12"   --->   Operation 1139 'partselect' 'out_data_V_2233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2234)   --->   "%p_Result_2995 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1342, i32 3" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:27]   --->   Operation 1140 'bitselect' 'p_Result_2995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2234)   --->   "%p_Result_3250 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1342, i32 2"   --->   Operation 1141 'bitselect' 'p_Result_3250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%trunc_ln828_316 = trunc i16 %p_Val2_1342"   --->   Operation 1142 'trunc' 'trunc_ln828_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.34ns)   --->   "%r_316 = icmp_ne  i2 %trunc_ln828_316, i2 0"   --->   Operation 1143 'icmp' 'r_316' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%p_Result_3251 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1342, i32 12"   --->   Operation 1144 'bitselect' 'p_Result_3251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2234)   --->   "%or_ln374_316 = or i1 %p_Result_2995, i1 %r_316"   --->   Operation 1145 'or' 'or_ln374_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2234)   --->   "%and_ln374_316 = and i1 %or_ln374_316, i1 %p_Result_3250"   --->   Operation 1146 'and' 'and_ln374_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2234)   --->   "%zext_ln377_316 = zext i1 %and_ln374_316"   --->   Operation 1147 'zext' 'zext_ln377_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.72ns) (out node of the LUT)   --->   "%out_data_V_2234 = add i10 %out_data_V_2233, i10 %zext_ln377_316"   --->   Operation 1148 'add' 'out_data_V_2234' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%p_Result_3252 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %out_data_V_2234, i32 9"   --->   Operation 1149 'bitselect' 'p_Result_3252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %p_Val2_1342, i32 14, i32 15"   --->   Operation 1150 'partselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.34ns)   --->   "%Range2_all_ones_126 = icmp_eq  i2 %tmp_438, i2 3"   --->   Operation 1151 'icmp' 'Range2_all_ones_126' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_439 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_Val2_1342, i32 13, i32 15"   --->   Operation 1152 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.49ns)   --->   "%Range1_all_ones_316 = icmp_eq  i3 %tmp_439, i3 7"   --->   Operation 1153 'icmp' 'Range1_all_ones_316' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1154 [1/1] (0.49ns)   --->   "%Range1_all_zeros_316 = icmp_eq  i3 %tmp_439, i3 0"   --->   Operation 1154 'icmp' 'Range1_all_zeros_316' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 1155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %layer9_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1231 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1231 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1241 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1241 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1243 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1243 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1254 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1254 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1272 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1272 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1274 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1274 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1277 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1277 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1280 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1280 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1281 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1281 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1282 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer6_out_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 1282 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1283 [1/1] (0.12ns)   --->   "%xor_ln896 = xor i1 %p_Result_3000, i1 1"   --->   Operation 1283 'xor' 'xor_ln896' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1284 [1/1] (0.12ns)   --->   "%carry_510 = and i1 %p_Result_2999, i1 %xor_ln896"   --->   Operation 1284 'and' 'carry_510' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%deleted_zeros = select i1 %carry_510, i1 %Range1_all_ones, i1 %Range1_all_zeros"   --->   Operation 1285 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 13"   --->   Operation 1286 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%xor_ln890 = xor i1 %tmp, i1 1"   --->   Operation 1287 'xor' 'xor_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%and_ln890 = and i1 %Range2_all_ones, i1 %xor_ln890"   --->   Operation 1288 'and' 'and_ln890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1289 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%deleted_ones = select i1 %carry_510, i1 %and_ln890, i1 %Range1_all_ones"   --->   Operation 1289 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%and_ln891 = and i1 %carry_510, i1 %Range1_all_ones"   --->   Operation 1290 'and' 'and_ln891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln895 = xor i1 %deleted_zeros, i1 1"   --->   Operation 1291 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln895 = or i1 %p_Result_3000, i1 %xor_ln895"   --->   Operation 1292 'or' 'or_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln895_510 = xor i1 %p_Result_2997, i1 1"   --->   Operation 1293 'xor' 'xor_ln895_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1294 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln895, i1 %xor_ln895_510"   --->   Operation 1294 'and' 'overflow' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node or_ln896)   --->   "%xor_ln896_702 = xor i1 %deleted_ones, i1 1"   --->   Operation 1295 'xor' 'xor_ln896_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1296 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896 = or i1 %xor_ln896, i1 %xor_ln896_702"   --->   Operation 1296 'or' 'or_ln896' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%xor_ln896_829 = xor i1 %and_ln891, i1 %or_ln896"   --->   Operation 1297 'xor' 'xor_ln896_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node or_ln346)   --->   "%underflow = and i1 %xor_ln896_829, i1 %p_Result_2997"   --->   Operation 1298 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node out_data_V)   --->   "%select_ln346_573 = select i1 %overflow, i10 511, i10 512"   --->   Operation 1299 'select' 'select_ln346_573' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1300 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346 = or i1 %overflow, i1 %underflow"   --->   Operation 1300 'or' 'or_ln346' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1301 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V = select i1 %or_ln346, i10 %select_ln346_573, i10 %out_data_V_2108"   --->   Operation 1301 'select' 'out_data_V' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1302 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_0, i10 %out_data_V" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1302 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1303 [1/1] (0.12ns)   --->   "%xor_ln896_703 = xor i1 %p_Result_3004, i1 1"   --->   Operation 1303 'xor' 'xor_ln896_703' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1304 [1/1] (0.12ns)   --->   "%carry_512 = and i1 %p_Result_3003, i1 %xor_ln896_703"   --->   Operation 1304 'and' 'carry_512' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node overflow_446)   --->   "%deleted_zeros_254 = select i1 %carry_512, i1 %Range1_all_ones_254, i1 %Range1_all_zeros_254"   --->   Operation 1305 'select' 'deleted_zeros_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_446)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1156, i32 13"   --->   Operation 1306 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1307 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_446)   --->   "%xor_ln890_64 = xor i1 %tmp_772, i1 1"   --->   Operation 1307 'xor' 'xor_ln890_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_446)   --->   "%and_ln890_64 = and i1 %Range2_all_ones_64, i1 %xor_ln890_64"   --->   Operation 1308 'and' 'and_ln890_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_446)   --->   "%deleted_ones_254 = select i1 %carry_512, i1 %and_ln890_64, i1 %Range1_all_ones_254"   --->   Operation 1309 'select' 'deleted_ones_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_446)   --->   "%and_ln891_64 = and i1 %carry_512, i1 %Range1_all_ones_254"   --->   Operation 1310 'and' 'and_ln891_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node overflow_446)   --->   "%xor_ln895_511 = xor i1 %deleted_zeros_254, i1 1"   --->   Operation 1311 'xor' 'xor_ln895_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node overflow_446)   --->   "%or_ln895_446 = or i1 %p_Result_3004, i1 %xor_ln895_511"   --->   Operation 1312 'or' 'or_ln895_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1313 [1/1] (0.00ns) (grouped into LUT with out node overflow_446)   --->   "%xor_ln895_512 = xor i1 %p_Result_3001, i1 1"   --->   Operation 1313 'xor' 'xor_ln895_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1314 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_446 = and i1 %or_ln895_446, i1 %xor_ln895_512"   --->   Operation 1314 'and' 'overflow_446' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_446)   --->   "%xor_ln896_704 = xor i1 %deleted_ones_254, i1 1"   --->   Operation 1315 'xor' 'xor_ln896_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1316 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_446 = or i1 %xor_ln896_703, i1 %xor_ln896_704"   --->   Operation 1316 'or' 'or_ln896_446' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_446)   --->   "%xor_ln896_830 = xor i1 %and_ln891_64, i1 %or_ln896_446"   --->   Operation 1317 'xor' 'xor_ln896_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_446)   --->   "%underflow_446 = and i1 %xor_ln896_830, i1 %p_Result_3001"   --->   Operation 1318 'and' 'underflow_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1920)   --->   "%select_ln346 = select i1 %overflow_446, i10 511, i10 512"   --->   Operation 1319 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1320 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_446 = or i1 %overflow_446, i1 %underflow_446"   --->   Operation 1320 'or' 'or_ln346_446' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1321 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1920 = select i1 %or_ln346_446, i10 %select_ln346, i10 %out_data_V_2110"   --->   Operation 1321 'select' 'out_data_V_1920' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1322 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_1, i10 %out_data_V_1920" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1322 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1323 [1/1] (0.12ns)   --->   "%xor_ln896_705 = xor i1 %p_Result_3008, i1 1"   --->   Operation 1323 'xor' 'xor_ln896_705' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1324 [1/1] (0.12ns)   --->   "%carry_514 = and i1 %p_Result_3007, i1 %xor_ln896_705"   --->   Operation 1324 'and' 'carry_514' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node overflow_447)   --->   "%deleted_zeros_255 = select i1 %carry_514, i1 %Range1_all_ones_255, i1 %Range1_all_zeros_255"   --->   Operation 1325 'select' 'deleted_zeros_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_447)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1159, i32 13"   --->   Operation 1326 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_447)   --->   "%xor_ln890_65 = xor i1 %tmp_778, i1 1"   --->   Operation 1327 'xor' 'xor_ln890_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_447)   --->   "%and_ln890_65 = and i1 %Range2_all_ones_65, i1 %xor_ln890_65"   --->   Operation 1328 'and' 'and_ln890_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_447)   --->   "%deleted_ones_255 = select i1 %carry_514, i1 %and_ln890_65, i1 %Range1_all_ones_255"   --->   Operation 1329 'select' 'deleted_ones_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_447)   --->   "%and_ln891_65 = and i1 %carry_514, i1 %Range1_all_ones_255"   --->   Operation 1330 'and' 'and_ln891_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node overflow_447)   --->   "%xor_ln895_513 = xor i1 %deleted_zeros_255, i1 1"   --->   Operation 1331 'xor' 'xor_ln895_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node overflow_447)   --->   "%or_ln895_447 = or i1 %p_Result_3008, i1 %xor_ln895_513"   --->   Operation 1332 'or' 'or_ln895_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node overflow_447)   --->   "%xor_ln895_514 = xor i1 %p_Result_3005, i1 1"   --->   Operation 1333 'xor' 'xor_ln895_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1334 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_447 = and i1 %or_ln895_447, i1 %xor_ln895_514"   --->   Operation 1334 'and' 'overflow_447' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_447)   --->   "%xor_ln896_706 = xor i1 %deleted_ones_255, i1 1"   --->   Operation 1335 'xor' 'xor_ln896_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1336 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_447 = or i1 %xor_ln896_705, i1 %xor_ln896_706"   --->   Operation 1336 'or' 'or_ln896_447' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_447)   --->   "%xor_ln896_831 = xor i1 %and_ln891_65, i1 %or_ln896_447"   --->   Operation 1337 'xor' 'xor_ln896_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_447)   --->   "%underflow_447 = and i1 %xor_ln896_831, i1 %p_Result_3005"   --->   Operation 1338 'and' 'underflow_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1923)   --->   "%select_ln346_574 = select i1 %overflow_447, i10 511, i10 512"   --->   Operation 1339 'select' 'select_ln346_574' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1340 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_447 = or i1 %overflow_447, i1 %underflow_447"   --->   Operation 1340 'or' 'or_ln346_447' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1341 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1923 = select i1 %or_ln346_447, i10 %select_ln346_574, i10 %out_data_V_2112"   --->   Operation 1341 'select' 'out_data_V_1923' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1342 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_2, i10 %out_data_V_1923" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1342 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1343 [1/1] (0.12ns)   --->   "%xor_ln896_707 = xor i1 %p_Result_3012, i1 1"   --->   Operation 1343 'xor' 'xor_ln896_707' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1344 [1/1] (0.12ns)   --->   "%carry_516 = and i1 %p_Result_3011, i1 %xor_ln896_707"   --->   Operation 1344 'and' 'carry_516' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node overflow_448)   --->   "%deleted_zeros_256 = select i1 %carry_516, i1 %Range1_all_ones_256, i1 %Range1_all_zeros_256"   --->   Operation 1345 'select' 'deleted_zeros_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_448)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1162, i32 13"   --->   Operation 1346 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_448)   --->   "%xor_ln890_66 = xor i1 %tmp_784, i1 1"   --->   Operation 1347 'xor' 'xor_ln890_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_448)   --->   "%and_ln890_66 = and i1 %Range2_all_ones_66, i1 %xor_ln890_66"   --->   Operation 1348 'and' 'and_ln890_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_448)   --->   "%deleted_ones_256 = select i1 %carry_516, i1 %and_ln890_66, i1 %Range1_all_ones_256"   --->   Operation 1349 'select' 'deleted_ones_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_448)   --->   "%and_ln891_66 = and i1 %carry_516, i1 %Range1_all_ones_256"   --->   Operation 1350 'and' 'and_ln891_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node overflow_448)   --->   "%xor_ln895_515 = xor i1 %deleted_zeros_256, i1 1"   --->   Operation 1351 'xor' 'xor_ln895_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1352 [1/1] (0.00ns) (grouped into LUT with out node overflow_448)   --->   "%or_ln895_448 = or i1 %p_Result_3012, i1 %xor_ln895_515"   --->   Operation 1352 'or' 'or_ln895_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node overflow_448)   --->   "%xor_ln895_516 = xor i1 %p_Result_3009, i1 1"   --->   Operation 1353 'xor' 'xor_ln895_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1354 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_448 = and i1 %or_ln895_448, i1 %xor_ln895_516"   --->   Operation 1354 'and' 'overflow_448' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_448)   --->   "%xor_ln896_708 = xor i1 %deleted_ones_256, i1 1"   --->   Operation 1355 'xor' 'xor_ln896_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1356 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_448 = or i1 %xor_ln896_707, i1 %xor_ln896_708"   --->   Operation 1356 'or' 'or_ln896_448' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_448)   --->   "%xor_ln896_832 = xor i1 %and_ln891_66, i1 %or_ln896_448"   --->   Operation 1357 'xor' 'xor_ln896_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_448)   --->   "%underflow_448 = and i1 %xor_ln896_832, i1 %p_Result_3009"   --->   Operation 1358 'and' 'underflow_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1926)   --->   "%select_ln346_575 = select i1 %overflow_448, i10 511, i10 512"   --->   Operation 1359 'select' 'select_ln346_575' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1360 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_448 = or i1 %overflow_448, i1 %underflow_448"   --->   Operation 1360 'or' 'or_ln346_448' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1361 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1926 = select i1 %or_ln346_448, i10 %select_ln346_575, i10 %out_data_V_2114"   --->   Operation 1361 'select' 'out_data_V_1926' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1362 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_3, i10 %out_data_V_1926" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1362 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1363 [1/1] (0.12ns)   --->   "%xor_ln896_709 = xor i1 %p_Result_3016, i1 1"   --->   Operation 1363 'xor' 'xor_ln896_709' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1364 [1/1] (0.12ns)   --->   "%carry_518 = and i1 %p_Result_3015, i1 %xor_ln896_709"   --->   Operation 1364 'and' 'carry_518' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node overflow_449)   --->   "%deleted_zeros_257 = select i1 %carry_518, i1 %Range1_all_ones_257, i1 %Range1_all_zeros_257"   --->   Operation 1365 'select' 'deleted_zeros_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_449)   --->   "%tmp_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1165, i32 13"   --->   Operation 1366 'bitselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_449)   --->   "%xor_ln890_67 = xor i1 %tmp_790, i1 1"   --->   Operation 1367 'xor' 'xor_ln890_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1368 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_449)   --->   "%and_ln890_67 = and i1 %Range2_all_ones_67, i1 %xor_ln890_67"   --->   Operation 1368 'and' 'and_ln890_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_449)   --->   "%deleted_ones_257 = select i1 %carry_518, i1 %and_ln890_67, i1 %Range1_all_ones_257"   --->   Operation 1369 'select' 'deleted_ones_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_449)   --->   "%and_ln891_67 = and i1 %carry_518, i1 %Range1_all_ones_257"   --->   Operation 1370 'and' 'and_ln891_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1371 [1/1] (0.00ns) (grouped into LUT with out node overflow_449)   --->   "%xor_ln895_517 = xor i1 %deleted_zeros_257, i1 1"   --->   Operation 1371 'xor' 'xor_ln895_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node overflow_449)   --->   "%or_ln895_449 = or i1 %p_Result_3016, i1 %xor_ln895_517"   --->   Operation 1372 'or' 'or_ln895_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node overflow_449)   --->   "%xor_ln895_518 = xor i1 %p_Result_3013, i1 1"   --->   Operation 1373 'xor' 'xor_ln895_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1374 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_449 = and i1 %or_ln895_449, i1 %xor_ln895_518"   --->   Operation 1374 'and' 'overflow_449' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_449)   --->   "%xor_ln896_710 = xor i1 %deleted_ones_257, i1 1"   --->   Operation 1375 'xor' 'xor_ln896_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1376 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_449 = or i1 %xor_ln896_709, i1 %xor_ln896_710"   --->   Operation 1376 'or' 'or_ln896_449' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_449)   --->   "%xor_ln896_833 = xor i1 %and_ln891_67, i1 %or_ln896_449"   --->   Operation 1377 'xor' 'xor_ln896_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_449)   --->   "%underflow_449 = and i1 %xor_ln896_833, i1 %p_Result_3013"   --->   Operation 1378 'and' 'underflow_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1929)   --->   "%select_ln346_576 = select i1 %overflow_449, i10 511, i10 512"   --->   Operation 1379 'select' 'select_ln346_576' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1380 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_449 = or i1 %overflow_449, i1 %underflow_449"   --->   Operation 1380 'or' 'or_ln346_449' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1381 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1929 = select i1 %or_ln346_449, i10 %select_ln346_576, i10 %out_data_V_2116"   --->   Operation 1381 'select' 'out_data_V_1929' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1382 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_4, i10 %out_data_V_1929" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1382 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1383 [1/1] (0.12ns)   --->   "%xor_ln896_711 = xor i1 %p_Result_3020, i1 1"   --->   Operation 1383 'xor' 'xor_ln896_711' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1384 [1/1] (0.12ns)   --->   "%carry_520 = and i1 %p_Result_3019, i1 %xor_ln896_711"   --->   Operation 1384 'and' 'carry_520' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node overflow_450)   --->   "%deleted_zeros_258 = select i1 %carry_520, i1 %Range1_all_ones_258, i1 %Range1_all_zeros_258"   --->   Operation 1385 'select' 'deleted_zeros_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_450)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1168, i32 13"   --->   Operation 1386 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_450)   --->   "%xor_ln890_68 = xor i1 %tmp_796, i1 1"   --->   Operation 1387 'xor' 'xor_ln890_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_450)   --->   "%and_ln890_68 = and i1 %Range2_all_ones_68, i1 %xor_ln890_68"   --->   Operation 1388 'and' 'and_ln890_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1389 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_450)   --->   "%deleted_ones_258 = select i1 %carry_520, i1 %and_ln890_68, i1 %Range1_all_ones_258"   --->   Operation 1389 'select' 'deleted_ones_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_450)   --->   "%and_ln891_68 = and i1 %carry_520, i1 %Range1_all_ones_258"   --->   Operation 1390 'and' 'and_ln891_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node overflow_450)   --->   "%xor_ln895_519 = xor i1 %deleted_zeros_258, i1 1"   --->   Operation 1391 'xor' 'xor_ln895_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node overflow_450)   --->   "%or_ln895_450 = or i1 %p_Result_3020, i1 %xor_ln895_519"   --->   Operation 1392 'or' 'or_ln895_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node overflow_450)   --->   "%xor_ln895_520 = xor i1 %p_Result_3017, i1 1"   --->   Operation 1393 'xor' 'xor_ln895_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1394 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_450 = and i1 %or_ln895_450, i1 %xor_ln895_520"   --->   Operation 1394 'and' 'overflow_450' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_450)   --->   "%xor_ln896_712 = xor i1 %deleted_ones_258, i1 1"   --->   Operation 1395 'xor' 'xor_ln896_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1396 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_450 = or i1 %xor_ln896_711, i1 %xor_ln896_712"   --->   Operation 1396 'or' 'or_ln896_450' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_450)   --->   "%xor_ln896_834 = xor i1 %and_ln891_68, i1 %or_ln896_450"   --->   Operation 1397 'xor' 'xor_ln896_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_450)   --->   "%underflow_450 = and i1 %xor_ln896_834, i1 %p_Result_3017"   --->   Operation 1398 'and' 'underflow_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1932)   --->   "%select_ln346_577 = select i1 %overflow_450, i10 511, i10 512"   --->   Operation 1399 'select' 'select_ln346_577' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1400 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_450 = or i1 %overflow_450, i1 %underflow_450"   --->   Operation 1400 'or' 'or_ln346_450' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1401 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1932 = select i1 %or_ln346_450, i10 %select_ln346_577, i10 %out_data_V_2118"   --->   Operation 1401 'select' 'out_data_V_1932' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1402 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_5, i10 %out_data_V_1932" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1402 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1403 [1/1] (0.12ns)   --->   "%xor_ln896_713 = xor i1 %p_Result_3024, i1 1"   --->   Operation 1403 'xor' 'xor_ln896_713' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1404 [1/1] (0.12ns)   --->   "%carry_522 = and i1 %p_Result_3023, i1 %xor_ln896_713"   --->   Operation 1404 'and' 'carry_522' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node overflow_451)   --->   "%deleted_zeros_259 = select i1 %carry_522, i1 %Range1_all_ones_259, i1 %Range1_all_zeros_259"   --->   Operation 1405 'select' 'deleted_zeros_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_451)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1171, i32 13"   --->   Operation 1406 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1407 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_451)   --->   "%xor_ln890_69 = xor i1 %tmp_802, i1 1"   --->   Operation 1407 'xor' 'xor_ln890_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_451)   --->   "%and_ln890_69 = and i1 %Range2_all_ones_69, i1 %xor_ln890_69"   --->   Operation 1408 'and' 'and_ln890_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_451)   --->   "%deleted_ones_259 = select i1 %carry_522, i1 %and_ln890_69, i1 %Range1_all_ones_259"   --->   Operation 1409 'select' 'deleted_ones_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_451)   --->   "%and_ln891_69 = and i1 %carry_522, i1 %Range1_all_ones_259"   --->   Operation 1410 'and' 'and_ln891_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node overflow_451)   --->   "%xor_ln895_521 = xor i1 %deleted_zeros_259, i1 1"   --->   Operation 1411 'xor' 'xor_ln895_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node overflow_451)   --->   "%or_ln895_451 = or i1 %p_Result_3024, i1 %xor_ln895_521"   --->   Operation 1412 'or' 'or_ln895_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node overflow_451)   --->   "%xor_ln895_522 = xor i1 %p_Result_3021, i1 1"   --->   Operation 1413 'xor' 'xor_ln895_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1414 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_451 = and i1 %or_ln895_451, i1 %xor_ln895_522"   --->   Operation 1414 'and' 'overflow_451' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1415 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_451)   --->   "%xor_ln896_714 = xor i1 %deleted_ones_259, i1 1"   --->   Operation 1415 'xor' 'xor_ln896_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1416 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_451 = or i1 %xor_ln896_713, i1 %xor_ln896_714"   --->   Operation 1416 'or' 'or_ln896_451' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_451)   --->   "%xor_ln896_835 = xor i1 %and_ln891_69, i1 %or_ln896_451"   --->   Operation 1417 'xor' 'xor_ln896_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_451)   --->   "%underflow_451 = and i1 %xor_ln896_835, i1 %p_Result_3021"   --->   Operation 1418 'and' 'underflow_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1935)   --->   "%select_ln346_578 = select i1 %overflow_451, i10 511, i10 512"   --->   Operation 1419 'select' 'select_ln346_578' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1420 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_451 = or i1 %overflow_451, i1 %underflow_451"   --->   Operation 1420 'or' 'or_ln346_451' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1421 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1935 = select i1 %or_ln346_451, i10 %select_ln346_578, i10 %out_data_V_2120"   --->   Operation 1421 'select' 'out_data_V_1935' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1422 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_6, i10 %out_data_V_1935" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1422 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1423 [1/1] (0.12ns)   --->   "%xor_ln896_715 = xor i1 %p_Result_3028, i1 1"   --->   Operation 1423 'xor' 'xor_ln896_715' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1424 [1/1] (0.12ns)   --->   "%carry_524 = and i1 %p_Result_3027, i1 %xor_ln896_715"   --->   Operation 1424 'and' 'carry_524' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node overflow_452)   --->   "%deleted_zeros_260 = select i1 %carry_524, i1 %Range1_all_ones_260, i1 %Range1_all_zeros_260"   --->   Operation 1425 'select' 'deleted_zeros_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_452)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1174, i32 13"   --->   Operation 1426 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_452)   --->   "%xor_ln890_70 = xor i1 %tmp_808, i1 1"   --->   Operation 1427 'xor' 'xor_ln890_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_452)   --->   "%and_ln890_70 = and i1 %Range2_all_ones_70, i1 %xor_ln890_70"   --->   Operation 1428 'and' 'and_ln890_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_452)   --->   "%deleted_ones_260 = select i1 %carry_524, i1 %and_ln890_70, i1 %Range1_all_ones_260"   --->   Operation 1429 'select' 'deleted_ones_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_452)   --->   "%and_ln891_70 = and i1 %carry_524, i1 %Range1_all_ones_260"   --->   Operation 1430 'and' 'and_ln891_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node overflow_452)   --->   "%xor_ln895_523 = xor i1 %deleted_zeros_260, i1 1"   --->   Operation 1431 'xor' 'xor_ln895_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node overflow_452)   --->   "%or_ln895_452 = or i1 %p_Result_3028, i1 %xor_ln895_523"   --->   Operation 1432 'or' 'or_ln895_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node overflow_452)   --->   "%xor_ln895_524 = xor i1 %p_Result_3025, i1 1"   --->   Operation 1433 'xor' 'xor_ln895_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1434 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_452 = and i1 %or_ln895_452, i1 %xor_ln895_524"   --->   Operation 1434 'and' 'overflow_452' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_452)   --->   "%xor_ln896_716 = xor i1 %deleted_ones_260, i1 1"   --->   Operation 1435 'xor' 'xor_ln896_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1436 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_452 = or i1 %xor_ln896_715, i1 %xor_ln896_716"   --->   Operation 1436 'or' 'or_ln896_452' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_452)   --->   "%xor_ln896_836 = xor i1 %and_ln891_70, i1 %or_ln896_452"   --->   Operation 1437 'xor' 'xor_ln896_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_452)   --->   "%underflow_452 = and i1 %xor_ln896_836, i1 %p_Result_3025"   --->   Operation 1438 'and' 'underflow_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1938)   --->   "%select_ln346_579 = select i1 %overflow_452, i10 511, i10 512"   --->   Operation 1439 'select' 'select_ln346_579' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1440 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_452 = or i1 %overflow_452, i1 %underflow_452"   --->   Operation 1440 'or' 'or_ln346_452' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1441 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1938 = select i1 %or_ln346_452, i10 %select_ln346_579, i10 %out_data_V_2122"   --->   Operation 1441 'select' 'out_data_V_1938' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1442 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_7, i10 %out_data_V_1938" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1442 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1443 [1/1] (0.12ns)   --->   "%xor_ln896_717 = xor i1 %p_Result_3032, i1 1"   --->   Operation 1443 'xor' 'xor_ln896_717' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1444 [1/1] (0.12ns)   --->   "%carry_526 = and i1 %p_Result_3031, i1 %xor_ln896_717"   --->   Operation 1444 'and' 'carry_526' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node overflow_453)   --->   "%deleted_zeros_261 = select i1 %carry_526, i1 %Range1_all_ones_261, i1 %Range1_all_zeros_261"   --->   Operation 1445 'select' 'deleted_zeros_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_453)   --->   "%tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1177, i32 13"   --->   Operation 1446 'bitselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_453)   --->   "%xor_ln890_71 = xor i1 %tmp_814, i1 1"   --->   Operation 1447 'xor' 'xor_ln890_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_453)   --->   "%and_ln890_71 = and i1 %Range2_all_ones_71, i1 %xor_ln890_71"   --->   Operation 1448 'and' 'and_ln890_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_453)   --->   "%deleted_ones_261 = select i1 %carry_526, i1 %and_ln890_71, i1 %Range1_all_ones_261"   --->   Operation 1449 'select' 'deleted_ones_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_453)   --->   "%and_ln891_71 = and i1 %carry_526, i1 %Range1_all_ones_261"   --->   Operation 1450 'and' 'and_ln891_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node overflow_453)   --->   "%xor_ln895_525 = xor i1 %deleted_zeros_261, i1 1"   --->   Operation 1451 'xor' 'xor_ln895_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node overflow_453)   --->   "%or_ln895_453 = or i1 %p_Result_3032, i1 %xor_ln895_525"   --->   Operation 1452 'or' 'or_ln895_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node overflow_453)   --->   "%xor_ln895_526 = xor i1 %p_Result_3029, i1 1"   --->   Operation 1453 'xor' 'xor_ln895_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1454 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_453 = and i1 %or_ln895_453, i1 %xor_ln895_526"   --->   Operation 1454 'and' 'overflow_453' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_453)   --->   "%xor_ln896_718 = xor i1 %deleted_ones_261, i1 1"   --->   Operation 1455 'xor' 'xor_ln896_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1456 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_453 = or i1 %xor_ln896_717, i1 %xor_ln896_718"   --->   Operation 1456 'or' 'or_ln896_453' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1457 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_453)   --->   "%xor_ln896_837 = xor i1 %and_ln891_71, i1 %or_ln896_453"   --->   Operation 1457 'xor' 'xor_ln896_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_453)   --->   "%underflow_453 = and i1 %xor_ln896_837, i1 %p_Result_3029"   --->   Operation 1458 'and' 'underflow_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1941)   --->   "%select_ln346_580 = select i1 %overflow_453, i10 511, i10 512"   --->   Operation 1459 'select' 'select_ln346_580' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1460 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_453 = or i1 %overflow_453, i1 %underflow_453"   --->   Operation 1460 'or' 'or_ln346_453' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1461 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1941 = select i1 %or_ln346_453, i10 %select_ln346_580, i10 %out_data_V_2124"   --->   Operation 1461 'select' 'out_data_V_1941' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1462 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_8, i10 %out_data_V_1941" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1462 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1463 [1/1] (0.12ns)   --->   "%xor_ln896_719 = xor i1 %p_Result_3036, i1 1"   --->   Operation 1463 'xor' 'xor_ln896_719' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1464 [1/1] (0.12ns)   --->   "%carry_528 = and i1 %p_Result_3035, i1 %xor_ln896_719"   --->   Operation 1464 'and' 'carry_528' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node overflow_454)   --->   "%deleted_zeros_262 = select i1 %carry_528, i1 %Range1_all_ones_262, i1 %Range1_all_zeros_262"   --->   Operation 1465 'select' 'deleted_zeros_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_454)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1180, i32 13"   --->   Operation 1466 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_454)   --->   "%xor_ln890_72 = xor i1 %tmp_820, i1 1"   --->   Operation 1467 'xor' 'xor_ln890_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_454)   --->   "%and_ln890_72 = and i1 %Range2_all_ones_72, i1 %xor_ln890_72"   --->   Operation 1468 'and' 'and_ln890_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_454)   --->   "%deleted_ones_262 = select i1 %carry_528, i1 %and_ln890_72, i1 %Range1_all_ones_262"   --->   Operation 1469 'select' 'deleted_ones_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1470 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_454)   --->   "%and_ln891_72 = and i1 %carry_528, i1 %Range1_all_ones_262"   --->   Operation 1470 'and' 'and_ln891_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1471 [1/1] (0.00ns) (grouped into LUT with out node overflow_454)   --->   "%xor_ln895_527 = xor i1 %deleted_zeros_262, i1 1"   --->   Operation 1471 'xor' 'xor_ln895_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node overflow_454)   --->   "%or_ln895_454 = or i1 %p_Result_3036, i1 %xor_ln895_527"   --->   Operation 1472 'or' 'or_ln895_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node overflow_454)   --->   "%xor_ln895_528 = xor i1 %p_Result_3033, i1 1"   --->   Operation 1473 'xor' 'xor_ln895_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1474 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_454 = and i1 %or_ln895_454, i1 %xor_ln895_528"   --->   Operation 1474 'and' 'overflow_454' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_454)   --->   "%xor_ln896_720 = xor i1 %deleted_ones_262, i1 1"   --->   Operation 1475 'xor' 'xor_ln896_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1476 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_454 = or i1 %xor_ln896_719, i1 %xor_ln896_720"   --->   Operation 1476 'or' 'or_ln896_454' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_454)   --->   "%xor_ln896_838 = xor i1 %and_ln891_72, i1 %or_ln896_454"   --->   Operation 1477 'xor' 'xor_ln896_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_454)   --->   "%underflow_454 = and i1 %xor_ln896_838, i1 %p_Result_3033"   --->   Operation 1478 'and' 'underflow_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1944)   --->   "%select_ln346_581 = select i1 %overflow_454, i10 511, i10 512"   --->   Operation 1479 'select' 'select_ln346_581' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1480 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_454 = or i1 %overflow_454, i1 %underflow_454"   --->   Operation 1480 'or' 'or_ln346_454' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1481 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1944 = select i1 %or_ln346_454, i10 %select_ln346_581, i10 %out_data_V_2126"   --->   Operation 1481 'select' 'out_data_V_1944' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1482 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_9, i10 %out_data_V_1944" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1482 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1483 [1/1] (0.12ns)   --->   "%xor_ln896_721 = xor i1 %p_Result_3040, i1 1"   --->   Operation 1483 'xor' 'xor_ln896_721' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1484 [1/1] (0.12ns)   --->   "%carry_530 = and i1 %p_Result_3039, i1 %xor_ln896_721"   --->   Operation 1484 'and' 'carry_530' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node overflow_455)   --->   "%deleted_zeros_263 = select i1 %carry_530, i1 %Range1_all_ones_263, i1 %Range1_all_zeros_263"   --->   Operation 1485 'select' 'deleted_zeros_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_455)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1183, i32 13"   --->   Operation 1486 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_455)   --->   "%xor_ln890_73 = xor i1 %tmp_826, i1 1"   --->   Operation 1487 'xor' 'xor_ln890_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_455)   --->   "%and_ln890_73 = and i1 %Range2_all_ones_73, i1 %xor_ln890_73"   --->   Operation 1488 'and' 'and_ln890_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_455)   --->   "%deleted_ones_263 = select i1 %carry_530, i1 %and_ln890_73, i1 %Range1_all_ones_263"   --->   Operation 1489 'select' 'deleted_ones_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_455)   --->   "%and_ln891_73 = and i1 %carry_530, i1 %Range1_all_ones_263"   --->   Operation 1490 'and' 'and_ln891_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node overflow_455)   --->   "%xor_ln895_529 = xor i1 %deleted_zeros_263, i1 1"   --->   Operation 1491 'xor' 'xor_ln895_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node overflow_455)   --->   "%or_ln895_455 = or i1 %p_Result_3040, i1 %xor_ln895_529"   --->   Operation 1492 'or' 'or_ln895_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node overflow_455)   --->   "%xor_ln895_530 = xor i1 %p_Result_3037, i1 1"   --->   Operation 1493 'xor' 'xor_ln895_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1494 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_455 = and i1 %or_ln895_455, i1 %xor_ln895_530"   --->   Operation 1494 'and' 'overflow_455' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_455)   --->   "%xor_ln896_722 = xor i1 %deleted_ones_263, i1 1"   --->   Operation 1495 'xor' 'xor_ln896_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1496 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_455 = or i1 %xor_ln896_721, i1 %xor_ln896_722"   --->   Operation 1496 'or' 'or_ln896_455' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_455)   --->   "%xor_ln896_839 = xor i1 %and_ln891_73, i1 %or_ln896_455"   --->   Operation 1497 'xor' 'xor_ln896_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_455)   --->   "%underflow_455 = and i1 %xor_ln896_839, i1 %p_Result_3037"   --->   Operation 1498 'and' 'underflow_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1947)   --->   "%select_ln346_582 = select i1 %overflow_455, i10 511, i10 512"   --->   Operation 1499 'select' 'select_ln346_582' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_455 = or i1 %overflow_455, i1 %underflow_455"   --->   Operation 1500 'or' 'or_ln346_455' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1501 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1947 = select i1 %or_ln346_455, i10 %select_ln346_582, i10 %out_data_V_2128"   --->   Operation 1501 'select' 'out_data_V_1947' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1502 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_10, i10 %out_data_V_1947" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1502 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1503 [1/1] (0.12ns)   --->   "%xor_ln896_723 = xor i1 %p_Result_3044, i1 1"   --->   Operation 1503 'xor' 'xor_ln896_723' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1504 [1/1] (0.12ns)   --->   "%carry_532 = and i1 %p_Result_3043, i1 %xor_ln896_723"   --->   Operation 1504 'and' 'carry_532' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node overflow_456)   --->   "%deleted_zeros_264 = select i1 %carry_532, i1 %Range1_all_ones_264, i1 %Range1_all_zeros_264"   --->   Operation 1505 'select' 'deleted_zeros_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_456)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1186, i32 13"   --->   Operation 1506 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_456)   --->   "%xor_ln890_74 = xor i1 %tmp_832, i1 1"   --->   Operation 1507 'xor' 'xor_ln890_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_456)   --->   "%and_ln890_74 = and i1 %Range2_all_ones_74, i1 %xor_ln890_74"   --->   Operation 1508 'and' 'and_ln890_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_456)   --->   "%deleted_ones_264 = select i1 %carry_532, i1 %and_ln890_74, i1 %Range1_all_ones_264"   --->   Operation 1509 'select' 'deleted_ones_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_456)   --->   "%and_ln891_74 = and i1 %carry_532, i1 %Range1_all_ones_264"   --->   Operation 1510 'and' 'and_ln891_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node overflow_456)   --->   "%xor_ln895_531 = xor i1 %deleted_zeros_264, i1 1"   --->   Operation 1511 'xor' 'xor_ln895_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node overflow_456)   --->   "%or_ln895_456 = or i1 %p_Result_3044, i1 %xor_ln895_531"   --->   Operation 1512 'or' 'or_ln895_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node overflow_456)   --->   "%xor_ln895_532 = xor i1 %p_Result_3041, i1 1"   --->   Operation 1513 'xor' 'xor_ln895_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1514 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_456 = and i1 %or_ln895_456, i1 %xor_ln895_532"   --->   Operation 1514 'and' 'overflow_456' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_456)   --->   "%xor_ln896_724 = xor i1 %deleted_ones_264, i1 1"   --->   Operation 1515 'xor' 'xor_ln896_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1516 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_456 = or i1 %xor_ln896_723, i1 %xor_ln896_724"   --->   Operation 1516 'or' 'or_ln896_456' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_456)   --->   "%xor_ln896_840 = xor i1 %and_ln891_74, i1 %or_ln896_456"   --->   Operation 1517 'xor' 'xor_ln896_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_456)   --->   "%underflow_456 = and i1 %xor_ln896_840, i1 %p_Result_3041"   --->   Operation 1518 'and' 'underflow_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1950)   --->   "%select_ln346_583 = select i1 %overflow_456, i10 511, i10 512"   --->   Operation 1519 'select' 'select_ln346_583' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1520 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_456 = or i1 %overflow_456, i1 %underflow_456"   --->   Operation 1520 'or' 'or_ln346_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1521 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1950 = select i1 %or_ln346_456, i10 %select_ln346_583, i10 %out_data_V_2130"   --->   Operation 1521 'select' 'out_data_V_1950' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1522 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_11, i10 %out_data_V_1950" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1522 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1523 [1/1] (0.12ns)   --->   "%xor_ln896_725 = xor i1 %p_Result_3048, i1 1"   --->   Operation 1523 'xor' 'xor_ln896_725' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1524 [1/1] (0.12ns)   --->   "%carry_534 = and i1 %p_Result_3047, i1 %xor_ln896_725"   --->   Operation 1524 'and' 'carry_534' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node overflow_457)   --->   "%deleted_zeros_265 = select i1 %carry_534, i1 %Range1_all_ones_265, i1 %Range1_all_zeros_265"   --->   Operation 1525 'select' 'deleted_zeros_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_457)   --->   "%tmp_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1189, i32 13"   --->   Operation 1526 'bitselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_457)   --->   "%xor_ln890_75 = xor i1 %tmp_838, i1 1"   --->   Operation 1527 'xor' 'xor_ln890_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_457)   --->   "%and_ln890_75 = and i1 %Range2_all_ones_75, i1 %xor_ln890_75"   --->   Operation 1528 'and' 'and_ln890_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_457)   --->   "%deleted_ones_265 = select i1 %carry_534, i1 %and_ln890_75, i1 %Range1_all_ones_265"   --->   Operation 1529 'select' 'deleted_ones_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_457)   --->   "%and_ln891_75 = and i1 %carry_534, i1 %Range1_all_ones_265"   --->   Operation 1530 'and' 'and_ln891_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node overflow_457)   --->   "%xor_ln895_533 = xor i1 %deleted_zeros_265, i1 1"   --->   Operation 1531 'xor' 'xor_ln895_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node overflow_457)   --->   "%or_ln895_457 = or i1 %p_Result_3048, i1 %xor_ln895_533"   --->   Operation 1532 'or' 'or_ln895_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node overflow_457)   --->   "%xor_ln895_534 = xor i1 %p_Result_3045, i1 1"   --->   Operation 1533 'xor' 'xor_ln895_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1534 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_457 = and i1 %or_ln895_457, i1 %xor_ln895_534"   --->   Operation 1534 'and' 'overflow_457' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_457)   --->   "%xor_ln896_726 = xor i1 %deleted_ones_265, i1 1"   --->   Operation 1535 'xor' 'xor_ln896_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1536 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_457 = or i1 %xor_ln896_725, i1 %xor_ln896_726"   --->   Operation 1536 'or' 'or_ln896_457' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_457)   --->   "%xor_ln896_841 = xor i1 %and_ln891_75, i1 %or_ln896_457"   --->   Operation 1537 'xor' 'xor_ln896_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_457)   --->   "%underflow_457 = and i1 %xor_ln896_841, i1 %p_Result_3045"   --->   Operation 1538 'and' 'underflow_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1539 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1953)   --->   "%select_ln346_584 = select i1 %overflow_457, i10 511, i10 512"   --->   Operation 1539 'select' 'select_ln346_584' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1540 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_457 = or i1 %overflow_457, i1 %underflow_457"   --->   Operation 1540 'or' 'or_ln346_457' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1541 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1953 = select i1 %or_ln346_457, i10 %select_ln346_584, i10 %out_data_V_2132"   --->   Operation 1541 'select' 'out_data_V_1953' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1542 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_12, i10 %out_data_V_1953" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1542 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1543 [1/1] (0.12ns)   --->   "%xor_ln896_727 = xor i1 %p_Result_3052, i1 1"   --->   Operation 1543 'xor' 'xor_ln896_727' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1544 [1/1] (0.12ns)   --->   "%carry_536 = and i1 %p_Result_3051, i1 %xor_ln896_727"   --->   Operation 1544 'and' 'carry_536' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node overflow_458)   --->   "%deleted_zeros_266 = select i1 %carry_536, i1 %Range1_all_ones_266, i1 %Range1_all_zeros_266"   --->   Operation 1545 'select' 'deleted_zeros_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_458)   --->   "%tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1192, i32 13"   --->   Operation 1546 'bitselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_458)   --->   "%xor_ln890_76 = xor i1 %tmp_844, i1 1"   --->   Operation 1547 'xor' 'xor_ln890_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_458)   --->   "%and_ln890_76 = and i1 %Range2_all_ones_76, i1 %xor_ln890_76"   --->   Operation 1548 'and' 'and_ln890_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_458)   --->   "%deleted_ones_266 = select i1 %carry_536, i1 %and_ln890_76, i1 %Range1_all_ones_266"   --->   Operation 1549 'select' 'deleted_ones_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_458)   --->   "%and_ln891_76 = and i1 %carry_536, i1 %Range1_all_ones_266"   --->   Operation 1550 'and' 'and_ln891_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node overflow_458)   --->   "%xor_ln895_535 = xor i1 %deleted_zeros_266, i1 1"   --->   Operation 1551 'xor' 'xor_ln895_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node overflow_458)   --->   "%or_ln895_458 = or i1 %p_Result_3052, i1 %xor_ln895_535"   --->   Operation 1552 'or' 'or_ln895_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1553 [1/1] (0.00ns) (grouped into LUT with out node overflow_458)   --->   "%xor_ln895_536 = xor i1 %p_Result_3049, i1 1"   --->   Operation 1553 'xor' 'xor_ln895_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1554 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_458 = and i1 %or_ln895_458, i1 %xor_ln895_536"   --->   Operation 1554 'and' 'overflow_458' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_458)   --->   "%xor_ln896_728 = xor i1 %deleted_ones_266, i1 1"   --->   Operation 1555 'xor' 'xor_ln896_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1556 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_458 = or i1 %xor_ln896_727, i1 %xor_ln896_728"   --->   Operation 1556 'or' 'or_ln896_458' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_458)   --->   "%xor_ln896_842 = xor i1 %and_ln891_76, i1 %or_ln896_458"   --->   Operation 1557 'xor' 'xor_ln896_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_458)   --->   "%underflow_458 = and i1 %xor_ln896_842, i1 %p_Result_3049"   --->   Operation 1558 'and' 'underflow_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1956)   --->   "%select_ln346_585 = select i1 %overflow_458, i10 511, i10 512"   --->   Operation 1559 'select' 'select_ln346_585' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1560 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_458 = or i1 %overflow_458, i1 %underflow_458"   --->   Operation 1560 'or' 'or_ln346_458' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1561 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1956 = select i1 %or_ln346_458, i10 %select_ln346_585, i10 %out_data_V_2134"   --->   Operation 1561 'select' 'out_data_V_1956' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1562 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_13, i10 %out_data_V_1956" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1562 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1563 [1/1] (0.12ns)   --->   "%xor_ln896_729 = xor i1 %p_Result_3056, i1 1"   --->   Operation 1563 'xor' 'xor_ln896_729' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1564 [1/1] (0.12ns)   --->   "%carry_538 = and i1 %p_Result_3055, i1 %xor_ln896_729"   --->   Operation 1564 'and' 'carry_538' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node overflow_459)   --->   "%deleted_zeros_267 = select i1 %carry_538, i1 %Range1_all_ones_267, i1 %Range1_all_zeros_267"   --->   Operation 1565 'select' 'deleted_zeros_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_459)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1195, i32 13"   --->   Operation 1566 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_459)   --->   "%xor_ln890_77 = xor i1 %tmp_850, i1 1"   --->   Operation 1567 'xor' 'xor_ln890_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1568 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_459)   --->   "%and_ln890_77 = and i1 %Range2_all_ones_77, i1 %xor_ln890_77"   --->   Operation 1568 'and' 'and_ln890_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_459)   --->   "%deleted_ones_267 = select i1 %carry_538, i1 %and_ln890_77, i1 %Range1_all_ones_267"   --->   Operation 1569 'select' 'deleted_ones_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_459)   --->   "%and_ln891_77 = and i1 %carry_538, i1 %Range1_all_ones_267"   --->   Operation 1570 'and' 'and_ln891_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node overflow_459)   --->   "%xor_ln895_537 = xor i1 %deleted_zeros_267, i1 1"   --->   Operation 1571 'xor' 'xor_ln895_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node overflow_459)   --->   "%or_ln895_459 = or i1 %p_Result_3056, i1 %xor_ln895_537"   --->   Operation 1572 'or' 'or_ln895_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node overflow_459)   --->   "%xor_ln895_538 = xor i1 %p_Result_3053, i1 1"   --->   Operation 1573 'xor' 'xor_ln895_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1574 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_459 = and i1 %or_ln895_459, i1 %xor_ln895_538"   --->   Operation 1574 'and' 'overflow_459' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_459)   --->   "%xor_ln896_730 = xor i1 %deleted_ones_267, i1 1"   --->   Operation 1575 'xor' 'xor_ln896_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1576 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_459 = or i1 %xor_ln896_729, i1 %xor_ln896_730"   --->   Operation 1576 'or' 'or_ln896_459' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1577 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_459)   --->   "%xor_ln896_843 = xor i1 %and_ln891_77, i1 %or_ln896_459"   --->   Operation 1577 'xor' 'xor_ln896_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_459)   --->   "%underflow_459 = and i1 %xor_ln896_843, i1 %p_Result_3053"   --->   Operation 1578 'and' 'underflow_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1959)   --->   "%select_ln346_586 = select i1 %overflow_459, i10 511, i10 512"   --->   Operation 1579 'select' 'select_ln346_586' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1580 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_459 = or i1 %overflow_459, i1 %underflow_459"   --->   Operation 1580 'or' 'or_ln346_459' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1581 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1959 = select i1 %or_ln346_459, i10 %select_ln346_586, i10 %out_data_V_2136"   --->   Operation 1581 'select' 'out_data_V_1959' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1582 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_14, i10 %out_data_V_1959" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1582 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1583 [1/1] (0.12ns)   --->   "%xor_ln896_731 = xor i1 %p_Result_3060, i1 1"   --->   Operation 1583 'xor' 'xor_ln896_731' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1584 [1/1] (0.12ns)   --->   "%carry_540 = and i1 %p_Result_3059, i1 %xor_ln896_731"   --->   Operation 1584 'and' 'carry_540' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node overflow_460)   --->   "%deleted_zeros_268 = select i1 %carry_540, i1 %Range1_all_ones_268, i1 %Range1_all_zeros_268"   --->   Operation 1585 'select' 'deleted_zeros_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_460)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1198, i32 13"   --->   Operation 1586 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_460)   --->   "%xor_ln890_78 = xor i1 %tmp_856, i1 1"   --->   Operation 1587 'xor' 'xor_ln890_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_460)   --->   "%and_ln890_78 = and i1 %Range2_all_ones_78, i1 %xor_ln890_78"   --->   Operation 1588 'and' 'and_ln890_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1589 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_460)   --->   "%deleted_ones_268 = select i1 %carry_540, i1 %and_ln890_78, i1 %Range1_all_ones_268"   --->   Operation 1589 'select' 'deleted_ones_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_460)   --->   "%and_ln891_78 = and i1 %carry_540, i1 %Range1_all_ones_268"   --->   Operation 1590 'and' 'and_ln891_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node overflow_460)   --->   "%xor_ln895_539 = xor i1 %deleted_zeros_268, i1 1"   --->   Operation 1591 'xor' 'xor_ln895_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node overflow_460)   --->   "%or_ln895_460 = or i1 %p_Result_3060, i1 %xor_ln895_539"   --->   Operation 1592 'or' 'or_ln895_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1593 [1/1] (0.00ns) (grouped into LUT with out node overflow_460)   --->   "%xor_ln895_540 = xor i1 %p_Result_3057, i1 1"   --->   Operation 1593 'xor' 'xor_ln895_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1594 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_460 = and i1 %or_ln895_460, i1 %xor_ln895_540"   --->   Operation 1594 'and' 'overflow_460' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1595 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_460)   --->   "%xor_ln896_732 = xor i1 %deleted_ones_268, i1 1"   --->   Operation 1595 'xor' 'xor_ln896_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1596 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_460 = or i1 %xor_ln896_731, i1 %xor_ln896_732"   --->   Operation 1596 'or' 'or_ln896_460' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_460)   --->   "%xor_ln896_844 = xor i1 %and_ln891_78, i1 %or_ln896_460"   --->   Operation 1597 'xor' 'xor_ln896_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_460)   --->   "%underflow_460 = and i1 %xor_ln896_844, i1 %p_Result_3057"   --->   Operation 1598 'and' 'underflow_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1962)   --->   "%select_ln346_587 = select i1 %overflow_460, i10 511, i10 512"   --->   Operation 1599 'select' 'select_ln346_587' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1600 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_460 = or i1 %overflow_460, i1 %underflow_460"   --->   Operation 1600 'or' 'or_ln346_460' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1601 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1962 = select i1 %or_ln346_460, i10 %select_ln346_587, i10 %out_data_V_2138"   --->   Operation 1601 'select' 'out_data_V_1962' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1602 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_15, i10 %out_data_V_1962" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1602 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1603 [1/1] (0.12ns)   --->   "%xor_ln896_733 = xor i1 %p_Result_3064, i1 1"   --->   Operation 1603 'xor' 'xor_ln896_733' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1604 [1/1] (0.12ns)   --->   "%carry_542 = and i1 %p_Result_3063, i1 %xor_ln896_733"   --->   Operation 1604 'and' 'carry_542' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node overflow_461)   --->   "%deleted_zeros_269 = select i1 %carry_542, i1 %Range1_all_ones_269, i1 %Range1_all_zeros_269"   --->   Operation 1605 'select' 'deleted_zeros_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_461)   --->   "%tmp_862 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1201, i32 13"   --->   Operation 1606 'bitselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_461)   --->   "%xor_ln890_79 = xor i1 %tmp_862, i1 1"   --->   Operation 1607 'xor' 'xor_ln890_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_461)   --->   "%and_ln890_79 = and i1 %Range2_all_ones_79, i1 %xor_ln890_79"   --->   Operation 1608 'and' 'and_ln890_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_461)   --->   "%deleted_ones_269 = select i1 %carry_542, i1 %and_ln890_79, i1 %Range1_all_ones_269"   --->   Operation 1609 'select' 'deleted_ones_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_461)   --->   "%and_ln891_79 = and i1 %carry_542, i1 %Range1_all_ones_269"   --->   Operation 1610 'and' 'and_ln891_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node overflow_461)   --->   "%xor_ln895_541 = xor i1 %deleted_zeros_269, i1 1"   --->   Operation 1611 'xor' 'xor_ln895_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node overflow_461)   --->   "%or_ln895_461 = or i1 %p_Result_3064, i1 %xor_ln895_541"   --->   Operation 1612 'or' 'or_ln895_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node overflow_461)   --->   "%xor_ln895_542 = xor i1 %p_Result_3061, i1 1"   --->   Operation 1613 'xor' 'xor_ln895_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1614 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_461 = and i1 %or_ln895_461, i1 %xor_ln895_542"   --->   Operation 1614 'and' 'overflow_461' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_461)   --->   "%xor_ln896_734 = xor i1 %deleted_ones_269, i1 1"   --->   Operation 1615 'xor' 'xor_ln896_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1616 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_461 = or i1 %xor_ln896_733, i1 %xor_ln896_734"   --->   Operation 1616 'or' 'or_ln896_461' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_461)   --->   "%xor_ln896_845 = xor i1 %and_ln891_79, i1 %or_ln896_461"   --->   Operation 1617 'xor' 'xor_ln896_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_461)   --->   "%underflow_461 = and i1 %xor_ln896_845, i1 %p_Result_3061"   --->   Operation 1618 'and' 'underflow_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1965)   --->   "%select_ln346_588 = select i1 %overflow_461, i10 511, i10 512"   --->   Operation 1619 'select' 'select_ln346_588' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1620 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_461 = or i1 %overflow_461, i1 %underflow_461"   --->   Operation 1620 'or' 'or_ln346_461' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1621 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1965 = select i1 %or_ln346_461, i10 %select_ln346_588, i10 %out_data_V_2140"   --->   Operation 1621 'select' 'out_data_V_1965' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1622 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_16, i10 %out_data_V_1965" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1622 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1623 [1/1] (0.12ns)   --->   "%xor_ln896_735 = xor i1 %p_Result_3068, i1 1"   --->   Operation 1623 'xor' 'xor_ln896_735' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1624 [1/1] (0.12ns)   --->   "%carry_544 = and i1 %p_Result_3067, i1 %xor_ln896_735"   --->   Operation 1624 'and' 'carry_544' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node overflow_462)   --->   "%deleted_zeros_270 = select i1 %carry_544, i1 %Range1_all_ones_270, i1 %Range1_all_zeros_270"   --->   Operation 1625 'select' 'deleted_zeros_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_462)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1204, i32 13"   --->   Operation 1626 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_462)   --->   "%xor_ln890_80 = xor i1 %tmp_868, i1 1"   --->   Operation 1627 'xor' 'xor_ln890_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_462)   --->   "%and_ln890_80 = and i1 %Range2_all_ones_80, i1 %xor_ln890_80"   --->   Operation 1628 'and' 'and_ln890_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_462)   --->   "%deleted_ones_270 = select i1 %carry_544, i1 %and_ln890_80, i1 %Range1_all_ones_270"   --->   Operation 1629 'select' 'deleted_ones_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_462)   --->   "%and_ln891_80 = and i1 %carry_544, i1 %Range1_all_ones_270"   --->   Operation 1630 'and' 'and_ln891_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node overflow_462)   --->   "%xor_ln895_543 = xor i1 %deleted_zeros_270, i1 1"   --->   Operation 1631 'xor' 'xor_ln895_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node overflow_462)   --->   "%or_ln895_462 = or i1 %p_Result_3068, i1 %xor_ln895_543"   --->   Operation 1632 'or' 'or_ln895_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node overflow_462)   --->   "%xor_ln895_544 = xor i1 %p_Result_3065, i1 1"   --->   Operation 1633 'xor' 'xor_ln895_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1634 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_462 = and i1 %or_ln895_462, i1 %xor_ln895_544"   --->   Operation 1634 'and' 'overflow_462' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_462)   --->   "%xor_ln896_736 = xor i1 %deleted_ones_270, i1 1"   --->   Operation 1635 'xor' 'xor_ln896_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1636 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_462 = or i1 %xor_ln896_735, i1 %xor_ln896_736"   --->   Operation 1636 'or' 'or_ln896_462' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_462)   --->   "%xor_ln896_846 = xor i1 %and_ln891_80, i1 %or_ln896_462"   --->   Operation 1637 'xor' 'xor_ln896_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_462)   --->   "%underflow_462 = and i1 %xor_ln896_846, i1 %p_Result_3065"   --->   Operation 1638 'and' 'underflow_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1639 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1968)   --->   "%select_ln346_589 = select i1 %overflow_462, i10 511, i10 512"   --->   Operation 1639 'select' 'select_ln346_589' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1640 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_462 = or i1 %overflow_462, i1 %underflow_462"   --->   Operation 1640 'or' 'or_ln346_462' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1641 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1968 = select i1 %or_ln346_462, i10 %select_ln346_589, i10 %out_data_V_2142"   --->   Operation 1641 'select' 'out_data_V_1968' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1642 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_17, i10 %out_data_V_1968" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1642 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1643 [1/1] (0.12ns)   --->   "%xor_ln896_737 = xor i1 %p_Result_3072, i1 1"   --->   Operation 1643 'xor' 'xor_ln896_737' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1644 [1/1] (0.12ns)   --->   "%carry_546 = and i1 %p_Result_3071, i1 %xor_ln896_737"   --->   Operation 1644 'and' 'carry_546' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node overflow_463)   --->   "%deleted_zeros_271 = select i1 %carry_546, i1 %Range1_all_ones_271, i1 %Range1_all_zeros_271"   --->   Operation 1645 'select' 'deleted_zeros_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1646 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_463)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1207, i32 13"   --->   Operation 1646 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_463)   --->   "%xor_ln890_81 = xor i1 %tmp_874, i1 1"   --->   Operation 1647 'xor' 'xor_ln890_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_463)   --->   "%and_ln890_81 = and i1 %Range2_all_ones_81, i1 %xor_ln890_81"   --->   Operation 1648 'and' 'and_ln890_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_463)   --->   "%deleted_ones_271 = select i1 %carry_546, i1 %and_ln890_81, i1 %Range1_all_ones_271"   --->   Operation 1649 'select' 'deleted_ones_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_463)   --->   "%and_ln891_81 = and i1 %carry_546, i1 %Range1_all_ones_271"   --->   Operation 1650 'and' 'and_ln891_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node overflow_463)   --->   "%xor_ln895_545 = xor i1 %deleted_zeros_271, i1 1"   --->   Operation 1651 'xor' 'xor_ln895_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1652 [1/1] (0.00ns) (grouped into LUT with out node overflow_463)   --->   "%or_ln895_463 = or i1 %p_Result_3072, i1 %xor_ln895_545"   --->   Operation 1652 'or' 'or_ln895_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1653 [1/1] (0.00ns) (grouped into LUT with out node overflow_463)   --->   "%xor_ln895_546 = xor i1 %p_Result_3069, i1 1"   --->   Operation 1653 'xor' 'xor_ln895_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1654 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_463 = and i1 %or_ln895_463, i1 %xor_ln895_546"   --->   Operation 1654 'and' 'overflow_463' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_463)   --->   "%xor_ln896_738 = xor i1 %deleted_ones_271, i1 1"   --->   Operation 1655 'xor' 'xor_ln896_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1656 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_463 = or i1 %xor_ln896_737, i1 %xor_ln896_738"   --->   Operation 1656 'or' 'or_ln896_463' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_463)   --->   "%xor_ln896_847 = xor i1 %and_ln891_81, i1 %or_ln896_463"   --->   Operation 1657 'xor' 'xor_ln896_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_463)   --->   "%underflow_463 = and i1 %xor_ln896_847, i1 %p_Result_3069"   --->   Operation 1658 'and' 'underflow_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1971)   --->   "%select_ln346_590 = select i1 %overflow_463, i10 511, i10 512"   --->   Operation 1659 'select' 'select_ln346_590' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1660 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_463 = or i1 %overflow_463, i1 %underflow_463"   --->   Operation 1660 'or' 'or_ln346_463' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1661 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1971 = select i1 %or_ln346_463, i10 %select_ln346_590, i10 %out_data_V_2144"   --->   Operation 1661 'select' 'out_data_V_1971' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1662 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_18, i10 %out_data_V_1971" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1662 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1663 [1/1] (0.12ns)   --->   "%xor_ln896_739 = xor i1 %p_Result_3076, i1 1"   --->   Operation 1663 'xor' 'xor_ln896_739' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1664 [1/1] (0.12ns)   --->   "%carry_548 = and i1 %p_Result_3075, i1 %xor_ln896_739"   --->   Operation 1664 'and' 'carry_548' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node overflow_464)   --->   "%deleted_zeros_272 = select i1 %carry_548, i1 %Range1_all_ones_272, i1 %Range1_all_zeros_272"   --->   Operation 1665 'select' 'deleted_zeros_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_464)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1210, i32 13"   --->   Operation 1666 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_464)   --->   "%xor_ln890_82 = xor i1 %tmp_880, i1 1"   --->   Operation 1667 'xor' 'xor_ln890_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_464)   --->   "%and_ln890_82 = and i1 %Range2_all_ones_82, i1 %xor_ln890_82"   --->   Operation 1668 'and' 'and_ln890_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_464)   --->   "%deleted_ones_272 = select i1 %carry_548, i1 %and_ln890_82, i1 %Range1_all_ones_272"   --->   Operation 1669 'select' 'deleted_ones_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_464)   --->   "%and_ln891_82 = and i1 %carry_548, i1 %Range1_all_ones_272"   --->   Operation 1670 'and' 'and_ln891_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node overflow_464)   --->   "%xor_ln895_547 = xor i1 %deleted_zeros_272, i1 1"   --->   Operation 1671 'xor' 'xor_ln895_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1672 [1/1] (0.00ns) (grouped into LUT with out node overflow_464)   --->   "%or_ln895_464 = or i1 %p_Result_3076, i1 %xor_ln895_547"   --->   Operation 1672 'or' 'or_ln895_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1673 [1/1] (0.00ns) (grouped into LUT with out node overflow_464)   --->   "%xor_ln895_548 = xor i1 %p_Result_3073, i1 1"   --->   Operation 1673 'xor' 'xor_ln895_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1674 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_464 = and i1 %or_ln895_464, i1 %xor_ln895_548"   --->   Operation 1674 'and' 'overflow_464' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_464)   --->   "%xor_ln896_740 = xor i1 %deleted_ones_272, i1 1"   --->   Operation 1675 'xor' 'xor_ln896_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1676 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_464 = or i1 %xor_ln896_739, i1 %xor_ln896_740"   --->   Operation 1676 'or' 'or_ln896_464' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_464)   --->   "%xor_ln896_848 = xor i1 %and_ln891_82, i1 %or_ln896_464"   --->   Operation 1677 'xor' 'xor_ln896_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_464)   --->   "%underflow_464 = and i1 %xor_ln896_848, i1 %p_Result_3073"   --->   Operation 1678 'and' 'underflow_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1974)   --->   "%select_ln346_591 = select i1 %overflow_464, i10 511, i10 512"   --->   Operation 1679 'select' 'select_ln346_591' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1680 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_464 = or i1 %overflow_464, i1 %underflow_464"   --->   Operation 1680 'or' 'or_ln346_464' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1681 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1974 = select i1 %or_ln346_464, i10 %select_ln346_591, i10 %out_data_V_2146"   --->   Operation 1681 'select' 'out_data_V_1974' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1682 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_19, i10 %out_data_V_1974" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1682 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1683 [1/1] (0.12ns)   --->   "%xor_ln896_741 = xor i1 %p_Result_3080, i1 1"   --->   Operation 1683 'xor' 'xor_ln896_741' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1684 [1/1] (0.12ns)   --->   "%carry_550 = and i1 %p_Result_3079, i1 %xor_ln896_741"   --->   Operation 1684 'and' 'carry_550' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node overflow_465)   --->   "%deleted_zeros_273 = select i1 %carry_550, i1 %Range1_all_ones_273, i1 %Range1_all_zeros_273"   --->   Operation 1685 'select' 'deleted_zeros_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_465)   --->   "%tmp_886 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1213, i32 13"   --->   Operation 1686 'bitselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_465)   --->   "%xor_ln890_83 = xor i1 %tmp_886, i1 1"   --->   Operation 1687 'xor' 'xor_ln890_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_465)   --->   "%and_ln890_83 = and i1 %Range2_all_ones_83, i1 %xor_ln890_83"   --->   Operation 1688 'and' 'and_ln890_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_465)   --->   "%deleted_ones_273 = select i1 %carry_550, i1 %and_ln890_83, i1 %Range1_all_ones_273"   --->   Operation 1689 'select' 'deleted_ones_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_465)   --->   "%and_ln891_83 = and i1 %carry_550, i1 %Range1_all_ones_273"   --->   Operation 1690 'and' 'and_ln891_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node overflow_465)   --->   "%xor_ln895_549 = xor i1 %deleted_zeros_273, i1 1"   --->   Operation 1691 'xor' 'xor_ln895_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node overflow_465)   --->   "%or_ln895_465 = or i1 %p_Result_3080, i1 %xor_ln895_549"   --->   Operation 1692 'or' 'or_ln895_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1693 [1/1] (0.00ns) (grouped into LUT with out node overflow_465)   --->   "%xor_ln895_550 = xor i1 %p_Result_3077, i1 1"   --->   Operation 1693 'xor' 'xor_ln895_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1694 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_465 = and i1 %or_ln895_465, i1 %xor_ln895_550"   --->   Operation 1694 'and' 'overflow_465' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1695 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_465)   --->   "%xor_ln896_742 = xor i1 %deleted_ones_273, i1 1"   --->   Operation 1695 'xor' 'xor_ln896_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1696 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_465 = or i1 %xor_ln896_741, i1 %xor_ln896_742"   --->   Operation 1696 'or' 'or_ln896_465' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_465)   --->   "%xor_ln896_849 = xor i1 %and_ln891_83, i1 %or_ln896_465"   --->   Operation 1697 'xor' 'xor_ln896_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_465)   --->   "%underflow_465 = and i1 %xor_ln896_849, i1 %p_Result_3077"   --->   Operation 1698 'and' 'underflow_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1977)   --->   "%select_ln346_592 = select i1 %overflow_465, i10 511, i10 512"   --->   Operation 1699 'select' 'select_ln346_592' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1700 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_465 = or i1 %overflow_465, i1 %underflow_465"   --->   Operation 1700 'or' 'or_ln346_465' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1701 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1977 = select i1 %or_ln346_465, i10 %select_ln346_592, i10 %out_data_V_2148"   --->   Operation 1701 'select' 'out_data_V_1977' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1702 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_20, i10 %out_data_V_1977" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1702 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1703 [1/1] (0.12ns)   --->   "%xor_ln896_743 = xor i1 %p_Result_3084, i1 1"   --->   Operation 1703 'xor' 'xor_ln896_743' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1704 [1/1] (0.12ns)   --->   "%carry_552 = and i1 %p_Result_3083, i1 %xor_ln896_743"   --->   Operation 1704 'and' 'carry_552' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node overflow_466)   --->   "%deleted_zeros_274 = select i1 %carry_552, i1 %Range1_all_ones_274, i1 %Range1_all_zeros_274"   --->   Operation 1705 'select' 'deleted_zeros_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1706 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_466)   --->   "%tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1216, i32 13"   --->   Operation 1706 'bitselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1707 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_466)   --->   "%xor_ln890_84 = xor i1 %tmp_892, i1 1"   --->   Operation 1707 'xor' 'xor_ln890_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_466)   --->   "%and_ln890_84 = and i1 %Range2_all_ones_84, i1 %xor_ln890_84"   --->   Operation 1708 'and' 'and_ln890_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_466)   --->   "%deleted_ones_274 = select i1 %carry_552, i1 %and_ln890_84, i1 %Range1_all_ones_274"   --->   Operation 1709 'select' 'deleted_ones_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_466)   --->   "%and_ln891_84 = and i1 %carry_552, i1 %Range1_all_ones_274"   --->   Operation 1710 'and' 'and_ln891_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node overflow_466)   --->   "%xor_ln895_551 = xor i1 %deleted_zeros_274, i1 1"   --->   Operation 1711 'xor' 'xor_ln895_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1712 [1/1] (0.00ns) (grouped into LUT with out node overflow_466)   --->   "%or_ln895_466 = or i1 %p_Result_3084, i1 %xor_ln895_551"   --->   Operation 1712 'or' 'or_ln895_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1713 [1/1] (0.00ns) (grouped into LUT with out node overflow_466)   --->   "%xor_ln895_552 = xor i1 %p_Result_3081, i1 1"   --->   Operation 1713 'xor' 'xor_ln895_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1714 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_466 = and i1 %or_ln895_466, i1 %xor_ln895_552"   --->   Operation 1714 'and' 'overflow_466' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_466)   --->   "%xor_ln896_744 = xor i1 %deleted_ones_274, i1 1"   --->   Operation 1715 'xor' 'xor_ln896_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1716 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_466 = or i1 %xor_ln896_743, i1 %xor_ln896_744"   --->   Operation 1716 'or' 'or_ln896_466' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_466)   --->   "%xor_ln896_850 = xor i1 %and_ln891_84, i1 %or_ln896_466"   --->   Operation 1717 'xor' 'xor_ln896_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_466)   --->   "%underflow_466 = and i1 %xor_ln896_850, i1 %p_Result_3081"   --->   Operation 1718 'and' 'underflow_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1980)   --->   "%select_ln346_593 = select i1 %overflow_466, i10 511, i10 512"   --->   Operation 1719 'select' 'select_ln346_593' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1720 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_466 = or i1 %overflow_466, i1 %underflow_466"   --->   Operation 1720 'or' 'or_ln346_466' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1721 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1980 = select i1 %or_ln346_466, i10 %select_ln346_593, i10 %out_data_V_2150"   --->   Operation 1721 'select' 'out_data_V_1980' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1722 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_21, i10 %out_data_V_1980" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1722 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1723 [1/1] (0.12ns)   --->   "%xor_ln896_745 = xor i1 %p_Result_3088, i1 1"   --->   Operation 1723 'xor' 'xor_ln896_745' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1724 [1/1] (0.12ns)   --->   "%carry_554 = and i1 %p_Result_3087, i1 %xor_ln896_745"   --->   Operation 1724 'and' 'carry_554' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node overflow_467)   --->   "%deleted_zeros_275 = select i1 %carry_554, i1 %Range1_all_ones_275, i1 %Range1_all_zeros_275"   --->   Operation 1725 'select' 'deleted_zeros_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_467)   --->   "%tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1219, i32 13"   --->   Operation 1726 'bitselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_467)   --->   "%xor_ln890_85 = xor i1 %tmp_898, i1 1"   --->   Operation 1727 'xor' 'xor_ln890_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_467)   --->   "%and_ln890_85 = and i1 %Range2_all_ones_85, i1 %xor_ln890_85"   --->   Operation 1728 'and' 'and_ln890_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_467)   --->   "%deleted_ones_275 = select i1 %carry_554, i1 %and_ln890_85, i1 %Range1_all_ones_275"   --->   Operation 1729 'select' 'deleted_ones_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_467)   --->   "%and_ln891_85 = and i1 %carry_554, i1 %Range1_all_ones_275"   --->   Operation 1730 'and' 'and_ln891_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node overflow_467)   --->   "%xor_ln895_553 = xor i1 %deleted_zeros_275, i1 1"   --->   Operation 1731 'xor' 'xor_ln895_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node overflow_467)   --->   "%or_ln895_467 = or i1 %p_Result_3088, i1 %xor_ln895_553"   --->   Operation 1732 'or' 'or_ln895_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node overflow_467)   --->   "%xor_ln895_554 = xor i1 %p_Result_3085, i1 1"   --->   Operation 1733 'xor' 'xor_ln895_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1734 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_467 = and i1 %or_ln895_467, i1 %xor_ln895_554"   --->   Operation 1734 'and' 'overflow_467' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_467)   --->   "%xor_ln896_746 = xor i1 %deleted_ones_275, i1 1"   --->   Operation 1735 'xor' 'xor_ln896_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1736 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_467 = or i1 %xor_ln896_745, i1 %xor_ln896_746"   --->   Operation 1736 'or' 'or_ln896_467' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_467)   --->   "%xor_ln896_851 = xor i1 %and_ln891_85, i1 %or_ln896_467"   --->   Operation 1737 'xor' 'xor_ln896_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_467)   --->   "%underflow_467 = and i1 %xor_ln896_851, i1 %p_Result_3085"   --->   Operation 1738 'and' 'underflow_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1739 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1983)   --->   "%select_ln346_594 = select i1 %overflow_467, i10 511, i10 512"   --->   Operation 1739 'select' 'select_ln346_594' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1740 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_467 = or i1 %overflow_467, i1 %underflow_467"   --->   Operation 1740 'or' 'or_ln346_467' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1741 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1983 = select i1 %or_ln346_467, i10 %select_ln346_594, i10 %out_data_V_2152"   --->   Operation 1741 'select' 'out_data_V_1983' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1742 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_22, i10 %out_data_V_1983" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1742 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1743 [1/1] (0.12ns)   --->   "%xor_ln896_747 = xor i1 %p_Result_3092, i1 1"   --->   Operation 1743 'xor' 'xor_ln896_747' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1744 [1/1] (0.12ns)   --->   "%carry_556 = and i1 %p_Result_3091, i1 %xor_ln896_747"   --->   Operation 1744 'and' 'carry_556' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node overflow_468)   --->   "%deleted_zeros_276 = select i1 %carry_556, i1 %Range1_all_ones_276, i1 %Range1_all_zeros_276"   --->   Operation 1745 'select' 'deleted_zeros_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1746 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_468)   --->   "%tmp_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1222, i32 13"   --->   Operation 1746 'bitselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_468)   --->   "%xor_ln890_86 = xor i1 %tmp_904, i1 1"   --->   Operation 1747 'xor' 'xor_ln890_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_468)   --->   "%and_ln890_86 = and i1 %Range2_all_ones_86, i1 %xor_ln890_86"   --->   Operation 1748 'and' 'and_ln890_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_468)   --->   "%deleted_ones_276 = select i1 %carry_556, i1 %and_ln890_86, i1 %Range1_all_ones_276"   --->   Operation 1749 'select' 'deleted_ones_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_468)   --->   "%and_ln891_86 = and i1 %carry_556, i1 %Range1_all_ones_276"   --->   Operation 1750 'and' 'and_ln891_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node overflow_468)   --->   "%xor_ln895_555 = xor i1 %deleted_zeros_276, i1 1"   --->   Operation 1751 'xor' 'xor_ln895_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node overflow_468)   --->   "%or_ln895_468 = or i1 %p_Result_3092, i1 %xor_ln895_555"   --->   Operation 1752 'or' 'or_ln895_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1753 [1/1] (0.00ns) (grouped into LUT with out node overflow_468)   --->   "%xor_ln895_556 = xor i1 %p_Result_3089, i1 1"   --->   Operation 1753 'xor' 'xor_ln895_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1754 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_468 = and i1 %or_ln895_468, i1 %xor_ln895_556"   --->   Operation 1754 'and' 'overflow_468' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_468)   --->   "%xor_ln896_748 = xor i1 %deleted_ones_276, i1 1"   --->   Operation 1755 'xor' 'xor_ln896_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1756 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_468 = or i1 %xor_ln896_747, i1 %xor_ln896_748"   --->   Operation 1756 'or' 'or_ln896_468' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1757 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_468)   --->   "%xor_ln896_852 = xor i1 %and_ln891_86, i1 %or_ln896_468"   --->   Operation 1757 'xor' 'xor_ln896_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_468)   --->   "%underflow_468 = and i1 %xor_ln896_852, i1 %p_Result_3089"   --->   Operation 1758 'and' 'underflow_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1986)   --->   "%select_ln346_595 = select i1 %overflow_468, i10 511, i10 512"   --->   Operation 1759 'select' 'select_ln346_595' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1760 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_468 = or i1 %overflow_468, i1 %underflow_468"   --->   Operation 1760 'or' 'or_ln346_468' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1761 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1986 = select i1 %or_ln346_468, i10 %select_ln346_595, i10 %out_data_V_2154"   --->   Operation 1761 'select' 'out_data_V_1986' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1762 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_23, i10 %out_data_V_1986" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1762 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1763 [1/1] (0.12ns)   --->   "%xor_ln896_749 = xor i1 %p_Result_3096, i1 1"   --->   Operation 1763 'xor' 'xor_ln896_749' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1764 [1/1] (0.12ns)   --->   "%carry_558 = and i1 %p_Result_3095, i1 %xor_ln896_749"   --->   Operation 1764 'and' 'carry_558' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1765 [1/1] (0.00ns) (grouped into LUT with out node overflow_469)   --->   "%deleted_zeros_277 = select i1 %carry_558, i1 %Range1_all_ones_277, i1 %Range1_all_zeros_277"   --->   Operation 1765 'select' 'deleted_zeros_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1766 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_469)   --->   "%tmp_910 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1225, i32 13"   --->   Operation 1766 'bitselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1767 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_469)   --->   "%xor_ln890_87 = xor i1 %tmp_910, i1 1"   --->   Operation 1767 'xor' 'xor_ln890_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_469)   --->   "%and_ln890_87 = and i1 %Range2_all_ones_87, i1 %xor_ln890_87"   --->   Operation 1768 'and' 'and_ln890_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1769 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_469)   --->   "%deleted_ones_277 = select i1 %carry_558, i1 %and_ln890_87, i1 %Range1_all_ones_277"   --->   Operation 1769 'select' 'deleted_ones_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1770 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_469)   --->   "%and_ln891_87 = and i1 %carry_558, i1 %Range1_all_ones_277"   --->   Operation 1770 'and' 'and_ln891_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1771 [1/1] (0.00ns) (grouped into LUT with out node overflow_469)   --->   "%xor_ln895_557 = xor i1 %deleted_zeros_277, i1 1"   --->   Operation 1771 'xor' 'xor_ln895_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node overflow_469)   --->   "%or_ln895_469 = or i1 %p_Result_3096, i1 %xor_ln895_557"   --->   Operation 1772 'or' 'or_ln895_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1773 [1/1] (0.00ns) (grouped into LUT with out node overflow_469)   --->   "%xor_ln895_558 = xor i1 %p_Result_3093, i1 1"   --->   Operation 1773 'xor' 'xor_ln895_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1774 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_469 = and i1 %or_ln895_469, i1 %xor_ln895_558"   --->   Operation 1774 'and' 'overflow_469' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_469)   --->   "%xor_ln896_750 = xor i1 %deleted_ones_277, i1 1"   --->   Operation 1775 'xor' 'xor_ln896_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1776 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_469 = or i1 %xor_ln896_749, i1 %xor_ln896_750"   --->   Operation 1776 'or' 'or_ln896_469' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_469)   --->   "%xor_ln896_853 = xor i1 %and_ln891_87, i1 %or_ln896_469"   --->   Operation 1777 'xor' 'xor_ln896_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_469)   --->   "%underflow_469 = and i1 %xor_ln896_853, i1 %p_Result_3093"   --->   Operation 1778 'and' 'underflow_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1989)   --->   "%select_ln346_596 = select i1 %overflow_469, i10 511, i10 512"   --->   Operation 1779 'select' 'select_ln346_596' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1780 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_469 = or i1 %overflow_469, i1 %underflow_469"   --->   Operation 1780 'or' 'or_ln346_469' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1781 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1989 = select i1 %or_ln346_469, i10 %select_ln346_596, i10 %out_data_V_2156"   --->   Operation 1781 'select' 'out_data_V_1989' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1782 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_24, i10 %out_data_V_1989" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1782 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1783 [1/1] (0.12ns)   --->   "%xor_ln896_751 = xor i1 %p_Result_3100, i1 1"   --->   Operation 1783 'xor' 'xor_ln896_751' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1784 [1/1] (0.12ns)   --->   "%carry_560 = and i1 %p_Result_3099, i1 %xor_ln896_751"   --->   Operation 1784 'and' 'carry_560' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node overflow_470)   --->   "%deleted_zeros_278 = select i1 %carry_560, i1 %Range1_all_ones_278, i1 %Range1_all_zeros_278"   --->   Operation 1785 'select' 'deleted_zeros_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_470)   --->   "%tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1228, i32 13"   --->   Operation 1786 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_470)   --->   "%xor_ln890_88 = xor i1 %tmp_916, i1 1"   --->   Operation 1787 'xor' 'xor_ln890_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_470)   --->   "%and_ln890_88 = and i1 %Range2_all_ones_88, i1 %xor_ln890_88"   --->   Operation 1788 'and' 'and_ln890_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_470)   --->   "%deleted_ones_278 = select i1 %carry_560, i1 %and_ln890_88, i1 %Range1_all_ones_278"   --->   Operation 1789 'select' 'deleted_ones_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_470)   --->   "%and_ln891_88 = and i1 %carry_560, i1 %Range1_all_ones_278"   --->   Operation 1790 'and' 'and_ln891_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node overflow_470)   --->   "%xor_ln895_559 = xor i1 %deleted_zeros_278, i1 1"   --->   Operation 1791 'xor' 'xor_ln895_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node overflow_470)   --->   "%or_ln895_470 = or i1 %p_Result_3100, i1 %xor_ln895_559"   --->   Operation 1792 'or' 'or_ln895_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node overflow_470)   --->   "%xor_ln895_560 = xor i1 %p_Result_3097, i1 1"   --->   Operation 1793 'xor' 'xor_ln895_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1794 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_470 = and i1 %or_ln895_470, i1 %xor_ln895_560"   --->   Operation 1794 'and' 'overflow_470' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_470)   --->   "%xor_ln896_752 = xor i1 %deleted_ones_278, i1 1"   --->   Operation 1795 'xor' 'xor_ln896_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1796 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_470 = or i1 %xor_ln896_751, i1 %xor_ln896_752"   --->   Operation 1796 'or' 'or_ln896_470' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_470)   --->   "%xor_ln896_854 = xor i1 %and_ln891_88, i1 %or_ln896_470"   --->   Operation 1797 'xor' 'xor_ln896_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_470)   --->   "%underflow_470 = and i1 %xor_ln896_854, i1 %p_Result_3097"   --->   Operation 1798 'and' 'underflow_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1992)   --->   "%select_ln346_597 = select i1 %overflow_470, i10 511, i10 512"   --->   Operation 1799 'select' 'select_ln346_597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1800 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_470 = or i1 %overflow_470, i1 %underflow_470"   --->   Operation 1800 'or' 'or_ln346_470' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1801 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1992 = select i1 %or_ln346_470, i10 %select_ln346_597, i10 %out_data_V_2158"   --->   Operation 1801 'select' 'out_data_V_1992' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1802 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_25, i10 %out_data_V_1992" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1802 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1803 [1/1] (0.12ns)   --->   "%xor_ln896_753 = xor i1 %p_Result_3104, i1 1"   --->   Operation 1803 'xor' 'xor_ln896_753' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1804 [1/1] (0.12ns)   --->   "%carry_562 = and i1 %p_Result_3103, i1 %xor_ln896_753"   --->   Operation 1804 'and' 'carry_562' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node overflow_471)   --->   "%deleted_zeros_279 = select i1 %carry_562, i1 %Range1_all_ones_279, i1 %Range1_all_zeros_279"   --->   Operation 1805 'select' 'deleted_zeros_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_471)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1231, i32 13"   --->   Operation 1806 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_471)   --->   "%xor_ln890_89 = xor i1 %tmp_922, i1 1"   --->   Operation 1807 'xor' 'xor_ln890_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_471)   --->   "%and_ln890_89 = and i1 %Range2_all_ones_89, i1 %xor_ln890_89"   --->   Operation 1808 'and' 'and_ln890_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_471)   --->   "%deleted_ones_279 = select i1 %carry_562, i1 %and_ln890_89, i1 %Range1_all_ones_279"   --->   Operation 1809 'select' 'deleted_ones_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_471)   --->   "%and_ln891_89 = and i1 %carry_562, i1 %Range1_all_ones_279"   --->   Operation 1810 'and' 'and_ln891_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node overflow_471)   --->   "%xor_ln895_561 = xor i1 %deleted_zeros_279, i1 1"   --->   Operation 1811 'xor' 'xor_ln895_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node overflow_471)   --->   "%or_ln895_471 = or i1 %p_Result_3104, i1 %xor_ln895_561"   --->   Operation 1812 'or' 'or_ln895_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node overflow_471)   --->   "%xor_ln895_562 = xor i1 %p_Result_3101, i1 1"   --->   Operation 1813 'xor' 'xor_ln895_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1814 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_471 = and i1 %or_ln895_471, i1 %xor_ln895_562"   --->   Operation 1814 'and' 'overflow_471' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1815 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_471)   --->   "%xor_ln896_754 = xor i1 %deleted_ones_279, i1 1"   --->   Operation 1815 'xor' 'xor_ln896_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1816 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_471 = or i1 %xor_ln896_753, i1 %xor_ln896_754"   --->   Operation 1816 'or' 'or_ln896_471' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1817 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_471)   --->   "%xor_ln896_855 = xor i1 %and_ln891_89, i1 %or_ln896_471"   --->   Operation 1817 'xor' 'xor_ln896_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1818 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_471)   --->   "%underflow_471 = and i1 %xor_ln896_855, i1 %p_Result_3101"   --->   Operation 1818 'and' 'underflow_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1995)   --->   "%select_ln346_598 = select i1 %overflow_471, i10 511, i10 512"   --->   Operation 1819 'select' 'select_ln346_598' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1820 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_471 = or i1 %overflow_471, i1 %underflow_471"   --->   Operation 1820 'or' 'or_ln346_471' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1821 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1995 = select i1 %or_ln346_471, i10 %select_ln346_598, i10 %out_data_V_2160"   --->   Operation 1821 'select' 'out_data_V_1995' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1822 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_26, i10 %out_data_V_1995" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1822 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1823 [1/1] (0.12ns)   --->   "%xor_ln896_755 = xor i1 %p_Result_3108, i1 1"   --->   Operation 1823 'xor' 'xor_ln896_755' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1824 [1/1] (0.12ns)   --->   "%carry_564 = and i1 %p_Result_3107, i1 %xor_ln896_755"   --->   Operation 1824 'and' 'carry_564' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node overflow_472)   --->   "%deleted_zeros_280 = select i1 %carry_564, i1 %Range1_all_ones_280, i1 %Range1_all_zeros_280"   --->   Operation 1825 'select' 'deleted_zeros_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_472)   --->   "%tmp_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1234, i32 13"   --->   Operation 1826 'bitselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_472)   --->   "%xor_ln890_90 = xor i1 %tmp_928, i1 1"   --->   Operation 1827 'xor' 'xor_ln890_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_472)   --->   "%and_ln890_90 = and i1 %Range2_all_ones_90, i1 %xor_ln890_90"   --->   Operation 1828 'and' 'and_ln890_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_472)   --->   "%deleted_ones_280 = select i1 %carry_564, i1 %and_ln890_90, i1 %Range1_all_ones_280"   --->   Operation 1829 'select' 'deleted_ones_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_472)   --->   "%and_ln891_90 = and i1 %carry_564, i1 %Range1_all_ones_280"   --->   Operation 1830 'and' 'and_ln891_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node overflow_472)   --->   "%xor_ln895_563 = xor i1 %deleted_zeros_280, i1 1"   --->   Operation 1831 'xor' 'xor_ln895_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node overflow_472)   --->   "%or_ln895_472 = or i1 %p_Result_3108, i1 %xor_ln895_563"   --->   Operation 1832 'or' 'or_ln895_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node overflow_472)   --->   "%xor_ln895_564 = xor i1 %p_Result_3105, i1 1"   --->   Operation 1833 'xor' 'xor_ln895_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1834 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_472 = and i1 %or_ln895_472, i1 %xor_ln895_564"   --->   Operation 1834 'and' 'overflow_472' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_472)   --->   "%xor_ln896_756 = xor i1 %deleted_ones_280, i1 1"   --->   Operation 1835 'xor' 'xor_ln896_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1836 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_472 = or i1 %xor_ln896_755, i1 %xor_ln896_756"   --->   Operation 1836 'or' 'or_ln896_472' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_472)   --->   "%xor_ln896_856 = xor i1 %and_ln891_90, i1 %or_ln896_472"   --->   Operation 1837 'xor' 'xor_ln896_856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_472)   --->   "%underflow_472 = and i1 %xor_ln896_856, i1 %p_Result_3105"   --->   Operation 1838 'and' 'underflow_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_1998)   --->   "%select_ln346_599 = select i1 %overflow_472, i10 511, i10 512"   --->   Operation 1839 'select' 'select_ln346_599' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1840 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_472 = or i1 %overflow_472, i1 %underflow_472"   --->   Operation 1840 'or' 'or_ln346_472' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1841 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_1998 = select i1 %or_ln346_472, i10 %select_ln346_599, i10 %out_data_V_2162"   --->   Operation 1841 'select' 'out_data_V_1998' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1842 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_27, i10 %out_data_V_1998" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1842 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1843 [1/1] (0.12ns)   --->   "%xor_ln896_757 = xor i1 %p_Result_3112, i1 1"   --->   Operation 1843 'xor' 'xor_ln896_757' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1844 [1/1] (0.12ns)   --->   "%carry_566 = and i1 %p_Result_3111, i1 %xor_ln896_757"   --->   Operation 1844 'and' 'carry_566' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node overflow_473)   --->   "%deleted_zeros_281 = select i1 %carry_566, i1 %Range1_all_ones_281, i1 %Range1_all_zeros_281"   --->   Operation 1845 'select' 'deleted_zeros_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1846 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_473)   --->   "%tmp_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1237, i32 13"   --->   Operation 1846 'bitselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_473)   --->   "%xor_ln890_91 = xor i1 %tmp_934, i1 1"   --->   Operation 1847 'xor' 'xor_ln890_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_473)   --->   "%and_ln890_91 = and i1 %Range2_all_ones_91, i1 %xor_ln890_91"   --->   Operation 1848 'and' 'and_ln890_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_473)   --->   "%deleted_ones_281 = select i1 %carry_566, i1 %and_ln890_91, i1 %Range1_all_ones_281"   --->   Operation 1849 'select' 'deleted_ones_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_473)   --->   "%and_ln891_91 = and i1 %carry_566, i1 %Range1_all_ones_281"   --->   Operation 1850 'and' 'and_ln891_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node overflow_473)   --->   "%xor_ln895_565 = xor i1 %deleted_zeros_281, i1 1"   --->   Operation 1851 'xor' 'xor_ln895_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1852 [1/1] (0.00ns) (grouped into LUT with out node overflow_473)   --->   "%or_ln895_473 = or i1 %p_Result_3112, i1 %xor_ln895_565"   --->   Operation 1852 'or' 'or_ln895_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node overflow_473)   --->   "%xor_ln895_566 = xor i1 %p_Result_3109, i1 1"   --->   Operation 1853 'xor' 'xor_ln895_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1854 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_473 = and i1 %or_ln895_473, i1 %xor_ln895_566"   --->   Operation 1854 'and' 'overflow_473' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_473)   --->   "%xor_ln896_758 = xor i1 %deleted_ones_281, i1 1"   --->   Operation 1855 'xor' 'xor_ln896_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1856 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_473 = or i1 %xor_ln896_757, i1 %xor_ln896_758"   --->   Operation 1856 'or' 'or_ln896_473' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1857 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_473)   --->   "%xor_ln896_857 = xor i1 %and_ln891_91, i1 %or_ln896_473"   --->   Operation 1857 'xor' 'xor_ln896_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_473)   --->   "%underflow_473 = and i1 %xor_ln896_857, i1 %p_Result_3109"   --->   Operation 1858 'and' 'underflow_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2001)   --->   "%select_ln346_600 = select i1 %overflow_473, i10 511, i10 512"   --->   Operation 1859 'select' 'select_ln346_600' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1860 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_473 = or i1 %overflow_473, i1 %underflow_473"   --->   Operation 1860 'or' 'or_ln346_473' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1861 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2001 = select i1 %or_ln346_473, i10 %select_ln346_600, i10 %out_data_V_2164"   --->   Operation 1861 'select' 'out_data_V_2001' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1862 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_28, i10 %out_data_V_2001" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1862 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1863 [1/1] (0.12ns)   --->   "%xor_ln896_759 = xor i1 %p_Result_3116, i1 1"   --->   Operation 1863 'xor' 'xor_ln896_759' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1864 [1/1] (0.12ns)   --->   "%carry_568 = and i1 %p_Result_3115, i1 %xor_ln896_759"   --->   Operation 1864 'and' 'carry_568' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node overflow_474)   --->   "%deleted_zeros_282 = select i1 %carry_568, i1 %Range1_all_ones_282, i1 %Range1_all_zeros_282"   --->   Operation 1865 'select' 'deleted_zeros_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_474)   --->   "%tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1240, i32 13"   --->   Operation 1866 'bitselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1867 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_474)   --->   "%xor_ln890_92 = xor i1 %tmp_940, i1 1"   --->   Operation 1867 'xor' 'xor_ln890_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_474)   --->   "%and_ln890_92 = and i1 %Range2_all_ones_92, i1 %xor_ln890_92"   --->   Operation 1868 'and' 'and_ln890_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_474)   --->   "%deleted_ones_282 = select i1 %carry_568, i1 %and_ln890_92, i1 %Range1_all_ones_282"   --->   Operation 1869 'select' 'deleted_ones_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_474)   --->   "%and_ln891_92 = and i1 %carry_568, i1 %Range1_all_ones_282"   --->   Operation 1870 'and' 'and_ln891_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node overflow_474)   --->   "%xor_ln895_567 = xor i1 %deleted_zeros_282, i1 1"   --->   Operation 1871 'xor' 'xor_ln895_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node overflow_474)   --->   "%or_ln895_474 = or i1 %p_Result_3116, i1 %xor_ln895_567"   --->   Operation 1872 'or' 'or_ln895_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node overflow_474)   --->   "%xor_ln895_568 = xor i1 %p_Result_3113, i1 1"   --->   Operation 1873 'xor' 'xor_ln895_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1874 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_474 = and i1 %or_ln895_474, i1 %xor_ln895_568"   --->   Operation 1874 'and' 'overflow_474' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_474)   --->   "%xor_ln896_760 = xor i1 %deleted_ones_282, i1 1"   --->   Operation 1875 'xor' 'xor_ln896_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1876 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_474 = or i1 %xor_ln896_759, i1 %xor_ln896_760"   --->   Operation 1876 'or' 'or_ln896_474' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_474)   --->   "%xor_ln896_858 = xor i1 %and_ln891_92, i1 %or_ln896_474"   --->   Operation 1877 'xor' 'xor_ln896_858' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_474)   --->   "%underflow_474 = and i1 %xor_ln896_858, i1 %p_Result_3113"   --->   Operation 1878 'and' 'underflow_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2004)   --->   "%select_ln346_601 = select i1 %overflow_474, i10 511, i10 512"   --->   Operation 1879 'select' 'select_ln346_601' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1880 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_474 = or i1 %overflow_474, i1 %underflow_474"   --->   Operation 1880 'or' 'or_ln346_474' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1881 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2004 = select i1 %or_ln346_474, i10 %select_ln346_601, i10 %out_data_V_2166"   --->   Operation 1881 'select' 'out_data_V_2004' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1882 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_29, i10 %out_data_V_2004" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1882 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1883 [1/1] (0.12ns)   --->   "%xor_ln896_761 = xor i1 %p_Result_3120, i1 1"   --->   Operation 1883 'xor' 'xor_ln896_761' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1884 [1/1] (0.12ns)   --->   "%carry_570 = and i1 %p_Result_3119, i1 %xor_ln896_761"   --->   Operation 1884 'and' 'carry_570' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node overflow_475)   --->   "%deleted_zeros_283 = select i1 %carry_570, i1 %Range1_all_ones_283, i1 %Range1_all_zeros_283"   --->   Operation 1885 'select' 'deleted_zeros_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_475)   --->   "%tmp_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1243, i32 13"   --->   Operation 1886 'bitselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_475)   --->   "%xor_ln890_93 = xor i1 %tmp_946, i1 1"   --->   Operation 1887 'xor' 'xor_ln890_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_475)   --->   "%and_ln890_93 = and i1 %Range2_all_ones_93, i1 %xor_ln890_93"   --->   Operation 1888 'and' 'and_ln890_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_475)   --->   "%deleted_ones_283 = select i1 %carry_570, i1 %and_ln890_93, i1 %Range1_all_ones_283"   --->   Operation 1889 'select' 'deleted_ones_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_475)   --->   "%and_ln891_93 = and i1 %carry_570, i1 %Range1_all_ones_283"   --->   Operation 1890 'and' 'and_ln891_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node overflow_475)   --->   "%xor_ln895_569 = xor i1 %deleted_zeros_283, i1 1"   --->   Operation 1891 'xor' 'xor_ln895_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node overflow_475)   --->   "%or_ln895_475 = or i1 %p_Result_3120, i1 %xor_ln895_569"   --->   Operation 1892 'or' 'or_ln895_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node overflow_475)   --->   "%xor_ln895_570 = xor i1 %p_Result_3117, i1 1"   --->   Operation 1893 'xor' 'xor_ln895_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1894 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_475 = and i1 %or_ln895_475, i1 %xor_ln895_570"   --->   Operation 1894 'and' 'overflow_475' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1895 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_475)   --->   "%xor_ln896_762 = xor i1 %deleted_ones_283, i1 1"   --->   Operation 1895 'xor' 'xor_ln896_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1896 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_475 = or i1 %xor_ln896_761, i1 %xor_ln896_762"   --->   Operation 1896 'or' 'or_ln896_475' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_475)   --->   "%xor_ln896_859 = xor i1 %and_ln891_93, i1 %or_ln896_475"   --->   Operation 1897 'xor' 'xor_ln896_859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_475)   --->   "%underflow_475 = and i1 %xor_ln896_859, i1 %p_Result_3117"   --->   Operation 1898 'and' 'underflow_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2007)   --->   "%select_ln346_602 = select i1 %overflow_475, i10 511, i10 512"   --->   Operation 1899 'select' 'select_ln346_602' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1900 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_475 = or i1 %overflow_475, i1 %underflow_475"   --->   Operation 1900 'or' 'or_ln346_475' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1901 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2007 = select i1 %or_ln346_475, i10 %select_ln346_602, i10 %out_data_V_2168"   --->   Operation 1901 'select' 'out_data_V_2007' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1902 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_30, i10 %out_data_V_2007" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1902 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1903 [1/1] (0.12ns)   --->   "%xor_ln896_763 = xor i1 %p_Result_3124, i1 1"   --->   Operation 1903 'xor' 'xor_ln896_763' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1904 [1/1] (0.12ns)   --->   "%carry_572 = and i1 %p_Result_3123, i1 %xor_ln896_763"   --->   Operation 1904 'and' 'carry_572' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node overflow_476)   --->   "%deleted_zeros_284 = select i1 %carry_572, i1 %Range1_all_ones_284, i1 %Range1_all_zeros_284"   --->   Operation 1905 'select' 'deleted_zeros_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_476)   --->   "%tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1246, i32 13"   --->   Operation 1906 'bitselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1907 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_476)   --->   "%xor_ln890_94 = xor i1 %tmp_952, i1 1"   --->   Operation 1907 'xor' 'xor_ln890_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_476)   --->   "%and_ln890_94 = and i1 %Range2_all_ones_94, i1 %xor_ln890_94"   --->   Operation 1908 'and' 'and_ln890_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_476)   --->   "%deleted_ones_284 = select i1 %carry_572, i1 %and_ln890_94, i1 %Range1_all_ones_284"   --->   Operation 1909 'select' 'deleted_ones_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_476)   --->   "%and_ln891_94 = and i1 %carry_572, i1 %Range1_all_ones_284"   --->   Operation 1910 'and' 'and_ln891_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node overflow_476)   --->   "%xor_ln895_571 = xor i1 %deleted_zeros_284, i1 1"   --->   Operation 1911 'xor' 'xor_ln895_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node overflow_476)   --->   "%or_ln895_476 = or i1 %p_Result_3124, i1 %xor_ln895_571"   --->   Operation 1912 'or' 'or_ln895_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1913 [1/1] (0.00ns) (grouped into LUT with out node overflow_476)   --->   "%xor_ln895_572 = xor i1 %p_Result_3121, i1 1"   --->   Operation 1913 'xor' 'xor_ln895_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1914 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_476 = and i1 %or_ln895_476, i1 %xor_ln895_572"   --->   Operation 1914 'and' 'overflow_476' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1915 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_476)   --->   "%xor_ln896_764 = xor i1 %deleted_ones_284, i1 1"   --->   Operation 1915 'xor' 'xor_ln896_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1916 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_476 = or i1 %xor_ln896_763, i1 %xor_ln896_764"   --->   Operation 1916 'or' 'or_ln896_476' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1917 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_476)   --->   "%xor_ln896_860 = xor i1 %and_ln891_94, i1 %or_ln896_476"   --->   Operation 1917 'xor' 'xor_ln896_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_476)   --->   "%underflow_476 = and i1 %xor_ln896_860, i1 %p_Result_3121"   --->   Operation 1918 'and' 'underflow_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1919 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2010)   --->   "%select_ln346_603 = select i1 %overflow_476, i10 511, i10 512"   --->   Operation 1919 'select' 'select_ln346_603' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1920 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_476 = or i1 %overflow_476, i1 %underflow_476"   --->   Operation 1920 'or' 'or_ln346_476' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1921 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2010 = select i1 %or_ln346_476, i10 %select_ln346_603, i10 %out_data_V_2170"   --->   Operation 1921 'select' 'out_data_V_2010' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1922 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_31, i10 %out_data_V_2010" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1922 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1923 [1/1] (0.12ns)   --->   "%xor_ln896_765 = xor i1 %p_Result_3128, i1 1"   --->   Operation 1923 'xor' 'xor_ln896_765' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1924 [1/1] (0.12ns)   --->   "%carry_574 = and i1 %p_Result_3127, i1 %xor_ln896_765"   --->   Operation 1924 'and' 'carry_574' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node overflow_477)   --->   "%deleted_zeros_285 = select i1 %carry_574, i1 %Range1_all_ones_285, i1 %Range1_all_zeros_285"   --->   Operation 1925 'select' 'deleted_zeros_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_477)   --->   "%tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1249, i32 13"   --->   Operation 1926 'bitselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_477)   --->   "%xor_ln890_95 = xor i1 %tmp_958, i1 1"   --->   Operation 1927 'xor' 'xor_ln890_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_477)   --->   "%and_ln890_95 = and i1 %Range2_all_ones_95, i1 %xor_ln890_95"   --->   Operation 1928 'and' 'and_ln890_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_477)   --->   "%deleted_ones_285 = select i1 %carry_574, i1 %and_ln890_95, i1 %Range1_all_ones_285"   --->   Operation 1929 'select' 'deleted_ones_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_477)   --->   "%and_ln891_95 = and i1 %carry_574, i1 %Range1_all_ones_285"   --->   Operation 1930 'and' 'and_ln891_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node overflow_477)   --->   "%xor_ln895_573 = xor i1 %deleted_zeros_285, i1 1"   --->   Operation 1931 'xor' 'xor_ln895_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node overflow_477)   --->   "%or_ln895_477 = or i1 %p_Result_3128, i1 %xor_ln895_573"   --->   Operation 1932 'or' 'or_ln895_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node overflow_477)   --->   "%xor_ln895_574 = xor i1 %p_Result_3125, i1 1"   --->   Operation 1933 'xor' 'xor_ln895_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1934 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_477 = and i1 %or_ln895_477, i1 %xor_ln895_574"   --->   Operation 1934 'and' 'overflow_477' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_477)   --->   "%xor_ln896_766 = xor i1 %deleted_ones_285, i1 1"   --->   Operation 1935 'xor' 'xor_ln896_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1936 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_477 = or i1 %xor_ln896_765, i1 %xor_ln896_766"   --->   Operation 1936 'or' 'or_ln896_477' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_477)   --->   "%xor_ln896_861 = xor i1 %and_ln891_95, i1 %or_ln896_477"   --->   Operation 1937 'xor' 'xor_ln896_861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_477)   --->   "%underflow_477 = and i1 %xor_ln896_861, i1 %p_Result_3125"   --->   Operation 1938 'and' 'underflow_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1939 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2013)   --->   "%select_ln346_604 = select i1 %overflow_477, i10 511, i10 512"   --->   Operation 1939 'select' 'select_ln346_604' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1940 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_477 = or i1 %overflow_477, i1 %underflow_477"   --->   Operation 1940 'or' 'or_ln346_477' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1941 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2013 = select i1 %or_ln346_477, i10 %select_ln346_604, i10 %out_data_V_2172"   --->   Operation 1941 'select' 'out_data_V_2013' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1942 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_32, i10 %out_data_V_2013" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1942 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1943 [1/1] (0.12ns)   --->   "%xor_ln896_767 = xor i1 %p_Result_3132, i1 1"   --->   Operation 1943 'xor' 'xor_ln896_767' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1944 [1/1] (0.12ns)   --->   "%carry_576 = and i1 %p_Result_3131, i1 %xor_ln896_767"   --->   Operation 1944 'and' 'carry_576' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1945 [1/1] (0.00ns) (grouped into LUT with out node overflow_478)   --->   "%deleted_zeros_286 = select i1 %carry_576, i1 %Range1_all_ones_286, i1 %Range1_all_zeros_286"   --->   Operation 1945 'select' 'deleted_zeros_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1946 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_478)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1252, i32 13"   --->   Operation 1946 'bitselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_478)   --->   "%xor_ln890_96 = xor i1 %tmp_964, i1 1"   --->   Operation 1947 'xor' 'xor_ln890_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_478)   --->   "%and_ln890_96 = and i1 %Range2_all_ones_96, i1 %xor_ln890_96"   --->   Operation 1948 'and' 'and_ln890_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_478)   --->   "%deleted_ones_286 = select i1 %carry_576, i1 %and_ln890_96, i1 %Range1_all_ones_286"   --->   Operation 1949 'select' 'deleted_ones_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_478)   --->   "%and_ln891_96 = and i1 %carry_576, i1 %Range1_all_ones_286"   --->   Operation 1950 'and' 'and_ln891_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node overflow_478)   --->   "%xor_ln895_575 = xor i1 %deleted_zeros_286, i1 1"   --->   Operation 1951 'xor' 'xor_ln895_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node overflow_478)   --->   "%or_ln895_478 = or i1 %p_Result_3132, i1 %xor_ln895_575"   --->   Operation 1952 'or' 'or_ln895_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1953 [1/1] (0.00ns) (grouped into LUT with out node overflow_478)   --->   "%xor_ln895_576 = xor i1 %p_Result_3129, i1 1"   --->   Operation 1953 'xor' 'xor_ln895_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1954 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_478 = and i1 %or_ln895_478, i1 %xor_ln895_576"   --->   Operation 1954 'and' 'overflow_478' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_478)   --->   "%xor_ln896_768 = xor i1 %deleted_ones_286, i1 1"   --->   Operation 1955 'xor' 'xor_ln896_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1956 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_478 = or i1 %xor_ln896_767, i1 %xor_ln896_768"   --->   Operation 1956 'or' 'or_ln896_478' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_478)   --->   "%xor_ln896_862 = xor i1 %and_ln891_96, i1 %or_ln896_478"   --->   Operation 1957 'xor' 'xor_ln896_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_478)   --->   "%underflow_478 = and i1 %xor_ln896_862, i1 %p_Result_3129"   --->   Operation 1958 'and' 'underflow_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2016)   --->   "%select_ln346_605 = select i1 %overflow_478, i10 511, i10 512"   --->   Operation 1959 'select' 'select_ln346_605' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1960 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_478 = or i1 %overflow_478, i1 %underflow_478"   --->   Operation 1960 'or' 'or_ln346_478' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1961 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2016 = select i1 %or_ln346_478, i10 %select_ln346_605, i10 %out_data_V_2174"   --->   Operation 1961 'select' 'out_data_V_2016' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1962 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_33, i10 %out_data_V_2016" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1962 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1963 [1/1] (0.12ns)   --->   "%xor_ln896_769 = xor i1 %p_Result_3136, i1 1"   --->   Operation 1963 'xor' 'xor_ln896_769' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1964 [1/1] (0.12ns)   --->   "%carry_578 = and i1 %p_Result_3135, i1 %xor_ln896_769"   --->   Operation 1964 'and' 'carry_578' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1965 [1/1] (0.00ns) (grouped into LUT with out node overflow_479)   --->   "%deleted_zeros_287 = select i1 %carry_578, i1 %Range1_all_ones_287, i1 %Range1_all_zeros_287"   --->   Operation 1965 'select' 'deleted_zeros_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_479)   --->   "%tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1255, i32 13"   --->   Operation 1966 'bitselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_479)   --->   "%xor_ln890_97 = xor i1 %tmp_970, i1 1"   --->   Operation 1967 'xor' 'xor_ln890_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1968 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_479)   --->   "%and_ln890_97 = and i1 %Range2_all_ones_97, i1 %xor_ln890_97"   --->   Operation 1968 'and' 'and_ln890_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1969 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_479)   --->   "%deleted_ones_287 = select i1 %carry_578, i1 %and_ln890_97, i1 %Range1_all_ones_287"   --->   Operation 1969 'select' 'deleted_ones_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1970 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_479)   --->   "%and_ln891_97 = and i1 %carry_578, i1 %Range1_all_ones_287"   --->   Operation 1970 'and' 'and_ln891_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1971 [1/1] (0.00ns) (grouped into LUT with out node overflow_479)   --->   "%xor_ln895_577 = xor i1 %deleted_zeros_287, i1 1"   --->   Operation 1971 'xor' 'xor_ln895_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node overflow_479)   --->   "%or_ln895_479 = or i1 %p_Result_3136, i1 %xor_ln895_577"   --->   Operation 1972 'or' 'or_ln895_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1973 [1/1] (0.00ns) (grouped into LUT with out node overflow_479)   --->   "%xor_ln895_578 = xor i1 %p_Result_3133, i1 1"   --->   Operation 1973 'xor' 'xor_ln895_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1974 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_479 = and i1 %or_ln895_479, i1 %xor_ln895_578"   --->   Operation 1974 'and' 'overflow_479' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_479)   --->   "%xor_ln896_770 = xor i1 %deleted_ones_287, i1 1"   --->   Operation 1975 'xor' 'xor_ln896_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1976 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_479 = or i1 %xor_ln896_769, i1 %xor_ln896_770"   --->   Operation 1976 'or' 'or_ln896_479' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_479)   --->   "%xor_ln896_863 = xor i1 %and_ln891_97, i1 %or_ln896_479"   --->   Operation 1977 'xor' 'xor_ln896_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_479)   --->   "%underflow_479 = and i1 %xor_ln896_863, i1 %p_Result_3133"   --->   Operation 1978 'and' 'underflow_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2019)   --->   "%select_ln346_606 = select i1 %overflow_479, i10 511, i10 512"   --->   Operation 1979 'select' 'select_ln346_606' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1980 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_479 = or i1 %overflow_479, i1 %underflow_479"   --->   Operation 1980 'or' 'or_ln346_479' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1981 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2019 = select i1 %or_ln346_479, i10 %select_ln346_606, i10 %out_data_V_2176"   --->   Operation 1981 'select' 'out_data_V_2019' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1982 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_34, i10 %out_data_V_2019" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 1982 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 1983 [1/1] (0.12ns)   --->   "%xor_ln896_771 = xor i1 %p_Result_3140, i1 1"   --->   Operation 1983 'xor' 'xor_ln896_771' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1984 [1/1] (0.12ns)   --->   "%carry_580 = and i1 %p_Result_3139, i1 %xor_ln896_771"   --->   Operation 1984 'and' 'carry_580' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node overflow_480)   --->   "%deleted_zeros_288 = select i1 %carry_580, i1 %Range1_all_ones_288, i1 %Range1_all_zeros_288"   --->   Operation 1985 'select' 'deleted_zeros_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_480)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1258, i32 13"   --->   Operation 1986 'bitselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_480)   --->   "%xor_ln890_98 = xor i1 %tmp_976, i1 1"   --->   Operation 1987 'xor' 'xor_ln890_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_480)   --->   "%and_ln890_98 = and i1 %Range2_all_ones_98, i1 %xor_ln890_98"   --->   Operation 1988 'and' 'and_ln890_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1989 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_480)   --->   "%deleted_ones_288 = select i1 %carry_580, i1 %and_ln890_98, i1 %Range1_all_ones_288"   --->   Operation 1989 'select' 'deleted_ones_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_480)   --->   "%and_ln891_98 = and i1 %carry_580, i1 %Range1_all_ones_288"   --->   Operation 1990 'and' 'and_ln891_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1991 [1/1] (0.00ns) (grouped into LUT with out node overflow_480)   --->   "%xor_ln895_579 = xor i1 %deleted_zeros_288, i1 1"   --->   Operation 1991 'xor' 'xor_ln895_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node overflow_480)   --->   "%or_ln895_480 = or i1 %p_Result_3140, i1 %xor_ln895_579"   --->   Operation 1992 'or' 'or_ln895_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node overflow_480)   --->   "%xor_ln895_580 = xor i1 %p_Result_3137, i1 1"   --->   Operation 1993 'xor' 'xor_ln895_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1994 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_480 = and i1 %or_ln895_480, i1 %xor_ln895_580"   --->   Operation 1994 'and' 'overflow_480' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1995 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_480)   --->   "%xor_ln896_772 = xor i1 %deleted_ones_288, i1 1"   --->   Operation 1995 'xor' 'xor_ln896_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1996 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_480 = or i1 %xor_ln896_771, i1 %xor_ln896_772"   --->   Operation 1996 'or' 'or_ln896_480' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_480)   --->   "%xor_ln896_864 = xor i1 %and_ln891_98, i1 %or_ln896_480"   --->   Operation 1997 'xor' 'xor_ln896_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_480)   --->   "%underflow_480 = and i1 %xor_ln896_864, i1 %p_Result_3137"   --->   Operation 1998 'and' 'underflow_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2022)   --->   "%select_ln346_607 = select i1 %overflow_480, i10 511, i10 512"   --->   Operation 1999 'select' 'select_ln346_607' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2000 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_480 = or i1 %overflow_480, i1 %underflow_480"   --->   Operation 2000 'or' 'or_ln346_480' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2001 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2022 = select i1 %or_ln346_480, i10 %select_ln346_607, i10 %out_data_V_2178"   --->   Operation 2001 'select' 'out_data_V_2022' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2002 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_35, i10 %out_data_V_2022" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2002 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2003 [1/1] (0.12ns)   --->   "%xor_ln896_773 = xor i1 %p_Result_3144, i1 1"   --->   Operation 2003 'xor' 'xor_ln896_773' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2004 [1/1] (0.12ns)   --->   "%carry_582 = and i1 %p_Result_3143, i1 %xor_ln896_773"   --->   Operation 2004 'and' 'carry_582' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node overflow_481)   --->   "%deleted_zeros_289 = select i1 %carry_582, i1 %Range1_all_ones_289, i1 %Range1_all_zeros_289"   --->   Operation 2005 'select' 'deleted_zeros_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2006 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_481)   --->   "%tmp_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1261, i32 13"   --->   Operation 2006 'bitselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_481)   --->   "%xor_ln890_99 = xor i1 %tmp_982, i1 1"   --->   Operation 2007 'xor' 'xor_ln890_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_481)   --->   "%and_ln890_99 = and i1 %Range2_all_ones_99, i1 %xor_ln890_99"   --->   Operation 2008 'and' 'and_ln890_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_481)   --->   "%deleted_ones_289 = select i1 %carry_582, i1 %and_ln890_99, i1 %Range1_all_ones_289"   --->   Operation 2009 'select' 'deleted_ones_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_481)   --->   "%and_ln891_99 = and i1 %carry_582, i1 %Range1_all_ones_289"   --->   Operation 2010 'and' 'and_ln891_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node overflow_481)   --->   "%xor_ln895_581 = xor i1 %deleted_zeros_289, i1 1"   --->   Operation 2011 'xor' 'xor_ln895_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2012 [1/1] (0.00ns) (grouped into LUT with out node overflow_481)   --->   "%or_ln895_481 = or i1 %p_Result_3144, i1 %xor_ln895_581"   --->   Operation 2012 'or' 'or_ln895_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node overflow_481)   --->   "%xor_ln895_582 = xor i1 %p_Result_3141, i1 1"   --->   Operation 2013 'xor' 'xor_ln895_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2014 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_481 = and i1 %or_ln895_481, i1 %xor_ln895_582"   --->   Operation 2014 'and' 'overflow_481' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_481)   --->   "%xor_ln896_774 = xor i1 %deleted_ones_289, i1 1"   --->   Operation 2015 'xor' 'xor_ln896_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2016 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_481 = or i1 %xor_ln896_773, i1 %xor_ln896_774"   --->   Operation 2016 'or' 'or_ln896_481' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_481)   --->   "%xor_ln896_865 = xor i1 %and_ln891_99, i1 %or_ln896_481"   --->   Operation 2017 'xor' 'xor_ln896_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_481)   --->   "%underflow_481 = and i1 %xor_ln896_865, i1 %p_Result_3141"   --->   Operation 2018 'and' 'underflow_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2019 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2025)   --->   "%select_ln346_608 = select i1 %overflow_481, i10 511, i10 512"   --->   Operation 2019 'select' 'select_ln346_608' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2020 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_481 = or i1 %overflow_481, i1 %underflow_481"   --->   Operation 2020 'or' 'or_ln346_481' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2021 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2025 = select i1 %or_ln346_481, i10 %select_ln346_608, i10 %out_data_V_2180"   --->   Operation 2021 'select' 'out_data_V_2025' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2022 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_36, i10 %out_data_V_2025" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2022 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2023 [1/1] (0.12ns)   --->   "%xor_ln896_775 = xor i1 %p_Result_3148, i1 1"   --->   Operation 2023 'xor' 'xor_ln896_775' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2024 [1/1] (0.12ns)   --->   "%carry_584 = and i1 %p_Result_3147, i1 %xor_ln896_775"   --->   Operation 2024 'and' 'carry_584' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node overflow_482)   --->   "%deleted_zeros_290 = select i1 %carry_584, i1 %Range1_all_ones_290, i1 %Range1_all_zeros_290"   --->   Operation 2025 'select' 'deleted_zeros_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_482)   --->   "%tmp_988 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1264, i32 13"   --->   Operation 2026 'bitselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_482)   --->   "%xor_ln890_100 = xor i1 %tmp_988, i1 1"   --->   Operation 2027 'xor' 'xor_ln890_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_482)   --->   "%and_ln890_100 = and i1 %Range2_all_ones_100, i1 %xor_ln890_100"   --->   Operation 2028 'and' 'and_ln890_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_482)   --->   "%deleted_ones_290 = select i1 %carry_584, i1 %and_ln890_100, i1 %Range1_all_ones_290"   --->   Operation 2029 'select' 'deleted_ones_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_482)   --->   "%and_ln891_100 = and i1 %carry_584, i1 %Range1_all_ones_290"   --->   Operation 2030 'and' 'and_ln891_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node overflow_482)   --->   "%xor_ln895_583 = xor i1 %deleted_zeros_290, i1 1"   --->   Operation 2031 'xor' 'xor_ln895_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node overflow_482)   --->   "%or_ln895_482 = or i1 %p_Result_3148, i1 %xor_ln895_583"   --->   Operation 2032 'or' 'or_ln895_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node overflow_482)   --->   "%xor_ln895_584 = xor i1 %p_Result_3145, i1 1"   --->   Operation 2033 'xor' 'xor_ln895_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2034 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_482 = and i1 %or_ln895_482, i1 %xor_ln895_584"   --->   Operation 2034 'and' 'overflow_482' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_482)   --->   "%xor_ln896_776 = xor i1 %deleted_ones_290, i1 1"   --->   Operation 2035 'xor' 'xor_ln896_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2036 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_482 = or i1 %xor_ln896_775, i1 %xor_ln896_776"   --->   Operation 2036 'or' 'or_ln896_482' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_482)   --->   "%xor_ln896_866 = xor i1 %and_ln891_100, i1 %or_ln896_482"   --->   Operation 2037 'xor' 'xor_ln896_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_482)   --->   "%underflow_482 = and i1 %xor_ln896_866, i1 %p_Result_3145"   --->   Operation 2038 'and' 'underflow_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2039 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2028)   --->   "%select_ln346_609 = select i1 %overflow_482, i10 511, i10 512"   --->   Operation 2039 'select' 'select_ln346_609' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2040 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_482 = or i1 %overflow_482, i1 %underflow_482"   --->   Operation 2040 'or' 'or_ln346_482' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2041 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2028 = select i1 %or_ln346_482, i10 %select_ln346_609, i10 %out_data_V_2182"   --->   Operation 2041 'select' 'out_data_V_2028' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2042 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_37, i10 %out_data_V_2028" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2042 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2043 [1/1] (0.12ns)   --->   "%xor_ln896_777 = xor i1 %p_Result_3152, i1 1"   --->   Operation 2043 'xor' 'xor_ln896_777' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2044 [1/1] (0.12ns)   --->   "%carry_586 = and i1 %p_Result_3151, i1 %xor_ln896_777"   --->   Operation 2044 'and' 'carry_586' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2045 [1/1] (0.00ns) (grouped into LUT with out node overflow_483)   --->   "%deleted_zeros_291 = select i1 %carry_586, i1 %Range1_all_ones_291, i1 %Range1_all_zeros_291"   --->   Operation 2045 'select' 'deleted_zeros_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2046 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_483)   --->   "%tmp_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1267, i32 13"   --->   Operation 2046 'bitselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_483)   --->   "%xor_ln890_101 = xor i1 %tmp_994, i1 1"   --->   Operation 2047 'xor' 'xor_ln890_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_483)   --->   "%and_ln890_101 = and i1 %Range2_all_ones_101, i1 %xor_ln890_101"   --->   Operation 2048 'and' 'and_ln890_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_483)   --->   "%deleted_ones_291 = select i1 %carry_586, i1 %and_ln890_101, i1 %Range1_all_ones_291"   --->   Operation 2049 'select' 'deleted_ones_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_483)   --->   "%and_ln891_101 = and i1 %carry_586, i1 %Range1_all_ones_291"   --->   Operation 2050 'and' 'and_ln891_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node overflow_483)   --->   "%xor_ln895_585 = xor i1 %deleted_zeros_291, i1 1"   --->   Operation 2051 'xor' 'xor_ln895_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node overflow_483)   --->   "%or_ln895_483 = or i1 %p_Result_3152, i1 %xor_ln895_585"   --->   Operation 2052 'or' 'or_ln895_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node overflow_483)   --->   "%xor_ln895_586 = xor i1 %p_Result_3149, i1 1"   --->   Operation 2053 'xor' 'xor_ln895_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2054 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_483 = and i1 %or_ln895_483, i1 %xor_ln895_586"   --->   Operation 2054 'and' 'overflow_483' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_483)   --->   "%xor_ln896_778 = xor i1 %deleted_ones_291, i1 1"   --->   Operation 2055 'xor' 'xor_ln896_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2056 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_483 = or i1 %xor_ln896_777, i1 %xor_ln896_778"   --->   Operation 2056 'or' 'or_ln896_483' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_483)   --->   "%xor_ln896_867 = xor i1 %and_ln891_101, i1 %or_ln896_483"   --->   Operation 2057 'xor' 'xor_ln896_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_483)   --->   "%underflow_483 = and i1 %xor_ln896_867, i1 %p_Result_3149"   --->   Operation 2058 'and' 'underflow_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2031)   --->   "%select_ln346_610 = select i1 %overflow_483, i10 511, i10 512"   --->   Operation 2059 'select' 'select_ln346_610' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2060 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_483 = or i1 %overflow_483, i1 %underflow_483"   --->   Operation 2060 'or' 'or_ln346_483' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2061 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2031 = select i1 %or_ln346_483, i10 %select_ln346_610, i10 %out_data_V_2184"   --->   Operation 2061 'select' 'out_data_V_2031' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2062 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_38, i10 %out_data_V_2031" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2062 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2063 [1/1] (0.12ns)   --->   "%xor_ln896_779 = xor i1 %p_Result_3156, i1 1"   --->   Operation 2063 'xor' 'xor_ln896_779' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2064 [1/1] (0.12ns)   --->   "%carry_588 = and i1 %p_Result_3155, i1 %xor_ln896_779"   --->   Operation 2064 'and' 'carry_588' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node overflow_484)   --->   "%deleted_zeros_292 = select i1 %carry_588, i1 %Range1_all_ones_292, i1 %Range1_all_zeros_292"   --->   Operation 2065 'select' 'deleted_zeros_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_484)   --->   "%tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1270, i32 13"   --->   Operation 2066 'bitselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_484)   --->   "%xor_ln890_102 = xor i1 %tmp_1000, i1 1"   --->   Operation 2067 'xor' 'xor_ln890_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2068 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_484)   --->   "%and_ln890_102 = and i1 %Range2_all_ones_102, i1 %xor_ln890_102"   --->   Operation 2068 'and' 'and_ln890_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_484)   --->   "%deleted_ones_292 = select i1 %carry_588, i1 %and_ln890_102, i1 %Range1_all_ones_292"   --->   Operation 2069 'select' 'deleted_ones_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_484)   --->   "%and_ln891_102 = and i1 %carry_588, i1 %Range1_all_ones_292"   --->   Operation 2070 'and' 'and_ln891_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node overflow_484)   --->   "%xor_ln895_587 = xor i1 %deleted_zeros_292, i1 1"   --->   Operation 2071 'xor' 'xor_ln895_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2072 [1/1] (0.00ns) (grouped into LUT with out node overflow_484)   --->   "%or_ln895_484 = or i1 %p_Result_3156, i1 %xor_ln895_587"   --->   Operation 2072 'or' 'or_ln895_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node overflow_484)   --->   "%xor_ln895_588 = xor i1 %p_Result_3153, i1 1"   --->   Operation 2073 'xor' 'xor_ln895_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2074 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_484 = and i1 %or_ln895_484, i1 %xor_ln895_588"   --->   Operation 2074 'and' 'overflow_484' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_484)   --->   "%xor_ln896_780 = xor i1 %deleted_ones_292, i1 1"   --->   Operation 2075 'xor' 'xor_ln896_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2076 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_484 = or i1 %xor_ln896_779, i1 %xor_ln896_780"   --->   Operation 2076 'or' 'or_ln896_484' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_484)   --->   "%xor_ln896_868 = xor i1 %and_ln891_102, i1 %or_ln896_484"   --->   Operation 2077 'xor' 'xor_ln896_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_484)   --->   "%underflow_484 = and i1 %xor_ln896_868, i1 %p_Result_3153"   --->   Operation 2078 'and' 'underflow_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2034)   --->   "%select_ln346_611 = select i1 %overflow_484, i10 511, i10 512"   --->   Operation 2079 'select' 'select_ln346_611' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2080 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_484 = or i1 %overflow_484, i1 %underflow_484"   --->   Operation 2080 'or' 'or_ln346_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2081 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2034 = select i1 %or_ln346_484, i10 %select_ln346_611, i10 %out_data_V_2186"   --->   Operation 2081 'select' 'out_data_V_2034' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2082 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_39, i10 %out_data_V_2034" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2082 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2083 [1/1] (0.12ns)   --->   "%xor_ln896_781 = xor i1 %p_Result_3160, i1 1"   --->   Operation 2083 'xor' 'xor_ln896_781' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2084 [1/1] (0.12ns)   --->   "%carry_590 = and i1 %p_Result_3159, i1 %xor_ln896_781"   --->   Operation 2084 'and' 'carry_590' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node overflow_485)   --->   "%deleted_zeros_293 = select i1 %carry_590, i1 %Range1_all_ones_293, i1 %Range1_all_zeros_293"   --->   Operation 2085 'select' 'deleted_zeros_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_485)   --->   "%tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1273, i32 13"   --->   Operation 2086 'bitselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_485)   --->   "%xor_ln890_103 = xor i1 %tmp_1006, i1 1"   --->   Operation 2087 'xor' 'xor_ln890_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_485)   --->   "%and_ln890_103 = and i1 %Range2_all_ones_103, i1 %xor_ln890_103"   --->   Operation 2088 'and' 'and_ln890_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_485)   --->   "%deleted_ones_293 = select i1 %carry_590, i1 %and_ln890_103, i1 %Range1_all_ones_293"   --->   Operation 2089 'select' 'deleted_ones_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_485)   --->   "%and_ln891_103 = and i1 %carry_590, i1 %Range1_all_ones_293"   --->   Operation 2090 'and' 'and_ln891_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node overflow_485)   --->   "%xor_ln895_589 = xor i1 %deleted_zeros_293, i1 1"   --->   Operation 2091 'xor' 'xor_ln895_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node overflow_485)   --->   "%or_ln895_485 = or i1 %p_Result_3160, i1 %xor_ln895_589"   --->   Operation 2092 'or' 'or_ln895_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2093 [1/1] (0.00ns) (grouped into LUT with out node overflow_485)   --->   "%xor_ln895_590 = xor i1 %p_Result_3157, i1 1"   --->   Operation 2093 'xor' 'xor_ln895_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2094 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_485 = and i1 %or_ln895_485, i1 %xor_ln895_590"   --->   Operation 2094 'and' 'overflow_485' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2095 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_485)   --->   "%xor_ln896_782 = xor i1 %deleted_ones_293, i1 1"   --->   Operation 2095 'xor' 'xor_ln896_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2096 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_485 = or i1 %xor_ln896_781, i1 %xor_ln896_782"   --->   Operation 2096 'or' 'or_ln896_485' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_485)   --->   "%xor_ln896_869 = xor i1 %and_ln891_103, i1 %or_ln896_485"   --->   Operation 2097 'xor' 'xor_ln896_869' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_485)   --->   "%underflow_485 = and i1 %xor_ln896_869, i1 %p_Result_3157"   --->   Operation 2098 'and' 'underflow_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2037)   --->   "%select_ln346_612 = select i1 %overflow_485, i10 511, i10 512"   --->   Operation 2099 'select' 'select_ln346_612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2100 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_485 = or i1 %overflow_485, i1 %underflow_485"   --->   Operation 2100 'or' 'or_ln346_485' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2101 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2037 = select i1 %or_ln346_485, i10 %select_ln346_612, i10 %out_data_V_2188"   --->   Operation 2101 'select' 'out_data_V_2037' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2102 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_40, i10 %out_data_V_2037" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2102 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2103 [1/1] (0.12ns)   --->   "%xor_ln896_783 = xor i1 %p_Result_3164, i1 1"   --->   Operation 2103 'xor' 'xor_ln896_783' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2104 [1/1] (0.12ns)   --->   "%carry_592 = and i1 %p_Result_3163, i1 %xor_ln896_783"   --->   Operation 2104 'and' 'carry_592' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node overflow_486)   --->   "%deleted_zeros_294 = select i1 %carry_592, i1 %Range1_all_ones_294, i1 %Range1_all_zeros_294"   --->   Operation 2105 'select' 'deleted_zeros_294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_486)   --->   "%tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1276, i32 13"   --->   Operation 2106 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_486)   --->   "%xor_ln890_104 = xor i1 %tmp_1012, i1 1"   --->   Operation 2107 'xor' 'xor_ln890_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_486)   --->   "%and_ln890_104 = and i1 %Range2_all_ones_104, i1 %xor_ln890_104"   --->   Operation 2108 'and' 'and_ln890_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_486)   --->   "%deleted_ones_294 = select i1 %carry_592, i1 %and_ln890_104, i1 %Range1_all_ones_294"   --->   Operation 2109 'select' 'deleted_ones_294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_486)   --->   "%and_ln891_104 = and i1 %carry_592, i1 %Range1_all_ones_294"   --->   Operation 2110 'and' 'and_ln891_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node overflow_486)   --->   "%xor_ln895_591 = xor i1 %deleted_zeros_294, i1 1"   --->   Operation 2111 'xor' 'xor_ln895_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node overflow_486)   --->   "%or_ln895_486 = or i1 %p_Result_3164, i1 %xor_ln895_591"   --->   Operation 2112 'or' 'or_ln895_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2113 [1/1] (0.00ns) (grouped into LUT with out node overflow_486)   --->   "%xor_ln895_592 = xor i1 %p_Result_3161, i1 1"   --->   Operation 2113 'xor' 'xor_ln895_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2114 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_486 = and i1 %or_ln895_486, i1 %xor_ln895_592"   --->   Operation 2114 'and' 'overflow_486' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2115 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_486)   --->   "%xor_ln896_784 = xor i1 %deleted_ones_294, i1 1"   --->   Operation 2115 'xor' 'xor_ln896_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2116 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_486 = or i1 %xor_ln896_783, i1 %xor_ln896_784"   --->   Operation 2116 'or' 'or_ln896_486' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_486)   --->   "%xor_ln896_870 = xor i1 %and_ln891_104, i1 %or_ln896_486"   --->   Operation 2117 'xor' 'xor_ln896_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2118 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_486)   --->   "%underflow_486 = and i1 %xor_ln896_870, i1 %p_Result_3161"   --->   Operation 2118 'and' 'underflow_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2040)   --->   "%select_ln346_613 = select i1 %overflow_486, i10 511, i10 512"   --->   Operation 2119 'select' 'select_ln346_613' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2120 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_486 = or i1 %overflow_486, i1 %underflow_486"   --->   Operation 2120 'or' 'or_ln346_486' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2121 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2040 = select i1 %or_ln346_486, i10 %select_ln346_613, i10 %out_data_V_2190"   --->   Operation 2121 'select' 'out_data_V_2040' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2122 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_41, i10 %out_data_V_2040" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2122 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2123 [1/1] (0.12ns)   --->   "%xor_ln896_785 = xor i1 %p_Result_3168, i1 1"   --->   Operation 2123 'xor' 'xor_ln896_785' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2124 [1/1] (0.12ns)   --->   "%carry_594 = and i1 %p_Result_3167, i1 %xor_ln896_785"   --->   Operation 2124 'and' 'carry_594' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node overflow_487)   --->   "%deleted_zeros_295 = select i1 %carry_594, i1 %Range1_all_ones_295, i1 %Range1_all_zeros_295"   --->   Operation 2125 'select' 'deleted_zeros_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_487)   --->   "%tmp_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1279, i32 13"   --->   Operation 2126 'bitselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2127 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_487)   --->   "%xor_ln890_105 = xor i1 %tmp_1018, i1 1"   --->   Operation 2127 'xor' 'xor_ln890_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_487)   --->   "%and_ln890_105 = and i1 %Range2_all_ones_105, i1 %xor_ln890_105"   --->   Operation 2128 'and' 'and_ln890_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_487)   --->   "%deleted_ones_295 = select i1 %carry_594, i1 %and_ln890_105, i1 %Range1_all_ones_295"   --->   Operation 2129 'select' 'deleted_ones_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_487)   --->   "%and_ln891_105 = and i1 %carry_594, i1 %Range1_all_ones_295"   --->   Operation 2130 'and' 'and_ln891_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node overflow_487)   --->   "%xor_ln895_593 = xor i1 %deleted_zeros_295, i1 1"   --->   Operation 2131 'xor' 'xor_ln895_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node overflow_487)   --->   "%or_ln895_487 = or i1 %p_Result_3168, i1 %xor_ln895_593"   --->   Operation 2132 'or' 'or_ln895_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node overflow_487)   --->   "%xor_ln895_594 = xor i1 %p_Result_3165, i1 1"   --->   Operation 2133 'xor' 'xor_ln895_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2134 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_487 = and i1 %or_ln895_487, i1 %xor_ln895_594"   --->   Operation 2134 'and' 'overflow_487' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_487)   --->   "%xor_ln896_786 = xor i1 %deleted_ones_295, i1 1"   --->   Operation 2135 'xor' 'xor_ln896_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2136 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_487 = or i1 %xor_ln896_785, i1 %xor_ln896_786"   --->   Operation 2136 'or' 'or_ln896_487' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_487)   --->   "%xor_ln896_871 = xor i1 %and_ln891_105, i1 %or_ln896_487"   --->   Operation 2137 'xor' 'xor_ln896_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_487)   --->   "%underflow_487 = and i1 %xor_ln896_871, i1 %p_Result_3165"   --->   Operation 2138 'and' 'underflow_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2043)   --->   "%select_ln346_614 = select i1 %overflow_487, i10 511, i10 512"   --->   Operation 2139 'select' 'select_ln346_614' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2140 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_487 = or i1 %overflow_487, i1 %underflow_487"   --->   Operation 2140 'or' 'or_ln346_487' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2141 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2043 = select i1 %or_ln346_487, i10 %select_ln346_614, i10 %out_data_V_2192"   --->   Operation 2141 'select' 'out_data_V_2043' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2142 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_42, i10 %out_data_V_2043" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2142 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2143 [1/1] (0.12ns)   --->   "%xor_ln896_787 = xor i1 %p_Result_3172, i1 1"   --->   Operation 2143 'xor' 'xor_ln896_787' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2144 [1/1] (0.12ns)   --->   "%carry_596 = and i1 %p_Result_3171, i1 %xor_ln896_787"   --->   Operation 2144 'and' 'carry_596' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2145 [1/1] (0.00ns) (grouped into LUT with out node overflow_488)   --->   "%deleted_zeros_296 = select i1 %carry_596, i1 %Range1_all_ones_296, i1 %Range1_all_zeros_296"   --->   Operation 2145 'select' 'deleted_zeros_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2146 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_488)   --->   "%tmp_1024 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1282, i32 13"   --->   Operation 2146 'bitselect' 'tmp_1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_488)   --->   "%xor_ln890_106 = xor i1 %tmp_1024, i1 1"   --->   Operation 2147 'xor' 'xor_ln890_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_488)   --->   "%and_ln890_106 = and i1 %Range2_all_ones_106, i1 %xor_ln890_106"   --->   Operation 2148 'and' 'and_ln890_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_488)   --->   "%deleted_ones_296 = select i1 %carry_596, i1 %and_ln890_106, i1 %Range1_all_ones_296"   --->   Operation 2149 'select' 'deleted_ones_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_488)   --->   "%and_ln891_106 = and i1 %carry_596, i1 %Range1_all_ones_296"   --->   Operation 2150 'and' 'and_ln891_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node overflow_488)   --->   "%xor_ln895_595 = xor i1 %deleted_zeros_296, i1 1"   --->   Operation 2151 'xor' 'xor_ln895_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2152 [1/1] (0.00ns) (grouped into LUT with out node overflow_488)   --->   "%or_ln895_488 = or i1 %p_Result_3172, i1 %xor_ln895_595"   --->   Operation 2152 'or' 'or_ln895_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node overflow_488)   --->   "%xor_ln895_596 = xor i1 %p_Result_3169, i1 1"   --->   Operation 2153 'xor' 'xor_ln895_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2154 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_488 = and i1 %or_ln895_488, i1 %xor_ln895_596"   --->   Operation 2154 'and' 'overflow_488' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_488)   --->   "%xor_ln896_788 = xor i1 %deleted_ones_296, i1 1"   --->   Operation 2155 'xor' 'xor_ln896_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2156 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_488 = or i1 %xor_ln896_787, i1 %xor_ln896_788"   --->   Operation 2156 'or' 'or_ln896_488' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_488)   --->   "%xor_ln896_872 = xor i1 %and_ln891_106, i1 %or_ln896_488"   --->   Operation 2157 'xor' 'xor_ln896_872' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_488)   --->   "%underflow_488 = and i1 %xor_ln896_872, i1 %p_Result_3169"   --->   Operation 2158 'and' 'underflow_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2046)   --->   "%select_ln346_615 = select i1 %overflow_488, i10 511, i10 512"   --->   Operation 2159 'select' 'select_ln346_615' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2160 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_488 = or i1 %overflow_488, i1 %underflow_488"   --->   Operation 2160 'or' 'or_ln346_488' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2161 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2046 = select i1 %or_ln346_488, i10 %select_ln346_615, i10 %out_data_V_2194"   --->   Operation 2161 'select' 'out_data_V_2046' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2162 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_43, i10 %out_data_V_2046" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2162 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2163 [1/1] (0.12ns)   --->   "%xor_ln896_789 = xor i1 %p_Result_3176, i1 1"   --->   Operation 2163 'xor' 'xor_ln896_789' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2164 [1/1] (0.12ns)   --->   "%carry_598 = and i1 %p_Result_3175, i1 %xor_ln896_789"   --->   Operation 2164 'and' 'carry_598' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2165 [1/1] (0.00ns) (grouped into LUT with out node overflow_489)   --->   "%deleted_zeros_297 = select i1 %carry_598, i1 %Range1_all_ones_297, i1 %Range1_all_zeros_297"   --->   Operation 2165 'select' 'deleted_zeros_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_489)   --->   "%tmp_1030 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1285, i32 13"   --->   Operation 2166 'bitselect' 'tmp_1030' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_489)   --->   "%xor_ln890_107 = xor i1 %tmp_1030, i1 1"   --->   Operation 2167 'xor' 'xor_ln890_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2168 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_489)   --->   "%and_ln890_107 = and i1 %Range2_all_ones_107, i1 %xor_ln890_107"   --->   Operation 2168 'and' 'and_ln890_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_489)   --->   "%deleted_ones_297 = select i1 %carry_598, i1 %and_ln890_107, i1 %Range1_all_ones_297"   --->   Operation 2169 'select' 'deleted_ones_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_489)   --->   "%and_ln891_107 = and i1 %carry_598, i1 %Range1_all_ones_297"   --->   Operation 2170 'and' 'and_ln891_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2171 [1/1] (0.00ns) (grouped into LUT with out node overflow_489)   --->   "%xor_ln895_597 = xor i1 %deleted_zeros_297, i1 1"   --->   Operation 2171 'xor' 'xor_ln895_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node overflow_489)   --->   "%or_ln895_489 = or i1 %p_Result_3176, i1 %xor_ln895_597"   --->   Operation 2172 'or' 'or_ln895_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node overflow_489)   --->   "%xor_ln895_598 = xor i1 %p_Result_3173, i1 1"   --->   Operation 2173 'xor' 'xor_ln895_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2174 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_489 = and i1 %or_ln895_489, i1 %xor_ln895_598"   --->   Operation 2174 'and' 'overflow_489' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_489)   --->   "%xor_ln896_790 = xor i1 %deleted_ones_297, i1 1"   --->   Operation 2175 'xor' 'xor_ln896_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2176 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_489 = or i1 %xor_ln896_789, i1 %xor_ln896_790"   --->   Operation 2176 'or' 'or_ln896_489' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_489)   --->   "%xor_ln896_873 = xor i1 %and_ln891_107, i1 %or_ln896_489"   --->   Operation 2177 'xor' 'xor_ln896_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_489)   --->   "%underflow_489 = and i1 %xor_ln896_873, i1 %p_Result_3173"   --->   Operation 2178 'and' 'underflow_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2049)   --->   "%select_ln346_616 = select i1 %overflow_489, i10 511, i10 512"   --->   Operation 2179 'select' 'select_ln346_616' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2180 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_489 = or i1 %overflow_489, i1 %underflow_489"   --->   Operation 2180 'or' 'or_ln346_489' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2181 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2049 = select i1 %or_ln346_489, i10 %select_ln346_616, i10 %out_data_V_2196"   --->   Operation 2181 'select' 'out_data_V_2049' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2182 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_44, i10 %out_data_V_2049" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2182 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2183 [1/1] (0.12ns)   --->   "%xor_ln896_791 = xor i1 %p_Result_3180, i1 1"   --->   Operation 2183 'xor' 'xor_ln896_791' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2184 [1/1] (0.12ns)   --->   "%carry_600 = and i1 %p_Result_3179, i1 %xor_ln896_791"   --->   Operation 2184 'and' 'carry_600' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node overflow_490)   --->   "%deleted_zeros_298 = select i1 %carry_600, i1 %Range1_all_ones_298, i1 %Range1_all_zeros_298"   --->   Operation 2185 'select' 'deleted_zeros_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_490)   --->   "%tmp_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1288, i32 13"   --->   Operation 2186 'bitselect' 'tmp_1036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_490)   --->   "%xor_ln890_108 = xor i1 %tmp_1036, i1 1"   --->   Operation 2187 'xor' 'xor_ln890_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_490)   --->   "%and_ln890_108 = and i1 %Range2_all_ones_108, i1 %xor_ln890_108"   --->   Operation 2188 'and' 'and_ln890_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_490)   --->   "%deleted_ones_298 = select i1 %carry_600, i1 %and_ln890_108, i1 %Range1_all_ones_298"   --->   Operation 2189 'select' 'deleted_ones_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_490)   --->   "%and_ln891_108 = and i1 %carry_600, i1 %Range1_all_ones_298"   --->   Operation 2190 'and' 'and_ln891_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node overflow_490)   --->   "%xor_ln895_599 = xor i1 %deleted_zeros_298, i1 1"   --->   Operation 2191 'xor' 'xor_ln895_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node overflow_490)   --->   "%or_ln895_490 = or i1 %p_Result_3180, i1 %xor_ln895_599"   --->   Operation 2192 'or' 'or_ln895_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2193 [1/1] (0.00ns) (grouped into LUT with out node overflow_490)   --->   "%xor_ln895_600 = xor i1 %p_Result_3177, i1 1"   --->   Operation 2193 'xor' 'xor_ln895_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2194 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_490 = and i1 %or_ln895_490, i1 %xor_ln895_600"   --->   Operation 2194 'and' 'overflow_490' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2195 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_490)   --->   "%xor_ln896_792 = xor i1 %deleted_ones_298, i1 1"   --->   Operation 2195 'xor' 'xor_ln896_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2196 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_490 = or i1 %xor_ln896_791, i1 %xor_ln896_792"   --->   Operation 2196 'or' 'or_ln896_490' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_490)   --->   "%xor_ln896_874 = xor i1 %and_ln891_108, i1 %or_ln896_490"   --->   Operation 2197 'xor' 'xor_ln896_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_490)   --->   "%underflow_490 = and i1 %xor_ln896_874, i1 %p_Result_3177"   --->   Operation 2198 'and' 'underflow_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2052)   --->   "%select_ln346_617 = select i1 %overflow_490, i10 511, i10 512"   --->   Operation 2199 'select' 'select_ln346_617' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2200 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_490 = or i1 %overflow_490, i1 %underflow_490"   --->   Operation 2200 'or' 'or_ln346_490' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2201 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2052 = select i1 %or_ln346_490, i10 %select_ln346_617, i10 %out_data_V_2198"   --->   Operation 2201 'select' 'out_data_V_2052' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2202 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_45, i10 %out_data_V_2052" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2202 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2203 [1/1] (0.12ns)   --->   "%xor_ln896_793 = xor i1 %p_Result_3184, i1 1"   --->   Operation 2203 'xor' 'xor_ln896_793' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2204 [1/1] (0.12ns)   --->   "%carry_602 = and i1 %p_Result_3183, i1 %xor_ln896_793"   --->   Operation 2204 'and' 'carry_602' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node overflow_491)   --->   "%deleted_zeros_299 = select i1 %carry_602, i1 %Range1_all_ones_299, i1 %Range1_all_zeros_299"   --->   Operation 2205 'select' 'deleted_zeros_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2206 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_491)   --->   "%tmp_1042 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1291, i32 13"   --->   Operation 2206 'bitselect' 'tmp_1042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_491)   --->   "%xor_ln890_109 = xor i1 %tmp_1042, i1 1"   --->   Operation 2207 'xor' 'xor_ln890_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_491)   --->   "%and_ln890_109 = and i1 %Range2_all_ones_109, i1 %xor_ln890_109"   --->   Operation 2208 'and' 'and_ln890_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_491)   --->   "%deleted_ones_299 = select i1 %carry_602, i1 %and_ln890_109, i1 %Range1_all_ones_299"   --->   Operation 2209 'select' 'deleted_ones_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_491)   --->   "%and_ln891_109 = and i1 %carry_602, i1 %Range1_all_ones_299"   --->   Operation 2210 'and' 'and_ln891_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node overflow_491)   --->   "%xor_ln895_601 = xor i1 %deleted_zeros_299, i1 1"   --->   Operation 2211 'xor' 'xor_ln895_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2212 [1/1] (0.00ns) (grouped into LUT with out node overflow_491)   --->   "%or_ln895_491 = or i1 %p_Result_3184, i1 %xor_ln895_601"   --->   Operation 2212 'or' 'or_ln895_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node overflow_491)   --->   "%xor_ln895_602 = xor i1 %p_Result_3181, i1 1"   --->   Operation 2213 'xor' 'xor_ln895_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2214 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_491 = and i1 %or_ln895_491, i1 %xor_ln895_602"   --->   Operation 2214 'and' 'overflow_491' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_491)   --->   "%xor_ln896_794 = xor i1 %deleted_ones_299, i1 1"   --->   Operation 2215 'xor' 'xor_ln896_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2216 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_491 = or i1 %xor_ln896_793, i1 %xor_ln896_794"   --->   Operation 2216 'or' 'or_ln896_491' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_491)   --->   "%xor_ln896_875 = xor i1 %and_ln891_109, i1 %or_ln896_491"   --->   Operation 2217 'xor' 'xor_ln896_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_491)   --->   "%underflow_491 = and i1 %xor_ln896_875, i1 %p_Result_3181"   --->   Operation 2218 'and' 'underflow_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2055)   --->   "%select_ln346_618 = select i1 %overflow_491, i10 511, i10 512"   --->   Operation 2219 'select' 'select_ln346_618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2220 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_491 = or i1 %overflow_491, i1 %underflow_491"   --->   Operation 2220 'or' 'or_ln346_491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2221 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2055 = select i1 %or_ln346_491, i10 %select_ln346_618, i10 %out_data_V_2200"   --->   Operation 2221 'select' 'out_data_V_2055' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2222 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_46, i10 %out_data_V_2055" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2222 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2223 [1/1] (0.12ns)   --->   "%xor_ln896_795 = xor i1 %p_Result_3188, i1 1"   --->   Operation 2223 'xor' 'xor_ln896_795' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2224 [1/1] (0.12ns)   --->   "%carry_604 = and i1 %p_Result_3187, i1 %xor_ln896_795"   --->   Operation 2224 'and' 'carry_604' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node overflow_492)   --->   "%deleted_zeros_300 = select i1 %carry_604, i1 %Range1_all_ones_300, i1 %Range1_all_zeros_300"   --->   Operation 2225 'select' 'deleted_zeros_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2226 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_492)   --->   "%tmp_1048 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1294, i32 13"   --->   Operation 2226 'bitselect' 'tmp_1048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_492)   --->   "%xor_ln890_110 = xor i1 %tmp_1048, i1 1"   --->   Operation 2227 'xor' 'xor_ln890_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_492)   --->   "%and_ln890_110 = and i1 %Range2_all_ones_110, i1 %xor_ln890_110"   --->   Operation 2228 'and' 'and_ln890_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_492)   --->   "%deleted_ones_300 = select i1 %carry_604, i1 %and_ln890_110, i1 %Range1_all_ones_300"   --->   Operation 2229 'select' 'deleted_ones_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_492)   --->   "%and_ln891_110 = and i1 %carry_604, i1 %Range1_all_ones_300"   --->   Operation 2230 'and' 'and_ln891_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node overflow_492)   --->   "%xor_ln895_603 = xor i1 %deleted_zeros_300, i1 1"   --->   Operation 2231 'xor' 'xor_ln895_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node overflow_492)   --->   "%or_ln895_492 = or i1 %p_Result_3188, i1 %xor_ln895_603"   --->   Operation 2232 'or' 'or_ln895_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node overflow_492)   --->   "%xor_ln895_604 = xor i1 %p_Result_3185, i1 1"   --->   Operation 2233 'xor' 'xor_ln895_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2234 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_492 = and i1 %or_ln895_492, i1 %xor_ln895_604"   --->   Operation 2234 'and' 'overflow_492' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_492)   --->   "%xor_ln896_796 = xor i1 %deleted_ones_300, i1 1"   --->   Operation 2235 'xor' 'xor_ln896_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2236 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_492 = or i1 %xor_ln896_795, i1 %xor_ln896_796"   --->   Operation 2236 'or' 'or_ln896_492' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_492)   --->   "%xor_ln896_876 = xor i1 %and_ln891_110, i1 %or_ln896_492"   --->   Operation 2237 'xor' 'xor_ln896_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_492)   --->   "%underflow_492 = and i1 %xor_ln896_876, i1 %p_Result_3185"   --->   Operation 2238 'and' 'underflow_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2058)   --->   "%select_ln346_619 = select i1 %overflow_492, i10 511, i10 512"   --->   Operation 2239 'select' 'select_ln346_619' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2240 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_492 = or i1 %overflow_492, i1 %underflow_492"   --->   Operation 2240 'or' 'or_ln346_492' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2241 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2058 = select i1 %or_ln346_492, i10 %select_ln346_619, i10 %out_data_V_2202"   --->   Operation 2241 'select' 'out_data_V_2058' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2242 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_47, i10 %out_data_V_2058" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2242 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2243 [1/1] (0.12ns)   --->   "%xor_ln896_797 = xor i1 %p_Result_3192, i1 1"   --->   Operation 2243 'xor' 'xor_ln896_797' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2244 [1/1] (0.12ns)   --->   "%carry_606 = and i1 %p_Result_3191, i1 %xor_ln896_797"   --->   Operation 2244 'and' 'carry_606' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2245 [1/1] (0.00ns) (grouped into LUT with out node overflow_493)   --->   "%deleted_zeros_301 = select i1 %carry_606, i1 %Range1_all_ones_301, i1 %Range1_all_zeros_301"   --->   Operation 2245 'select' 'deleted_zeros_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_493)   --->   "%tmp_1054 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1297, i32 13"   --->   Operation 2246 'bitselect' 'tmp_1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_493)   --->   "%xor_ln890_111 = xor i1 %tmp_1054, i1 1"   --->   Operation 2247 'xor' 'xor_ln890_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_493)   --->   "%and_ln890_111 = and i1 %Range2_all_ones_111, i1 %xor_ln890_111"   --->   Operation 2248 'and' 'and_ln890_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_493)   --->   "%deleted_ones_301 = select i1 %carry_606, i1 %and_ln890_111, i1 %Range1_all_ones_301"   --->   Operation 2249 'select' 'deleted_ones_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_493)   --->   "%and_ln891_111 = and i1 %carry_606, i1 %Range1_all_ones_301"   --->   Operation 2250 'and' 'and_ln891_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node overflow_493)   --->   "%xor_ln895_605 = xor i1 %deleted_zeros_301, i1 1"   --->   Operation 2251 'xor' 'xor_ln895_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node overflow_493)   --->   "%or_ln895_493 = or i1 %p_Result_3192, i1 %xor_ln895_605"   --->   Operation 2252 'or' 'or_ln895_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node overflow_493)   --->   "%xor_ln895_606 = xor i1 %p_Result_3189, i1 1"   --->   Operation 2253 'xor' 'xor_ln895_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2254 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_493 = and i1 %or_ln895_493, i1 %xor_ln895_606"   --->   Operation 2254 'and' 'overflow_493' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_493)   --->   "%xor_ln896_798 = xor i1 %deleted_ones_301, i1 1"   --->   Operation 2255 'xor' 'xor_ln896_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2256 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_493 = or i1 %xor_ln896_797, i1 %xor_ln896_798"   --->   Operation 2256 'or' 'or_ln896_493' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_493)   --->   "%xor_ln896_877 = xor i1 %and_ln891_111, i1 %or_ln896_493"   --->   Operation 2257 'xor' 'xor_ln896_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_493)   --->   "%underflow_493 = and i1 %xor_ln896_877, i1 %p_Result_3189"   --->   Operation 2258 'and' 'underflow_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2061)   --->   "%select_ln346_620 = select i1 %overflow_493, i10 511, i10 512"   --->   Operation 2259 'select' 'select_ln346_620' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2260 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_493 = or i1 %overflow_493, i1 %underflow_493"   --->   Operation 2260 'or' 'or_ln346_493' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2261 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2061 = select i1 %or_ln346_493, i10 %select_ln346_620, i10 %out_data_V_2204"   --->   Operation 2261 'select' 'out_data_V_2061' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2262 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_48, i10 %out_data_V_2061" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2262 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2263 [1/1] (0.12ns)   --->   "%xor_ln896_799 = xor i1 %p_Result_3196, i1 1"   --->   Operation 2263 'xor' 'xor_ln896_799' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2264 [1/1] (0.12ns)   --->   "%carry_608 = and i1 %p_Result_3195, i1 %xor_ln896_799"   --->   Operation 2264 'and' 'carry_608' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node overflow_494)   --->   "%deleted_zeros_302 = select i1 %carry_608, i1 %Range1_all_ones_302, i1 %Range1_all_zeros_302"   --->   Operation 2265 'select' 'deleted_zeros_302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_494)   --->   "%tmp_1060 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1300, i32 13"   --->   Operation 2266 'bitselect' 'tmp_1060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_494)   --->   "%xor_ln890_112 = xor i1 %tmp_1060, i1 1"   --->   Operation 2267 'xor' 'xor_ln890_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_494)   --->   "%and_ln890_112 = and i1 %Range2_all_ones_112, i1 %xor_ln890_112"   --->   Operation 2268 'and' 'and_ln890_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_494)   --->   "%deleted_ones_302 = select i1 %carry_608, i1 %and_ln890_112, i1 %Range1_all_ones_302"   --->   Operation 2269 'select' 'deleted_ones_302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_494)   --->   "%and_ln891_112 = and i1 %carry_608, i1 %Range1_all_ones_302"   --->   Operation 2270 'and' 'and_ln891_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node overflow_494)   --->   "%xor_ln895_607 = xor i1 %deleted_zeros_302, i1 1"   --->   Operation 2271 'xor' 'xor_ln895_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node overflow_494)   --->   "%or_ln895_494 = or i1 %p_Result_3196, i1 %xor_ln895_607"   --->   Operation 2272 'or' 'or_ln895_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node overflow_494)   --->   "%xor_ln895_608 = xor i1 %p_Result_3193, i1 1"   --->   Operation 2273 'xor' 'xor_ln895_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2274 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_494 = and i1 %or_ln895_494, i1 %xor_ln895_608"   --->   Operation 2274 'and' 'overflow_494' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_494)   --->   "%xor_ln896_800 = xor i1 %deleted_ones_302, i1 1"   --->   Operation 2275 'xor' 'xor_ln896_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2276 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_494 = or i1 %xor_ln896_799, i1 %xor_ln896_800"   --->   Operation 2276 'or' 'or_ln896_494' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_494)   --->   "%xor_ln896_878 = xor i1 %and_ln891_112, i1 %or_ln896_494"   --->   Operation 2277 'xor' 'xor_ln896_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_494)   --->   "%underflow_494 = and i1 %xor_ln896_878, i1 %p_Result_3193"   --->   Operation 2278 'and' 'underflow_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2064)   --->   "%select_ln346_621 = select i1 %overflow_494, i10 511, i10 512"   --->   Operation 2279 'select' 'select_ln346_621' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2280 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_494 = or i1 %overflow_494, i1 %underflow_494"   --->   Operation 2280 'or' 'or_ln346_494' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2281 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2064 = select i1 %or_ln346_494, i10 %select_ln346_621, i10 %out_data_V_2206"   --->   Operation 2281 'select' 'out_data_V_2064' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2282 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_49, i10 %out_data_V_2064" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2282 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2283 [1/1] (0.12ns)   --->   "%xor_ln896_801 = xor i1 %p_Result_3200, i1 1"   --->   Operation 2283 'xor' 'xor_ln896_801' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2284 [1/1] (0.12ns)   --->   "%carry_610 = and i1 %p_Result_3199, i1 %xor_ln896_801"   --->   Operation 2284 'and' 'carry_610' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node overflow_495)   --->   "%deleted_zeros_303 = select i1 %carry_610, i1 %Range1_all_ones_303, i1 %Range1_all_zeros_303"   --->   Operation 2285 'select' 'deleted_zeros_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_495)   --->   "%tmp_1066 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1303, i32 13"   --->   Operation 2286 'bitselect' 'tmp_1066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_495)   --->   "%xor_ln890_113 = xor i1 %tmp_1066, i1 1"   --->   Operation 2287 'xor' 'xor_ln890_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_495)   --->   "%and_ln890_113 = and i1 %Range2_all_ones_113, i1 %xor_ln890_113"   --->   Operation 2288 'and' 'and_ln890_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2289 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_495)   --->   "%deleted_ones_303 = select i1 %carry_610, i1 %and_ln890_113, i1 %Range1_all_ones_303"   --->   Operation 2289 'select' 'deleted_ones_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_495)   --->   "%and_ln891_113 = and i1 %carry_610, i1 %Range1_all_ones_303"   --->   Operation 2290 'and' 'and_ln891_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2291 [1/1] (0.00ns) (grouped into LUT with out node overflow_495)   --->   "%xor_ln895_609 = xor i1 %deleted_zeros_303, i1 1"   --->   Operation 2291 'xor' 'xor_ln895_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node overflow_495)   --->   "%or_ln895_495 = or i1 %p_Result_3200, i1 %xor_ln895_609"   --->   Operation 2292 'or' 'or_ln895_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node overflow_495)   --->   "%xor_ln895_610 = xor i1 %p_Result_3197, i1 1"   --->   Operation 2293 'xor' 'xor_ln895_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2294 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_495 = and i1 %or_ln895_495, i1 %xor_ln895_610"   --->   Operation 2294 'and' 'overflow_495' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_495)   --->   "%xor_ln896_802 = xor i1 %deleted_ones_303, i1 1"   --->   Operation 2295 'xor' 'xor_ln896_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2296 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_495 = or i1 %xor_ln896_801, i1 %xor_ln896_802"   --->   Operation 2296 'or' 'or_ln896_495' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_495)   --->   "%xor_ln896_879 = xor i1 %and_ln891_113, i1 %or_ln896_495"   --->   Operation 2297 'xor' 'xor_ln896_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_495)   --->   "%underflow_495 = and i1 %xor_ln896_879, i1 %p_Result_3197"   --->   Operation 2298 'and' 'underflow_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2067)   --->   "%select_ln346_622 = select i1 %overflow_495, i10 511, i10 512"   --->   Operation 2299 'select' 'select_ln346_622' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2300 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_495 = or i1 %overflow_495, i1 %underflow_495"   --->   Operation 2300 'or' 'or_ln346_495' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2301 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2067 = select i1 %or_ln346_495, i10 %select_ln346_622, i10 %out_data_V_2208"   --->   Operation 2301 'select' 'out_data_V_2067' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2302 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_50, i10 %out_data_V_2067" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2302 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2303 [1/1] (0.12ns)   --->   "%xor_ln896_803 = xor i1 %p_Result_3204, i1 1"   --->   Operation 2303 'xor' 'xor_ln896_803' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2304 [1/1] (0.12ns)   --->   "%carry_612 = and i1 %p_Result_3203, i1 %xor_ln896_803"   --->   Operation 2304 'and' 'carry_612' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node overflow_496)   --->   "%deleted_zeros_304 = select i1 %carry_612, i1 %Range1_all_ones_304, i1 %Range1_all_zeros_304"   --->   Operation 2305 'select' 'deleted_zeros_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_496)   --->   "%tmp_1072 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1306, i32 13"   --->   Operation 2306 'bitselect' 'tmp_1072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_496)   --->   "%xor_ln890_114 = xor i1 %tmp_1072, i1 1"   --->   Operation 2307 'xor' 'xor_ln890_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_496)   --->   "%and_ln890_114 = and i1 %Range2_all_ones_114, i1 %xor_ln890_114"   --->   Operation 2308 'and' 'and_ln890_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_496)   --->   "%deleted_ones_304 = select i1 %carry_612, i1 %and_ln890_114, i1 %Range1_all_ones_304"   --->   Operation 2309 'select' 'deleted_ones_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_496)   --->   "%and_ln891_114 = and i1 %carry_612, i1 %Range1_all_ones_304"   --->   Operation 2310 'and' 'and_ln891_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node overflow_496)   --->   "%xor_ln895_611 = xor i1 %deleted_zeros_304, i1 1"   --->   Operation 2311 'xor' 'xor_ln895_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2312 [1/1] (0.00ns) (grouped into LUT with out node overflow_496)   --->   "%or_ln895_496 = or i1 %p_Result_3204, i1 %xor_ln895_611"   --->   Operation 2312 'or' 'or_ln895_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node overflow_496)   --->   "%xor_ln895_612 = xor i1 %p_Result_3201, i1 1"   --->   Operation 2313 'xor' 'xor_ln895_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2314 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_496 = and i1 %or_ln895_496, i1 %xor_ln895_612"   --->   Operation 2314 'and' 'overflow_496' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_496)   --->   "%xor_ln896_804 = xor i1 %deleted_ones_304, i1 1"   --->   Operation 2315 'xor' 'xor_ln896_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2316 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_496 = or i1 %xor_ln896_803, i1 %xor_ln896_804"   --->   Operation 2316 'or' 'or_ln896_496' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_496)   --->   "%xor_ln896_880 = xor i1 %and_ln891_114, i1 %or_ln896_496"   --->   Operation 2317 'xor' 'xor_ln896_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2318 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_496)   --->   "%underflow_496 = and i1 %xor_ln896_880, i1 %p_Result_3201"   --->   Operation 2318 'and' 'underflow_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2070)   --->   "%select_ln346_623 = select i1 %overflow_496, i10 511, i10 512"   --->   Operation 2319 'select' 'select_ln346_623' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2320 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_496 = or i1 %overflow_496, i1 %underflow_496"   --->   Operation 2320 'or' 'or_ln346_496' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2321 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2070 = select i1 %or_ln346_496, i10 %select_ln346_623, i10 %out_data_V_2210"   --->   Operation 2321 'select' 'out_data_V_2070' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2322 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_51, i10 %out_data_V_2070" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2322 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2323 [1/1] (0.12ns)   --->   "%xor_ln896_805 = xor i1 %p_Result_3208, i1 1"   --->   Operation 2323 'xor' 'xor_ln896_805' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2324 [1/1] (0.12ns)   --->   "%carry_614 = and i1 %p_Result_3207, i1 %xor_ln896_805"   --->   Operation 2324 'and' 'carry_614' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node overflow_497)   --->   "%deleted_zeros_305 = select i1 %carry_614, i1 %Range1_all_ones_305, i1 %Range1_all_zeros_305"   --->   Operation 2325 'select' 'deleted_zeros_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_497)   --->   "%tmp_1078 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1309, i32 13"   --->   Operation 2326 'bitselect' 'tmp_1078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2327 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_497)   --->   "%xor_ln890_115 = xor i1 %tmp_1078, i1 1"   --->   Operation 2327 'xor' 'xor_ln890_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_497)   --->   "%and_ln890_115 = and i1 %Range2_all_ones_115, i1 %xor_ln890_115"   --->   Operation 2328 'and' 'and_ln890_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_497)   --->   "%deleted_ones_305 = select i1 %carry_614, i1 %and_ln890_115, i1 %Range1_all_ones_305"   --->   Operation 2329 'select' 'deleted_ones_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_497)   --->   "%and_ln891_115 = and i1 %carry_614, i1 %Range1_all_ones_305"   --->   Operation 2330 'and' 'and_ln891_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node overflow_497)   --->   "%xor_ln895_613 = xor i1 %deleted_zeros_305, i1 1"   --->   Operation 2331 'xor' 'xor_ln895_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node overflow_497)   --->   "%or_ln895_497 = or i1 %p_Result_3208, i1 %xor_ln895_613"   --->   Operation 2332 'or' 'or_ln895_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node overflow_497)   --->   "%xor_ln895_614 = xor i1 %p_Result_3205, i1 1"   --->   Operation 2333 'xor' 'xor_ln895_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2334 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_497 = and i1 %or_ln895_497, i1 %xor_ln895_614"   --->   Operation 2334 'and' 'overflow_497' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_497)   --->   "%xor_ln896_806 = xor i1 %deleted_ones_305, i1 1"   --->   Operation 2335 'xor' 'xor_ln896_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2336 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_497 = or i1 %xor_ln896_805, i1 %xor_ln896_806"   --->   Operation 2336 'or' 'or_ln896_497' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_497)   --->   "%xor_ln896_881 = xor i1 %and_ln891_115, i1 %or_ln896_497"   --->   Operation 2337 'xor' 'xor_ln896_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_497)   --->   "%underflow_497 = and i1 %xor_ln896_881, i1 %p_Result_3205"   --->   Operation 2338 'and' 'underflow_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2073)   --->   "%select_ln346_624 = select i1 %overflow_497, i10 511, i10 512"   --->   Operation 2339 'select' 'select_ln346_624' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2340 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_497 = or i1 %overflow_497, i1 %underflow_497"   --->   Operation 2340 'or' 'or_ln346_497' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2341 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2073 = select i1 %or_ln346_497, i10 %select_ln346_624, i10 %out_data_V_2212"   --->   Operation 2341 'select' 'out_data_V_2073' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2342 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_52, i10 %out_data_V_2073" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2342 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2343 [1/1] (0.12ns)   --->   "%xor_ln896_807 = xor i1 %p_Result_3212, i1 1"   --->   Operation 2343 'xor' 'xor_ln896_807' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2344 [1/1] (0.12ns)   --->   "%carry_616 = and i1 %p_Result_3211, i1 %xor_ln896_807"   --->   Operation 2344 'and' 'carry_616' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2345 [1/1] (0.00ns) (grouped into LUT with out node overflow_498)   --->   "%deleted_zeros_306 = select i1 %carry_616, i1 %Range1_all_ones_306, i1 %Range1_all_zeros_306"   --->   Operation 2345 'select' 'deleted_zeros_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_498)   --->   "%tmp_1084 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1312, i32 13"   --->   Operation 2346 'bitselect' 'tmp_1084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_498)   --->   "%xor_ln890_116 = xor i1 %tmp_1084, i1 1"   --->   Operation 2347 'xor' 'xor_ln890_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_498)   --->   "%and_ln890_116 = and i1 %Range2_all_ones_116, i1 %xor_ln890_116"   --->   Operation 2348 'and' 'and_ln890_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_498)   --->   "%deleted_ones_306 = select i1 %carry_616, i1 %and_ln890_116, i1 %Range1_all_ones_306"   --->   Operation 2349 'select' 'deleted_ones_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_498)   --->   "%and_ln891_116 = and i1 %carry_616, i1 %Range1_all_ones_306"   --->   Operation 2350 'and' 'and_ln891_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node overflow_498)   --->   "%xor_ln895_615 = xor i1 %deleted_zeros_306, i1 1"   --->   Operation 2351 'xor' 'xor_ln895_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node overflow_498)   --->   "%or_ln895_498 = or i1 %p_Result_3212, i1 %xor_ln895_615"   --->   Operation 2352 'or' 'or_ln895_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node overflow_498)   --->   "%xor_ln895_616 = xor i1 %p_Result_3209, i1 1"   --->   Operation 2353 'xor' 'xor_ln895_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2354 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_498 = and i1 %or_ln895_498, i1 %xor_ln895_616"   --->   Operation 2354 'and' 'overflow_498' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_498)   --->   "%xor_ln896_808 = xor i1 %deleted_ones_306, i1 1"   --->   Operation 2355 'xor' 'xor_ln896_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2356 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_498 = or i1 %xor_ln896_807, i1 %xor_ln896_808"   --->   Operation 2356 'or' 'or_ln896_498' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2357 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_498)   --->   "%xor_ln896_882 = xor i1 %and_ln891_116, i1 %or_ln896_498"   --->   Operation 2357 'xor' 'xor_ln896_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_498)   --->   "%underflow_498 = and i1 %xor_ln896_882, i1 %p_Result_3209"   --->   Operation 2358 'and' 'underflow_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2076)   --->   "%select_ln346_625 = select i1 %overflow_498, i10 511, i10 512"   --->   Operation 2359 'select' 'select_ln346_625' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2360 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_498 = or i1 %overflow_498, i1 %underflow_498"   --->   Operation 2360 'or' 'or_ln346_498' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2361 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2076 = select i1 %or_ln346_498, i10 %select_ln346_625, i10 %out_data_V_2214"   --->   Operation 2361 'select' 'out_data_V_2076' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2362 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_53, i10 %out_data_V_2076" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2362 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2363 [1/1] (0.12ns)   --->   "%xor_ln896_809 = xor i1 %p_Result_3216, i1 1"   --->   Operation 2363 'xor' 'xor_ln896_809' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2364 [1/1] (0.12ns)   --->   "%carry_618 = and i1 %p_Result_3215, i1 %xor_ln896_809"   --->   Operation 2364 'and' 'carry_618' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2365 [1/1] (0.00ns) (grouped into LUT with out node overflow_499)   --->   "%deleted_zeros_307 = select i1 %carry_618, i1 %Range1_all_ones_307, i1 %Range1_all_zeros_307"   --->   Operation 2365 'select' 'deleted_zeros_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_499)   --->   "%tmp_1090 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1315, i32 13"   --->   Operation 2366 'bitselect' 'tmp_1090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_499)   --->   "%xor_ln890_117 = xor i1 %tmp_1090, i1 1"   --->   Operation 2367 'xor' 'xor_ln890_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2368 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_499)   --->   "%and_ln890_117 = and i1 %Range2_all_ones_117, i1 %xor_ln890_117"   --->   Operation 2368 'and' 'and_ln890_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2369 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_499)   --->   "%deleted_ones_307 = select i1 %carry_618, i1 %and_ln890_117, i1 %Range1_all_ones_307"   --->   Operation 2369 'select' 'deleted_ones_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2370 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_499)   --->   "%and_ln891_117 = and i1 %carry_618, i1 %Range1_all_ones_307"   --->   Operation 2370 'and' 'and_ln891_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2371 [1/1] (0.00ns) (grouped into LUT with out node overflow_499)   --->   "%xor_ln895_617 = xor i1 %deleted_zeros_307, i1 1"   --->   Operation 2371 'xor' 'xor_ln895_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node overflow_499)   --->   "%or_ln895_499 = or i1 %p_Result_3216, i1 %xor_ln895_617"   --->   Operation 2372 'or' 'or_ln895_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node overflow_499)   --->   "%xor_ln895_618 = xor i1 %p_Result_3213, i1 1"   --->   Operation 2373 'xor' 'xor_ln895_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2374 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_499 = and i1 %or_ln895_499, i1 %xor_ln895_618"   --->   Operation 2374 'and' 'overflow_499' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_499)   --->   "%xor_ln896_810 = xor i1 %deleted_ones_307, i1 1"   --->   Operation 2375 'xor' 'xor_ln896_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2376 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_499 = or i1 %xor_ln896_809, i1 %xor_ln896_810"   --->   Operation 2376 'or' 'or_ln896_499' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2377 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_499)   --->   "%xor_ln896_883 = xor i1 %and_ln891_117, i1 %or_ln896_499"   --->   Operation 2377 'xor' 'xor_ln896_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_499)   --->   "%underflow_499 = and i1 %xor_ln896_883, i1 %p_Result_3213"   --->   Operation 2378 'and' 'underflow_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2079)   --->   "%select_ln346_626 = select i1 %overflow_499, i10 511, i10 512"   --->   Operation 2379 'select' 'select_ln346_626' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2380 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_499 = or i1 %overflow_499, i1 %underflow_499"   --->   Operation 2380 'or' 'or_ln346_499' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2381 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2079 = select i1 %or_ln346_499, i10 %select_ln346_626, i10 %out_data_V_2216"   --->   Operation 2381 'select' 'out_data_V_2079' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2382 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_54, i10 %out_data_V_2079" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2382 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2383 [1/1] (0.12ns)   --->   "%xor_ln896_811 = xor i1 %p_Result_3220, i1 1"   --->   Operation 2383 'xor' 'xor_ln896_811' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2384 [1/1] (0.12ns)   --->   "%carry_620 = and i1 %p_Result_3219, i1 %xor_ln896_811"   --->   Operation 2384 'and' 'carry_620' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node overflow_500)   --->   "%deleted_zeros_308 = select i1 %carry_620, i1 %Range1_all_ones_308, i1 %Range1_all_zeros_308"   --->   Operation 2385 'select' 'deleted_zeros_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_500)   --->   "%tmp_1096 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1318, i32 13"   --->   Operation 2386 'bitselect' 'tmp_1096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_500)   --->   "%xor_ln890_118 = xor i1 %tmp_1096, i1 1"   --->   Operation 2387 'xor' 'xor_ln890_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_500)   --->   "%and_ln890_118 = and i1 %Range2_all_ones_118, i1 %xor_ln890_118"   --->   Operation 2388 'and' 'and_ln890_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2389 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_500)   --->   "%deleted_ones_308 = select i1 %carry_620, i1 %and_ln890_118, i1 %Range1_all_ones_308"   --->   Operation 2389 'select' 'deleted_ones_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_500)   --->   "%and_ln891_118 = and i1 %carry_620, i1 %Range1_all_ones_308"   --->   Operation 2390 'and' 'and_ln891_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2391 [1/1] (0.00ns) (grouped into LUT with out node overflow_500)   --->   "%xor_ln895_619 = xor i1 %deleted_zeros_308, i1 1"   --->   Operation 2391 'xor' 'xor_ln895_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node overflow_500)   --->   "%or_ln895_500 = or i1 %p_Result_3220, i1 %xor_ln895_619"   --->   Operation 2392 'or' 'or_ln895_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node overflow_500)   --->   "%xor_ln895_620 = xor i1 %p_Result_3217, i1 1"   --->   Operation 2393 'xor' 'xor_ln895_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2394 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_500 = and i1 %or_ln895_500, i1 %xor_ln895_620"   --->   Operation 2394 'and' 'overflow_500' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2395 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_500)   --->   "%xor_ln896_812 = xor i1 %deleted_ones_308, i1 1"   --->   Operation 2395 'xor' 'xor_ln896_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2396 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_500 = or i1 %xor_ln896_811, i1 %xor_ln896_812"   --->   Operation 2396 'or' 'or_ln896_500' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_500)   --->   "%xor_ln896_884 = xor i1 %and_ln891_118, i1 %or_ln896_500"   --->   Operation 2397 'xor' 'xor_ln896_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_500)   --->   "%underflow_500 = and i1 %xor_ln896_884, i1 %p_Result_3217"   --->   Operation 2398 'and' 'underflow_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2082)   --->   "%select_ln346_627 = select i1 %overflow_500, i10 511, i10 512"   --->   Operation 2399 'select' 'select_ln346_627' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2400 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_500 = or i1 %overflow_500, i1 %underflow_500"   --->   Operation 2400 'or' 'or_ln346_500' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2401 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2082 = select i1 %or_ln346_500, i10 %select_ln346_627, i10 %out_data_V_2218"   --->   Operation 2401 'select' 'out_data_V_2082' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2402 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_55, i10 %out_data_V_2082" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2402 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2403 [1/1] (0.12ns)   --->   "%xor_ln896_813 = xor i1 %p_Result_3224, i1 1"   --->   Operation 2403 'xor' 'xor_ln896_813' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2404 [1/1] (0.12ns)   --->   "%carry_622 = and i1 %p_Result_3223, i1 %xor_ln896_813"   --->   Operation 2404 'and' 'carry_622' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node overflow_501)   --->   "%deleted_zeros_309 = select i1 %carry_622, i1 %Range1_all_ones_309, i1 %Range1_all_zeros_309"   --->   Operation 2405 'select' 'deleted_zeros_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2406 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_501)   --->   "%tmp_1102 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1321, i32 13"   --->   Operation 2406 'bitselect' 'tmp_1102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2407 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_501)   --->   "%xor_ln890_119 = xor i1 %tmp_1102, i1 1"   --->   Operation 2407 'xor' 'xor_ln890_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_501)   --->   "%and_ln890_119 = and i1 %Range2_all_ones_119, i1 %xor_ln890_119"   --->   Operation 2408 'and' 'and_ln890_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_501)   --->   "%deleted_ones_309 = select i1 %carry_622, i1 %and_ln890_119, i1 %Range1_all_ones_309"   --->   Operation 2409 'select' 'deleted_ones_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_501)   --->   "%and_ln891_119 = and i1 %carry_622, i1 %Range1_all_ones_309"   --->   Operation 2410 'and' 'and_ln891_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node overflow_501)   --->   "%xor_ln895_621 = xor i1 %deleted_zeros_309, i1 1"   --->   Operation 2411 'xor' 'xor_ln895_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node overflow_501)   --->   "%or_ln895_501 = or i1 %p_Result_3224, i1 %xor_ln895_621"   --->   Operation 2412 'or' 'or_ln895_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node overflow_501)   --->   "%xor_ln895_622 = xor i1 %p_Result_3221, i1 1"   --->   Operation 2413 'xor' 'xor_ln895_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2414 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_501 = and i1 %or_ln895_501, i1 %xor_ln895_622"   --->   Operation 2414 'and' 'overflow_501' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2415 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_501)   --->   "%xor_ln896_814 = xor i1 %deleted_ones_309, i1 1"   --->   Operation 2415 'xor' 'xor_ln896_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2416 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_501 = or i1 %xor_ln896_813, i1 %xor_ln896_814"   --->   Operation 2416 'or' 'or_ln896_501' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_501)   --->   "%xor_ln896_885 = xor i1 %and_ln891_119, i1 %or_ln896_501"   --->   Operation 2417 'xor' 'xor_ln896_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2418 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_501)   --->   "%underflow_501 = and i1 %xor_ln896_885, i1 %p_Result_3221"   --->   Operation 2418 'and' 'underflow_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2419 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2085)   --->   "%select_ln346_628 = select i1 %overflow_501, i10 511, i10 512"   --->   Operation 2419 'select' 'select_ln346_628' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2420 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_501 = or i1 %overflow_501, i1 %underflow_501"   --->   Operation 2420 'or' 'or_ln346_501' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2421 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2085 = select i1 %or_ln346_501, i10 %select_ln346_628, i10 %out_data_V_2220"   --->   Operation 2421 'select' 'out_data_V_2085' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2422 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_56, i10 %out_data_V_2085" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2422 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2423 [1/1] (0.12ns)   --->   "%xor_ln896_815 = xor i1 %p_Result_3228, i1 1"   --->   Operation 2423 'xor' 'xor_ln896_815' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2424 [1/1] (0.12ns)   --->   "%carry_624 = and i1 %p_Result_3227, i1 %xor_ln896_815"   --->   Operation 2424 'and' 'carry_624' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node overflow_502)   --->   "%deleted_zeros_310 = select i1 %carry_624, i1 %Range1_all_ones_310, i1 %Range1_all_zeros_310"   --->   Operation 2425 'select' 'deleted_zeros_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_502)   --->   "%tmp_1108 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1324, i32 13"   --->   Operation 2426 'bitselect' 'tmp_1108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_502)   --->   "%xor_ln890_120 = xor i1 %tmp_1108, i1 1"   --->   Operation 2427 'xor' 'xor_ln890_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_502)   --->   "%and_ln890_120 = and i1 %Range2_all_ones_120, i1 %xor_ln890_120"   --->   Operation 2428 'and' 'and_ln890_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_502)   --->   "%deleted_ones_310 = select i1 %carry_624, i1 %and_ln890_120, i1 %Range1_all_ones_310"   --->   Operation 2429 'select' 'deleted_ones_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_502)   --->   "%and_ln891_120 = and i1 %carry_624, i1 %Range1_all_ones_310"   --->   Operation 2430 'and' 'and_ln891_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node overflow_502)   --->   "%xor_ln895_623 = xor i1 %deleted_zeros_310, i1 1"   --->   Operation 2431 'xor' 'xor_ln895_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node overflow_502)   --->   "%or_ln895_502 = or i1 %p_Result_3228, i1 %xor_ln895_623"   --->   Operation 2432 'or' 'or_ln895_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node overflow_502)   --->   "%xor_ln895_624 = xor i1 %p_Result_3225, i1 1"   --->   Operation 2433 'xor' 'xor_ln895_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2434 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_502 = and i1 %or_ln895_502, i1 %xor_ln895_624"   --->   Operation 2434 'and' 'overflow_502' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_502)   --->   "%xor_ln896_816 = xor i1 %deleted_ones_310, i1 1"   --->   Operation 2435 'xor' 'xor_ln896_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2436 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_502 = or i1 %xor_ln896_815, i1 %xor_ln896_816"   --->   Operation 2436 'or' 'or_ln896_502' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_502)   --->   "%xor_ln896_886 = xor i1 %and_ln891_120, i1 %or_ln896_502"   --->   Operation 2437 'xor' 'xor_ln896_886' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_502)   --->   "%underflow_502 = and i1 %xor_ln896_886, i1 %p_Result_3225"   --->   Operation 2438 'and' 'underflow_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2439 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2088)   --->   "%select_ln346_629 = select i1 %overflow_502, i10 511, i10 512"   --->   Operation 2439 'select' 'select_ln346_629' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2440 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_502 = or i1 %overflow_502, i1 %underflow_502"   --->   Operation 2440 'or' 'or_ln346_502' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2441 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2088 = select i1 %or_ln346_502, i10 %select_ln346_629, i10 %out_data_V_2222"   --->   Operation 2441 'select' 'out_data_V_2088' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2442 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_57, i10 %out_data_V_2088" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2442 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2443 [1/1] (0.12ns)   --->   "%xor_ln896_817 = xor i1 %p_Result_3232, i1 1"   --->   Operation 2443 'xor' 'xor_ln896_817' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2444 [1/1] (0.12ns)   --->   "%carry_626 = and i1 %p_Result_3231, i1 %xor_ln896_817"   --->   Operation 2444 'and' 'carry_626' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2445 [1/1] (0.00ns) (grouped into LUT with out node overflow_503)   --->   "%deleted_zeros_311 = select i1 %carry_626, i1 %Range1_all_ones_311, i1 %Range1_all_zeros_311"   --->   Operation 2445 'select' 'deleted_zeros_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2446 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_503)   --->   "%tmp_1114 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1327, i32 13"   --->   Operation 2446 'bitselect' 'tmp_1114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_503)   --->   "%xor_ln890_121 = xor i1 %tmp_1114, i1 1"   --->   Operation 2447 'xor' 'xor_ln890_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_503)   --->   "%and_ln890_121 = and i1 %Range2_all_ones_121, i1 %xor_ln890_121"   --->   Operation 2448 'and' 'and_ln890_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_503)   --->   "%deleted_ones_311 = select i1 %carry_626, i1 %and_ln890_121, i1 %Range1_all_ones_311"   --->   Operation 2449 'select' 'deleted_ones_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_503)   --->   "%and_ln891_121 = and i1 %carry_626, i1 %Range1_all_ones_311"   --->   Operation 2450 'and' 'and_ln891_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node overflow_503)   --->   "%xor_ln895_625 = xor i1 %deleted_zeros_311, i1 1"   --->   Operation 2451 'xor' 'xor_ln895_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2452 [1/1] (0.00ns) (grouped into LUT with out node overflow_503)   --->   "%or_ln895_503 = or i1 %p_Result_3232, i1 %xor_ln895_625"   --->   Operation 2452 'or' 'or_ln895_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2453 [1/1] (0.00ns) (grouped into LUT with out node overflow_503)   --->   "%xor_ln895_626 = xor i1 %p_Result_3229, i1 1"   --->   Operation 2453 'xor' 'xor_ln895_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2454 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_503 = and i1 %or_ln895_503, i1 %xor_ln895_626"   --->   Operation 2454 'and' 'overflow_503' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_503)   --->   "%xor_ln896_818 = xor i1 %deleted_ones_311, i1 1"   --->   Operation 2455 'xor' 'xor_ln896_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2456 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_503 = or i1 %xor_ln896_817, i1 %xor_ln896_818"   --->   Operation 2456 'or' 'or_ln896_503' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2457 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_503)   --->   "%xor_ln896_887 = xor i1 %and_ln891_121, i1 %or_ln896_503"   --->   Operation 2457 'xor' 'xor_ln896_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_503)   --->   "%underflow_503 = and i1 %xor_ln896_887, i1 %p_Result_3229"   --->   Operation 2458 'and' 'underflow_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2091)   --->   "%select_ln346_630 = select i1 %overflow_503, i10 511, i10 512"   --->   Operation 2459 'select' 'select_ln346_630' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2460 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_503 = or i1 %overflow_503, i1 %underflow_503"   --->   Operation 2460 'or' 'or_ln346_503' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2461 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2091 = select i1 %or_ln346_503, i10 %select_ln346_630, i10 %out_data_V_2224"   --->   Operation 2461 'select' 'out_data_V_2091' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2462 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_58, i10 %out_data_V_2091" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2462 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2463 [1/1] (0.12ns)   --->   "%xor_ln896_819 = xor i1 %p_Result_3236, i1 1"   --->   Operation 2463 'xor' 'xor_ln896_819' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2464 [1/1] (0.12ns)   --->   "%carry_628 = and i1 %p_Result_3235, i1 %xor_ln896_819"   --->   Operation 2464 'and' 'carry_628' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2465 [1/1] (0.00ns) (grouped into LUT with out node overflow_504)   --->   "%deleted_zeros_312 = select i1 %carry_628, i1 %Range1_all_ones_312, i1 %Range1_all_zeros_312"   --->   Operation 2465 'select' 'deleted_zeros_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2466 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_504)   --->   "%tmp_1120 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1330, i32 13"   --->   Operation 2466 'bitselect' 'tmp_1120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2467 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_504)   --->   "%xor_ln890_122 = xor i1 %tmp_1120, i1 1"   --->   Operation 2467 'xor' 'xor_ln890_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_504)   --->   "%and_ln890_122 = and i1 %Range2_all_ones_122, i1 %xor_ln890_122"   --->   Operation 2468 'and' 'and_ln890_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2469 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_504)   --->   "%deleted_ones_312 = select i1 %carry_628, i1 %and_ln890_122, i1 %Range1_all_ones_312"   --->   Operation 2469 'select' 'deleted_ones_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_504)   --->   "%and_ln891_122 = and i1 %carry_628, i1 %Range1_all_ones_312"   --->   Operation 2470 'and' 'and_ln891_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2471 [1/1] (0.00ns) (grouped into LUT with out node overflow_504)   --->   "%xor_ln895_627 = xor i1 %deleted_zeros_312, i1 1"   --->   Operation 2471 'xor' 'xor_ln895_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node overflow_504)   --->   "%or_ln895_504 = or i1 %p_Result_3236, i1 %xor_ln895_627"   --->   Operation 2472 'or' 'or_ln895_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2473 [1/1] (0.00ns) (grouped into LUT with out node overflow_504)   --->   "%xor_ln895_628 = xor i1 %p_Result_3233, i1 1"   --->   Operation 2473 'xor' 'xor_ln895_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2474 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_504 = and i1 %or_ln895_504, i1 %xor_ln895_628"   --->   Operation 2474 'and' 'overflow_504' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_504)   --->   "%xor_ln896_820 = xor i1 %deleted_ones_312, i1 1"   --->   Operation 2475 'xor' 'xor_ln896_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2476 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_504 = or i1 %xor_ln896_819, i1 %xor_ln896_820"   --->   Operation 2476 'or' 'or_ln896_504' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2477 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_504)   --->   "%xor_ln896_888 = xor i1 %and_ln891_122, i1 %or_ln896_504"   --->   Operation 2477 'xor' 'xor_ln896_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_504)   --->   "%underflow_504 = and i1 %xor_ln896_888, i1 %p_Result_3233"   --->   Operation 2478 'and' 'underflow_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2094)   --->   "%select_ln346_631 = select i1 %overflow_504, i10 511, i10 512"   --->   Operation 2479 'select' 'select_ln346_631' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2480 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_504 = or i1 %overflow_504, i1 %underflow_504"   --->   Operation 2480 'or' 'or_ln346_504' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2481 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2094 = select i1 %or_ln346_504, i10 %select_ln346_631, i10 %out_data_V_2226"   --->   Operation 2481 'select' 'out_data_V_2094' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2482 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_59, i10 %out_data_V_2094" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2482 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2483 [1/1] (0.12ns)   --->   "%xor_ln896_821 = xor i1 %p_Result_3240, i1 1"   --->   Operation 2483 'xor' 'xor_ln896_821' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2484 [1/1] (0.12ns)   --->   "%carry_630 = and i1 %p_Result_3239, i1 %xor_ln896_821"   --->   Operation 2484 'and' 'carry_630' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node overflow_505)   --->   "%deleted_zeros_313 = select i1 %carry_630, i1 %Range1_all_ones_313, i1 %Range1_all_zeros_313"   --->   Operation 2485 'select' 'deleted_zeros_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_505)   --->   "%tmp_1126 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1333, i32 13"   --->   Operation 2486 'bitselect' 'tmp_1126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_505)   --->   "%xor_ln890_123 = xor i1 %tmp_1126, i1 1"   --->   Operation 2487 'xor' 'xor_ln890_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_505)   --->   "%and_ln890_123 = and i1 %Range2_all_ones_123, i1 %xor_ln890_123"   --->   Operation 2488 'and' 'and_ln890_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_505)   --->   "%deleted_ones_313 = select i1 %carry_630, i1 %and_ln890_123, i1 %Range1_all_ones_313"   --->   Operation 2489 'select' 'deleted_ones_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_505)   --->   "%and_ln891_123 = and i1 %carry_630, i1 %Range1_all_ones_313"   --->   Operation 2490 'and' 'and_ln891_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node overflow_505)   --->   "%xor_ln895_629 = xor i1 %deleted_zeros_313, i1 1"   --->   Operation 2491 'xor' 'xor_ln895_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node overflow_505)   --->   "%or_ln895_505 = or i1 %p_Result_3240, i1 %xor_ln895_629"   --->   Operation 2492 'or' 'or_ln895_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node overflow_505)   --->   "%xor_ln895_630 = xor i1 %p_Result_3237, i1 1"   --->   Operation 2493 'xor' 'xor_ln895_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2494 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_505 = and i1 %or_ln895_505, i1 %xor_ln895_630"   --->   Operation 2494 'and' 'overflow_505' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_505)   --->   "%xor_ln896_822 = xor i1 %deleted_ones_313, i1 1"   --->   Operation 2495 'xor' 'xor_ln896_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2496 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_505 = or i1 %xor_ln896_821, i1 %xor_ln896_822"   --->   Operation 2496 'or' 'or_ln896_505' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_505)   --->   "%xor_ln896_889 = xor i1 %and_ln891_123, i1 %or_ln896_505"   --->   Operation 2497 'xor' 'xor_ln896_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_505)   --->   "%underflow_505 = and i1 %xor_ln896_889, i1 %p_Result_3237"   --->   Operation 2498 'and' 'underflow_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2097)   --->   "%select_ln346_632 = select i1 %overflow_505, i10 511, i10 512"   --->   Operation 2499 'select' 'select_ln346_632' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_505 = or i1 %overflow_505, i1 %underflow_505"   --->   Operation 2500 'or' 'or_ln346_505' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2501 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2097 = select i1 %or_ln346_505, i10 %select_ln346_632, i10 %out_data_V_2228"   --->   Operation 2501 'select' 'out_data_V_2097' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2502 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_60, i10 %out_data_V_2097" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2502 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2503 [1/1] (0.12ns)   --->   "%xor_ln896_823 = xor i1 %p_Result_3244, i1 1"   --->   Operation 2503 'xor' 'xor_ln896_823' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2504 [1/1] (0.12ns)   --->   "%carry_632 = and i1 %p_Result_3243, i1 %xor_ln896_823"   --->   Operation 2504 'and' 'carry_632' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node overflow_506)   --->   "%deleted_zeros_314 = select i1 %carry_632, i1 %Range1_all_ones_314, i1 %Range1_all_zeros_314"   --->   Operation 2505 'select' 'deleted_zeros_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2506 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_506)   --->   "%tmp_1132 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1336, i32 13"   --->   Operation 2506 'bitselect' 'tmp_1132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2507 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_506)   --->   "%xor_ln890_124 = xor i1 %tmp_1132, i1 1"   --->   Operation 2507 'xor' 'xor_ln890_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_506)   --->   "%and_ln890_124 = and i1 %Range2_all_ones_124, i1 %xor_ln890_124"   --->   Operation 2508 'and' 'and_ln890_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_506)   --->   "%deleted_ones_314 = select i1 %carry_632, i1 %and_ln890_124, i1 %Range1_all_ones_314"   --->   Operation 2509 'select' 'deleted_ones_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_506)   --->   "%and_ln891_124 = and i1 %carry_632, i1 %Range1_all_ones_314"   --->   Operation 2510 'and' 'and_ln891_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node overflow_506)   --->   "%xor_ln895_631 = xor i1 %deleted_zeros_314, i1 1"   --->   Operation 2511 'xor' 'xor_ln895_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2512 [1/1] (0.00ns) (grouped into LUT with out node overflow_506)   --->   "%or_ln895_506 = or i1 %p_Result_3244, i1 %xor_ln895_631"   --->   Operation 2512 'or' 'or_ln895_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node overflow_506)   --->   "%xor_ln895_632 = xor i1 %p_Result_3241, i1 1"   --->   Operation 2513 'xor' 'xor_ln895_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2514 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_506 = and i1 %or_ln895_506, i1 %xor_ln895_632"   --->   Operation 2514 'and' 'overflow_506' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2515 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_506)   --->   "%xor_ln896_824 = xor i1 %deleted_ones_314, i1 1"   --->   Operation 2515 'xor' 'xor_ln896_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2516 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_506 = or i1 %xor_ln896_823, i1 %xor_ln896_824"   --->   Operation 2516 'or' 'or_ln896_506' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_506)   --->   "%xor_ln896_890 = xor i1 %and_ln891_124, i1 %or_ln896_506"   --->   Operation 2517 'xor' 'xor_ln896_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_506)   --->   "%underflow_506 = and i1 %xor_ln896_890, i1 %p_Result_3241"   --->   Operation 2518 'and' 'underflow_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2519 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2100)   --->   "%select_ln346_633 = select i1 %overflow_506, i10 511, i10 512"   --->   Operation 2519 'select' 'select_ln346_633' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2520 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_506 = or i1 %overflow_506, i1 %underflow_506"   --->   Operation 2520 'or' 'or_ln346_506' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2521 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2100 = select i1 %or_ln346_506, i10 %select_ln346_633, i10 %out_data_V_2230"   --->   Operation 2521 'select' 'out_data_V_2100' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2522 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_61, i10 %out_data_V_2100" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2522 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2523 [1/1] (0.12ns)   --->   "%xor_ln896_825 = xor i1 %p_Result_3248, i1 1"   --->   Operation 2523 'xor' 'xor_ln896_825' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2524 [1/1] (0.12ns)   --->   "%carry_634 = and i1 %p_Result_3247, i1 %xor_ln896_825"   --->   Operation 2524 'and' 'carry_634' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node overflow_507)   --->   "%deleted_zeros_315 = select i1 %carry_634, i1 %Range1_all_ones_315, i1 %Range1_all_zeros_315"   --->   Operation 2525 'select' 'deleted_zeros_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_507)   --->   "%tmp_1138 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1339, i32 13"   --->   Operation 2526 'bitselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2527 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_507)   --->   "%xor_ln890_125 = xor i1 %tmp_1138, i1 1"   --->   Operation 2527 'xor' 'xor_ln890_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_507)   --->   "%and_ln890_125 = and i1 %Range2_all_ones_125, i1 %xor_ln890_125"   --->   Operation 2528 'and' 'and_ln890_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_507)   --->   "%deleted_ones_315 = select i1 %carry_634, i1 %and_ln890_125, i1 %Range1_all_ones_315"   --->   Operation 2529 'select' 'deleted_ones_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_507)   --->   "%and_ln891_125 = and i1 %carry_634, i1 %Range1_all_ones_315"   --->   Operation 2530 'and' 'and_ln891_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node overflow_507)   --->   "%xor_ln895_633 = xor i1 %deleted_zeros_315, i1 1"   --->   Operation 2531 'xor' 'xor_ln895_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node overflow_507)   --->   "%or_ln895_507 = or i1 %p_Result_3248, i1 %xor_ln895_633"   --->   Operation 2532 'or' 'or_ln895_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node overflow_507)   --->   "%xor_ln895_634 = xor i1 %p_Result_3245, i1 1"   --->   Operation 2533 'xor' 'xor_ln895_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2534 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_507 = and i1 %or_ln895_507, i1 %xor_ln895_634"   --->   Operation 2534 'and' 'overflow_507' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_507)   --->   "%xor_ln896_826 = xor i1 %deleted_ones_315, i1 1"   --->   Operation 2535 'xor' 'xor_ln896_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2536 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_507 = or i1 %xor_ln896_825, i1 %xor_ln896_826"   --->   Operation 2536 'or' 'or_ln896_507' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_507)   --->   "%xor_ln896_891 = xor i1 %and_ln891_125, i1 %or_ln896_507"   --->   Operation 2537 'xor' 'xor_ln896_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_507)   --->   "%underflow_507 = and i1 %xor_ln896_891, i1 %p_Result_3245"   --->   Operation 2538 'and' 'underflow_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2539 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2103)   --->   "%select_ln346_634 = select i1 %overflow_507, i10 511, i10 512"   --->   Operation 2539 'select' 'select_ln346_634' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2540 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_507 = or i1 %overflow_507, i1 %underflow_507"   --->   Operation 2540 'or' 'or_ln346_507' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2541 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2103 = select i1 %or_ln346_507, i10 %select_ln346_634, i10 %out_data_V_2232"   --->   Operation 2541 'select' 'out_data_V_2103' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2542 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_62, i10 %out_data_V_2103" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2542 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2543 [1/1] (0.12ns)   --->   "%xor_ln896_827 = xor i1 %p_Result_3252, i1 1"   --->   Operation 2543 'xor' 'xor_ln896_827' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2544 [1/1] (0.12ns)   --->   "%carry_636 = and i1 %p_Result_3251, i1 %xor_ln896_827"   --->   Operation 2544 'and' 'carry_636' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2545 [1/1] (0.00ns) (grouped into LUT with out node overflow_508)   --->   "%deleted_zeros_316 = select i1 %carry_636, i1 %Range1_all_ones_316, i1 %Range1_all_zeros_316"   --->   Operation 2545 'select' 'deleted_zeros_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2546 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_508)   --->   "%tmp_1144 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_1342, i32 13"   --->   Operation 2546 'bitselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_508)   --->   "%xor_ln890_126 = xor i1 %tmp_1144, i1 1"   --->   Operation 2547 'xor' 'xor_ln890_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_508)   --->   "%and_ln890_126 = and i1 %Range2_all_ones_126, i1 %xor_ln890_126"   --->   Operation 2548 'and' 'and_ln890_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_508)   --->   "%deleted_ones_316 = select i1 %carry_636, i1 %and_ln890_126, i1 %Range1_all_ones_316"   --->   Operation 2549 'select' 'deleted_ones_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_508)   --->   "%and_ln891_126 = and i1 %carry_636, i1 %Range1_all_ones_316"   --->   Operation 2550 'and' 'and_ln891_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node overflow_508)   --->   "%xor_ln895_635 = xor i1 %deleted_zeros_316, i1 1"   --->   Operation 2551 'xor' 'xor_ln895_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2552 [1/1] (0.00ns) (grouped into LUT with out node overflow_508)   --->   "%or_ln895_508 = or i1 %p_Result_3252, i1 %xor_ln895_635"   --->   Operation 2552 'or' 'or_ln895_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2553 [1/1] (0.00ns) (grouped into LUT with out node overflow_508)   --->   "%xor_ln895_636 = xor i1 %p_Result_3249, i1 1"   --->   Operation 2553 'xor' 'xor_ln895_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2554 [1/1] (0.27ns) (out node of the LUT)   --->   "%overflow_508 = and i1 %or_ln895_508, i1 %xor_ln895_636"   --->   Operation 2554 'and' 'overflow_508' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node or_ln896_508)   --->   "%xor_ln896_828 = xor i1 %deleted_ones_316, i1 1"   --->   Operation 2555 'xor' 'xor_ln896_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2556 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln896_508 = or i1 %xor_ln896_827, i1 %xor_ln896_828"   --->   Operation 2556 'or' 'or_ln896_508' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2557 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_508)   --->   "%xor_ln896_892 = xor i1 %and_ln891_126, i1 %or_ln896_508"   --->   Operation 2557 'xor' 'xor_ln896_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node or_ln346_508)   --->   "%underflow_508 = and i1 %xor_ln896_892, i1 %p_Result_3249"   --->   Operation 2558 'and' 'underflow_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node out_data_V_2106)   --->   "%select_ln346_635 = select i1 %overflow_508, i10 511, i10 512"   --->   Operation 2559 'select' 'select_ln346_635' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2560 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln346_508 = or i1 %overflow_508, i1 %underflow_508"   --->   Operation 2560 'or' 'or_ln346_508' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 2561 [1/1] (0.30ns) (out node of the LUT)   --->   "%out_data_V_2106 = select i1 %or_ln346_508, i10 %select_ln346_635, i10 %out_data_V_2234"   --->   Operation 2561 'select' 'out_data_V_2106' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 2562 [1/1] (1.34ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i10P0A, i10 %layer9_out_63, i10 %out_data_V_2106" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28]   --->   Operation 2562 'write' 'write_ln28' <Predicate = true> <Delay = 1.34> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_2 : Operation 2563 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:31]   --->   Operation 2563 'ret' 'ret_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.41ns
The critical path consists of the following:
	fifo read operation ('__Val2__', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23) on port 'layer6_out_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:23) [257]  (1.35 ns)
	'icmp' operation ('r') [326]  (0.343 ns)
	'or' operation ('or_ln374') [328]  (0 ns)
	'and' operation ('qb') [329]  (0 ns)
	'add' operation ('out_data.V') [331]  (0.725 ns)

 <State 2>: 2.29ns
The critical path consists of the following:
	'xor' operation ('xor_ln896') [333]  (0.122 ns)
	'and' operation ('carry') [334]  (0.122 ns)
	'select' operation ('deleted_ones') [344]  (0 ns)
	'xor' operation ('xor_ln896_702') [350]  (0 ns)
	'or' operation ('or_ln896') [351]  (0.278 ns)
	'xor' operation ('xor_ln896_829') [352]  (0 ns)
	'and' operation ('underflow') [353]  (0 ns)
	'or' operation ('or_ln346') [355]  (0.122 ns)
	'select' operation ('out_data.V') [356]  (0.303 ns)
	fifo write operation ('write_ln28', /home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28) on port 'layer9_out_0' (/home/biloba/Documents/Repositories/A3D3-Neuro-Demo/LFADS-2023_12_19_U55C_Full_LFADS/src/nnet_utils/nnet_activation_array_stream.h:28) [357]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
