--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Controller.twx Controller.ncd -o Controller.twr
Controller.pcf -ucf Controller.ucf

Design file:              Controller.ncd
Physical constraint file: Controller.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RST         |    4.117(R)|    0.725(R)|CLK_IBUF          |   0.000|
Ram1Data<0> |    2.887(R)|   -1.076(R)|CLK_IBUF          |   0.000|
Ram1Data<1> |    2.545(R)|   -0.805(R)|CLK_IBUF          |   0.000|
Ram1Data<2> |    2.385(R)|   -0.679(R)|CLK_IBUF          |   0.000|
Ram1Data<3> |    2.915(R)|   -1.098(R)|CLK_IBUF          |   0.000|
Ram1Data<4> |    2.097(R)|   -0.444(R)|CLK_IBUF          |   0.000|
Ram1Data<5> |    2.270(R)|   -0.585(R)|CLK_IBUF          |   0.000|
Ram1Data<6> |    2.208(R)|   -0.543(R)|CLK_IBUF          |   0.000|
Ram1Data<7> |    2.409(R)|   -0.702(R)|CLK_IBUF          |   0.000|
Ram1Data<8> |    2.382(R)|   -0.674(R)|CLK_IBUF          |   0.000|
Ram1Data<9> |    2.174(R)|   -0.518(R)|CLK_IBUF          |   0.000|
Ram1Data<10>|    2.684(R)|   -0.916(R)|CLK_IBUF          |   0.000|
Ram1Data<11>|    2.242(R)|   -0.572(R)|CLK_IBUF          |   0.000|
Ram1Data<12>|    3.519(R)|   -1.579(R)|CLK_IBUF          |   0.000|
Ram1Data<13>|    3.166(R)|   -1.297(R)|CLK_IBUF          |   0.000|
Ram1Data<14>|    3.776(R)|   -1.788(R)|CLK_IBUF          |   0.000|
Ram1Data<15>|    3.453(R)|   -1.529(R)|CLK_IBUF          |   0.000|
SW<0>       |    4.528(R)|   -0.125(R)|CLK_IBUF          |   0.000|
SW<1>       |    4.969(R)|   -0.216(R)|CLK_IBUF          |   0.000|
SW<2>       |    4.325(R)|    0.254(R)|CLK_IBUF          |   0.000|
SW<3>       |    4.513(R)|   -0.875(R)|CLK_IBUF          |   0.000|
SW<4>       |    6.034(R)|   -0.559(R)|CLK_IBUF          |   0.000|
SW<5>       |    5.324(R)|   -0.696(R)|CLK_IBUF          |   0.000|
SW<6>       |    5.024(R)|   -0.936(R)|CLK_IBUF          |   0.000|
SW<7>       |    4.581(R)|   -0.427(R)|CLK_IBUF          |   0.000|
SW<8>       |    5.892(R)|   -0.269(R)|CLK_IBUF          |   0.000|
SW<9>       |    5.480(R)|   -0.694(R)|CLK_IBUF          |   0.000|
SW<10>      |    5.216(R)|   -0.089(R)|CLK_IBUF          |   0.000|
SW<11>      |    5.028(R)|    0.092(R)|CLK_IBUF          |   0.000|
SW<12>      |    5.568(R)|   -0.283(R)|CLK_IBUF          |   0.000|
SW<13>      |    4.399(R)|   -0.192(R)|CLK_IBUF          |   0.000|
SW<14>      |    4.600(R)|   -0.618(R)|CLK_IBUF          |   0.000|
SW<15>      |    4.467(R)|   -0.606(R)|CLK_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |   12.150(R)|CLK_IBUF          |   0.000|
Led<1>      |   12.477(R)|CLK_IBUF          |   0.000|
Led<2>      |   12.637(R)|CLK_IBUF          |   0.000|
Led<3>      |   10.864(R)|CLK_IBUF          |   0.000|
Led<4>      |   12.255(R)|CLK_IBUF          |   0.000|
Led<5>      |   12.186(R)|CLK_IBUF          |   0.000|
Led<6>      |   12.377(R)|CLK_IBUF          |   0.000|
Light<0>    |    8.926(R)|CLK_IBUF          |   0.000|
Light<1>    |    9.433(R)|CLK_IBUF          |   0.000|
Light<2>    |    8.778(R)|CLK_IBUF          |   0.000|
Light<3>    |    8.907(R)|CLK_IBUF          |   0.000|
Light<4>    |    9.148(R)|CLK_IBUF          |   0.000|
Light<5>    |    8.619(R)|CLK_IBUF          |   0.000|
Light<6>    |    9.787(R)|CLK_IBUF          |   0.000|
Light<7>    |    8.915(R)|CLK_IBUF          |   0.000|
Light<8>    |    9.790(R)|CLK_IBUF          |   0.000|
Light<9>    |    9.214(R)|CLK_IBUF          |   0.000|
Light<10>   |    9.631(R)|CLK_IBUF          |   0.000|
Light<11>   |    9.485(R)|CLK_IBUF          |   0.000|
Light<12>   |    9.486(R)|CLK_IBUF          |   0.000|
Light<13>   |   10.189(R)|CLK_IBUF          |   0.000|
Light<14>   |   10.143(R)|CLK_IBUF          |   0.000|
Light<15>   |   11.021(R)|CLK_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock clk1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Ram1Addr<0> |    9.003(R)|clk1_BUFGP        |   0.000|
Ram1Addr<1> |    9.584(R)|clk1_BUFGP        |   0.000|
Ram1Addr<2> |    9.852(R)|clk1_BUFGP        |   0.000|
Ram1Addr<3> |    9.673(R)|clk1_BUFGP        |   0.000|
Ram1Addr<4> |   10.291(R)|clk1_BUFGP        |   0.000|
Ram1Addr<5> |    9.062(R)|clk1_BUFGP        |   0.000|
Ram1Addr<6> |    8.320(R)|clk1_BUFGP        |   0.000|
Ram1Addr<7> |    8.329(R)|clk1_BUFGP        |   0.000|
Ram1Addr<8> |    8.601(R)|clk1_BUFGP        |   0.000|
Ram1Addr<9> |    9.083(R)|clk1_BUFGP        |   0.000|
Ram1Addr<10>|    8.638(R)|clk1_BUFGP        |   0.000|
Ram1Addr<11>|    9.091(R)|clk1_BUFGP        |   0.000|
Ram1Addr<12>|    9.256(R)|clk1_BUFGP        |   0.000|
Ram1Addr<13>|    9.101(R)|clk1_BUFGP        |   0.000|
Ram1Addr<14>|    8.520(R)|clk1_BUFGP        |   0.000|
Ram1Addr<15>|    8.582(R)|clk1_BUFGP        |   0.000|
Ram1Addr<16>|    8.267(R)|clk1_BUFGP        |   0.000|
Ram1Addr<17>|    8.252(R)|clk1_BUFGP        |   0.000|
Ram1Data<0> |    8.980(R)|clk1_BUFGP        |   0.000|
Ram1Data<1> |    9.787(R)|clk1_BUFGP        |   0.000|
Ram1Data<2> |   10.042(R)|clk1_BUFGP        |   0.000|
Ram1Data<3> |    8.976(R)|clk1_BUFGP        |   0.000|
Ram1Data<4> |   10.297(R)|clk1_BUFGP        |   0.000|
Ram1Data<5> |    8.271(R)|clk1_BUFGP        |   0.000|
Ram1Data<6> |    8.183(R)|clk1_BUFGP        |   0.000|
Ram1Data<7> |    8.462(R)|clk1_BUFGP        |   0.000|
Ram1Data<8> |    8.429(R)|clk1_BUFGP        |   0.000|
Ram1Data<9> |    8.711(R)|clk1_BUFGP        |   0.000|
Ram1Data<10>|    8.683(R)|clk1_BUFGP        |   0.000|
Ram1Data<11>|    8.453(R)|clk1_BUFGP        |   0.000|
Ram1Data<12>|    8.600(R)|clk1_BUFGP        |   0.000|
Ram1Data<13>|    8.206(R)|clk1_BUFGP        |   0.000|
Ram1Data<14>|    9.452(R)|clk1_BUFGP        |   0.000|
Ram1Data<15>|    9.709(R)|clk1_BUFGP        |   0.000|
Ram1OE      |    8.269(R)|clk1_BUFGP        |   0.000|
Ram1WE      |    8.642(R)|clk1_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.462|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.671|         |         |         |
clk1           |    4.437|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 30 08:45:31 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



