// An example MIPS model

use riscv::components::*;
use riscv::components::Sext;
use std::{path::PathBuf, rc::Rc, cell::Cell};
use syncrim::{
    common::{ComponentStore, Input},
    components::*,
};

fn main() {
    let cs = ComponentStore {
        store: vec![
            Rc::new(Add {
                id: "pc_adder".to_string(),
                pos: (150.0, 120.0),
                a_in: Input::new("pc_adder_mux", "out"),
                b_in: Input::new("reg", "out"),
            }),
            Rc::new(Constant {
                id: "pc_adder_c".to_string(),
                pos: (100.0, 100.0),
                value: 4,
            }),
            Rc::new(Wire{
                id: "wire".to_string(),
                pos:(500.0, 500.0),
                delta:(200.0, 300.0),
                input:(Input::new("reg", "out")),
            }),
            Rc::new(Mux{
                id:"pc_adder_mux".to_string(),
                pos:(100.0, 120.0),
                select: Input::new("decoder", "pc_mux_sel"),
                m_in:vec![Input::new("pc_adder_c", "out"),Input::new("pc_adder_mux_se", "out")]
            }),
            Rc::new(Sext{
                id:"pc_adder_mux_se".to_string(),
                pos:(70.0, 120.0),
                data_i:Input::new("decoder", "pc_se_data"),
            }),
            Rc::new(Register {
                id: "reg".to_string(),
                pos: (100.0, 140.0),
                r_in: Input::new("pc_adder", "out"),
            }),
            Rc::new(InstrMem {
                id: "instr_mem".to_string(),
                pos: (180.0, 400.0),
                pc: Input::new("reg", "out"),
                // fake instructions just to show the relation between input address and instruction
                instr: vec![
                    //The results are calculated from the reg file start state defined above
                    //and assuming the blocks are the only code over that reg file.
                    //OP TEST BLOCK
                    // 0x003100b3,//add x1, x2, x3 -> x1 = 0x5
                    // 0x00308133,//add x2, x1, x3 -> x2 = 0x8
                    // 0x40410133,//sub x2, x2, x4 -> x2 = -2
                    // 0x004121b3,//slt x3, x2, x4 -> x3 = 0x1 //signed -2<10
                    // 0x004131b3,//sltu x3, x2, x4 x3 = 0x0 //unsigned -2>10
                    // 0x001151b3,//srl x3, x2, x1 # x3 = 0x07ffffff
                    // 0x401151b3,//sra x3, x2, x1 # x3 = 0xffffffff
                    // 0x001111b3,//sll x3, x2, x1 # x3 = 0xffffffc0
                    // 0x0020c1b3,//xor x3, x1, x2 # x3 = 0xfffffffb //fel h√§r
                    // 0x0020f1b3,//and x3, x1, x2 # x3 = 0x00000004
                    // 0x0060e1b3,//or x3, x1, x6 #  x3 = 0x00000007
                    // 0x00000033,//add x0, x0, x0, basically nop before panicking so we can see result.
                    // 0x00940023,//sb x8, 0(x9) # should panic over opcode for now
                    //OP_IMM, AUIPC, LUI TEST BLOCK
                    0x00310093,//addi x1, x2, 3 # x1=0x5
                    0xffd0a093,//slti x1, x1, -3 # x1=0x0
                    0x0030a093,//slti x1, x1, 3 # x1=0x1
                    0xffd0b093,//sltiu x1, x1, -3 #x1=0x1
                    0x00313093,//sltiu x1, x2, 3 #x1=0x1
                    0x00324093,//xori x1, x4, 3 #x1 = 0x9
                    0x00326093,//ori x1, x4, 3 #x1=0xb
                    0x00327093,//andi x1, x4, 3 #x1=0x2
                    0x00c19093,//slli x1, x3, 12 #x1=0x3000
                    0x0011d093,//srli x1, x3, 1 #x1=0x1
                    0xffa00093,//addi x1, x0, -6 #x1=0xfffffffa
                    0x4020d093,//srai x1, x1, 2 #x1=0xfffffffe
                    0x00500093,//addi x1, x0, 5 #x1=0x5
                    0x4020d093,//srai x1, x1, 2 #x1=0x1
                    0xfffff0b7,//lui x1, 0xFFFFF #x1=0xFFFFF000
                    0xfffff097,//auipc x1, 0xFFFFF #x1=0xFFFFF040
                    0x00000093,//addi, x1, x0, 0 x1 = 0
                    0x00408093,//addi x1, x1, 4 x1+=4
                    //0xff9ff16f,//jal, x2, -8 should jump to the addi before and keep incrementing x1.
                    0x00000033,//add x0, x0, x0, basically nop before panicking so we can see result.
                    //0x00940023,//sb x8, 0(x9) # should panic over opcode for now
                    0x00102023,//sw x1, 0(x0) store x1=4 at 0
                    0x00002283,//lw x5, 0(x0) x5=4
                    0x00228213,//addi x4, x5, 2 //x4=6
                    0x00002303, //lw x6, 0(x0), x6 = 4
                    0xfff00093,//set x1 to -1 addi x1, x0, -1
                    0x00102023,//store -1 at 0
                    0x00000203,//load via lb -1 to x4
                    0x00004203,//lbu x4 -1 again.
                    0x004002a3,//sb x4, 5(0)
                    0x00000033,//add x0, x0, x0, basically nop before panicking so we can see result.
                    0x00000033,//add x0, x0, x0, basically nop before panicking so we can see result.

                    4,5,6,7,8,9],
            }),    
            Rc::new(Decoder{
                id: "decoder".to_string(),
                pos: (300.0, 150.0),
                instruction:Input::new("instr_mem", "instruction"),
            }),
            Rc::new(Register{
                id: "regfile_we_reg".to_string(),
                pos: (450.0, 50.0),
                r_in: Input::new("decoder","regfile_we"),
            }),
            Rc::new(Register{
                id: "regfile_rd_reg".to_string(),
                pos:(480.0, 50.0),
                r_in: Input::new("decoder", "regfile_rd"),
            }),
            Rc::new(SZExt{
                id: "imm_szext".to_string(),
                pos:(450.0, 1000.0),
                data_i:Input::new("decoder", "sign_zero_ext_data"),
                sel_i:Input::new("decoder", "sign_zero_ext_sel"),

            }),
            Rc::new(RegFile{
                id:"reg_file".into(),
                pos:(450.0, 150.0),
                width:100.0,
                height:100.0,
                read_addr1:Input::new("decoder", "regfile_rs1"),
                read_addr2:Input::new("decoder", "regfile_rs2"),
                write_data:Input::new("wb_mux", "out"),
                write_addr:Input::new("regfile_rd_reg", "out"), 
                write_enable:Input::new("regfile_we_reg", "out"),
                registers: vec![Cell::new(0),
                Cell::new(1),
                Cell::new(2),
                Cell::new(3),
                Cell::new(10),
                Cell::new(5),
                Cell::new(6),
                Cell::new(7),
                Cell::new(8),
                Cell::new(9),
                Cell::new(10),
                Cell::new(11),
                Cell::new(12),
                Cell::new(13),
                Cell::new(14),
                Cell::new(15),
                Cell::new(16),
                Cell::new(17),
                Cell::new(18),
                Cell::new(19),
                Cell::new(20),
                Cell::new(21),
                Cell::new(22),
                Cell::new(23),
                Cell::new(24),
                Cell::new(25),
                Cell::new(26),
                Cell::new(27),
                Cell::new(28),
                Cell::new(29),
                Cell::new(30),
                Cell::new(31),
                ],
            }),
            Rc::new({Mem{
                id:"data_memory".to_string(),
                pos:(700.0, 600.0),
                width:100.0,
                height:100.0,
                big_endian:false,
                data:Input::new("reg_file", "reg_b"),
                addr:Input::new("alu", "result_o"),
                ctrl:Input::new("decoder", "data_mem_ctrl"),
                sign:Input::new("decoder", "data_se"),
                size:Input::new("decoder", "data_mem_size"),
                memory: Memory::new(),


            }}),
            Rc::new(Mux{
                id:"alu_operand_a_mux".to_string(),
                pos:(700.0,150.0),
                select:Input::new("decoder", "alu_operand_a_sel"),
                m_in:vec![Input::new("reg_file","reg_a"),Input::new("decoder","imm_a_mux_data")]
            }),
            Rc::new(Mux{
                id:"alu_operand_b_mux".to_string(),
                pos:(700.0,300.0),
                select:Input::new("decoder", "alu_operand_b_sel"),
                m_in:vec![Input::new("reg_file","reg_b"),Input::new("imm_szext","out"),Input::new("reg","out" )]
            }),

            Rc::new(ALU{
                id:"alu".to_string(),
                pos:(800.0, 225.0),
                operator_i:Input::new("decoder", "alu_operator"),
                operand_a_i:Input::new("alu_operand_a_mux", "out"),
                operand_b_i:Input::new("alu_operand_b_mux", "out"),
            }),
            Rc::new(Mux{
                id:"wb_mux".to_string(),
                pos:(900.0, 225.0),
                select:Input::new("decoder", "wb_mux"),
                m_in:vec![Input::new("alu", "result_o"),Input::new("data_memory", "data")],
            }),
        ],
    };

    let path = PathBuf::from("riscv.json");
    cs.save_file(&path);

    #[cfg(feature = "gui-egui")]
    syncrim::gui_egui::gui(&cs, &path).ok();

    #[cfg(feature = "gui-vizia")]
    syncrim::gui_vizia::gui(&cs, &path);
}
