
*** Running vivado
    with args -log Controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Controller.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Controller.tcl -notrace
Command: synth_design -top Controller -part xc7a100tcsg324-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 47552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 966.039 ; gain = 234.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Controller' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'Debounce_money' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Debounce_money.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Debounce_money' (1#1) [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Debounce_money.v:23]
INFO: [Synth 8-6157] synthesizing module 'HexTo7Segment' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/HexTo7Segment.v:23]
INFO: [Synth 8-226] default block is never used [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/HexTo7Segment.v:70]
INFO: [Synth 8-226] default block is never used [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/HexTo7Segment.v:70]
INFO: [Synth 8-226] default block is never used [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/HexTo7Segment.v:70]
INFO: [Synth 8-6155] done synthesizing module 'HexTo7Segment' (2#1) [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/HexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (3#1) [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:23]
WARNING: [Synth 8-3331] design Controller has unconnected port reset_money_input
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1038.223 ; gain = 306.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1038.223 ; gain = 306.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1038.223 ; gain = 306.211
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1038.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Nexys4DDR_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Nexys4DDR_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1128.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1128.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.613 ; gain = 396.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.613 ; gain = 396.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.613 ; gain = 396.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.613 ; gain = 396.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Debounce_money 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module HexTo7Segment 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Controller has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Controller has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Controller has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Controller has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design Controller has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design Controller has port DP driven by constant 1
WARNING: [Synth 8-3331] design Controller has unconnected port reset_money_input
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin item_price[7] with 1st driver pin 'item_price_reg[7]/Q' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin item_price[7] with 2nd driver pin 'GND' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6858] multi-driven net item_price[7] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin item_price[6] with 1st driver pin 'item_price_reg[6]/Q' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin item_price[6] with 2nd driver pin 'GND' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6858] multi-driven net item_price[6] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin item_price[5] with 1st driver pin 'item_price_reg[5]/Q' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin item_price[5] with 2nd driver pin 'GND' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6858] multi-driven net item_price[5] is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'item_price_reg[4]/Q' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'item_price_reg[3]/Q' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'item_price_reg[2]/Q' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'item_price_reg[1]/Q' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'item_price_reg[0]/Q' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.srcs/sources_1/new/Controller.v:64]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1128.613 ; gain = 396.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1128.613 ; gain = 396.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1140.105 ; gain = 408.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1142.496 ; gain = 410.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1149.262 ; gain = 417.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1149.262 ; gain = 417.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1149.262 ; gain = 417.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1149.262 ; gain = 417.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1149.262 ; gain = 417.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1149.262 ; gain = 417.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     1|
|4     |LUT2   |    16|
|5     |LUT3   |     3|
|6     |LUT4   |     6|
|7     |LUT5   |     5|
|8     |LUT6   |    60|
|9     |FDCE   |    37|
|10    |FDRE   |    20|
|11    |IBUF   |     9|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |   186|
|2     |  debounce_inst |Debounce_money |    82|
|3     |  display       |HexTo7Segment  |    52|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1149.262 ; gain = 417.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 24 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1149.262 ; gain = 326.859
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1149.262 ; gain = 417.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1161.359 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1162.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 9 Warnings, 25 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1162.324 ; gain = 738.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1162.324 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Courses/CS_Cousrces/2024 Fall Digital Design/lab3/Lab_3/Lab_3.runs/synth_1/Controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Controller_utilization_synth.rpt -pb Controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 15:03:43 2024...
