/* =========================================================================
 *  
 *  Copyright (c) 2019 Imagination Technologies Limited
 *  Copyright 2018-2021 NXP
 *
 *  SPDX-License-Identifier: GPL-2.0
 *
 * ========================================================================= */

#ifndef PFE_HIF_CSR_H_
#define PFE_HIF_CSR_H_

#include "pfe_hif.h"

#ifndef PFE_CBUS_H_
#error Missing cbus.h
#endif /* PFE_CBUS_H_ */

#if ((PFE_CFG_IP_VERSION != PFE_CFG_IP_VERSION_FPGA_5_0_4) \
	&& (PFE_CFG_IP_VERSION != PFE_CFG_IP_VERSION_NPU_7_14) \
	&& (PFE_CFG_IP_VERSION != PFE_CFG_IP_VERSION_NPU_7_14a))
#error Unsupported IP version
#endif /* PFE_CFG_IP_VERSION */

#define HIF_VERSION							(0x00U)
#define HIF_TX_POLL_CTRL					(0x04U)
#define HIF_RX_POLL_CTRL					(0x08U)
#define HIF_MISC							(0x0cU)
#define HIF_TIMEOUT_REG						(0x10U)
#define HIF_SOFT_RESET						(0x14U)
#define HIF_INT_SRC							(0x40U)
#define HIF_ERR_INT_SRC						(0x68U)
#define HIF_ERR_INT_EN						(0x6cU)
#define HIF_TX_FIFO_ERR_INT_SRC				(0x70U)
#define HIF_TX_FIFO_ERR_INT_EN				(0x74U)
#define HIF_RX_FIFO_ERR_INT_SRC				(0x78U)
#define HIF_RX_FIFO_ERR_INT_EN				(0x7cU)
#define HIF_TX_STATE						(0x80U)
#define HIF_TX_ACTV							(0x84U)
#define HIF_TX_CURR_CH_NO					(0x88U)
#define HIF_DXR_TX_FIFO_CNT					(0x8cU)
#define HIF_TX_CTRL_WORD_FIFO_CNT1			(0x90U)
#define HIF_TX_CTRL_WORD_FIFO_CNT2			(0x94U)
#define HIF_TX_BVALID_FIFO_CNT				(0x98U)
#define HIF_TX_PKT_CNT1						(0x9cU)
#define HIF_TX_PKT_CNT2						(0xa0U)
#define HIF_RX_STATE						(0xa4U)
#define HIF_RX_ACTV							(0xa8U)
#define HIF_RX_CURR_CH_NO					(0xacU)
#define HIF_DXR_RX_FIFO_CNT					(0xb0U)
#define HIF_RX_CTRL_WORD_FIFO_CNT			(0xb4U)
#define HIF_RX_BVALID_FIFO_CNT				(0xb8U)
#define HIF_RX_PKT_CNT1						(0xbcU)
#define HIF_RX_PKT_CNT2						(0xc0U)
#define HIF_DMA_BASE_ADDR					(0xc4U)
#define HIF_DMA_BURST_SIZE_ADDR				(0xc8U)
#define HIF_RX_QUEUE_MAP_CH_NO_ADDR			(0xccU)
#define HIF_LTC_PKT_CTRL_ADDR				(0xd0U)

#define HIF_CTRL_CH0						(0x100U)
#define HIF_RX_BDP_WR_LOW_ADDR_CH0			(0x104U)
#define HIF_RX_BDP_WR_HIGH_ADDR_CH0			(0x108U)
#define HIF_RX_BDP_RD_LOW_ADDR_CH0			(0x10cU)
#define HIF_RX_BDP_RD_HIGH_ADDR_CH0			(0x110U)
#define HIF_TX_BDP_WR_LOW_ADDR_CH0			(0x114U)
#define HIF_TX_BDP_WR_HIGH_ADDR_CH0			(0x118U)
#define HIF_TX_BDP_RD_LOW_ADDR_CH0			(0x11cU)
#define HIF_TX_BDP_RD_HIGH_ADDR_CH0			(0x120U)
#define HIF_RX_WRBK_BD_CH0_BUFFER_SIZE		(0x124U)
#define HIF_RX_CH0_START					(0x128U)
#define HIF_TX_WRBK_BD_CH0_BUFFER_SIZE		(0x12cU)
#define HIF_TX_CH0_START					(0x130U)
#define HIF_CH0_INT_SRC						(0x160U)
#define HIF_CH0_INT_EN						(0x164U)
#define HIF_TX_RD_CURR_BD_LOW_ADDR_CH0		(0x180U)
#define HIF_TX_RD_CURR_BD_HIGH_ADDR_CH0		(0x184U)
#define HIF_TX_WR_CURR_BD_LOW_ADDR_CH0		(0x188U)
#define HIF_TX_WR_CURR_BD_HIGH_ADDR_CH0		(0x18cU)
#define HIF_BDP_CH0_TX_FIFO_CNT				(0x190U)
#define HIF_TX_DMA_STATUS_0_CH0				(0x194U)
#define HIF_TX_STATUS_0_CH0					(0x198U)
#define HIF_TX_STATUS_1_CH0					(0x19cU)
#define HIF_TX_PKT_CNT0_CH0					(0x1a0U)
#define HIF_TX_PKT_CNT1_CH0					(0x1a4U)
#define HIF_TX_PKT_CNT2_CH0					(0x1a8U)
#define HIF_RX_RD_CURR_BD_LOW_ADDR_CH0		(0x1c0U)
#define HIF_RX_RD_CURR_BD_HIGH_ADDR_CH0		(0x1c4U)
#define HIF_RX_WR_CURR_BD_LOW_ADDR_CH0		(0x1c8U)
#define HIF_RX_WR_CURR_BD_HIGH_ADDR_CH0		(0x1ccU)
#define HIF_BDP_CH0_RX_FIFO_CNT				(0x1d0U)
#define HIF_RX_DMA_STATUS_0_CH0				(0x1d4U)
#define HIF_RX_STATUS_0_CH0					(0x1d8U)
#define HIF_RX_PKT_CNT0_CH0					(0x1dcU)
#define HIF_RX_PKT_CNT1_CH0					(0x1e0U)
#define HIF_LTC_MAX_PKT_CH0_ADDR			(0x1e4U)
#define HIF_ABS_INT_TIMER_CH0				(0x1e8U)
#define HIF_ABS_FRAME_COUNT_CH0				(0x1ecU)
#define HIF_INT_COAL_EN_CH0					(0x1f0U)

#define HIF_CTRL_CHn(n)						((((n) & 0x3U) * 0x100U) + HIF_CTRL_CH0)
#define HIF_RX_BDP_WR_LOW_ADDR_CHn(n)		((((n) & 0x3U) * 0x100U) + HIF_RX_BDP_WR_LOW_ADDR_CH0)
#define HIF_RX_BDP_WR_HIGH_ADDR_CHn(n)		((((n) & 0x3U) * 0x100U) + HIF_RX_BDP_WR_HIGH_ADDR_CH0)
#define HIF_RX_BDP_RD_LOW_ADDR_CHn(n)		((((n) & 0x3U) * 0x100U) + HIF_RX_BDP_RD_LOW_ADDR_CH0)
#define HIF_RX_BDP_RD_HIGH_ADDR_CHn(n)		((((n) & 0x3U) * 0x100U) + HIF_RX_BDP_RD_HIGH_ADDR_CH0)
#define HIF_TX_BDP_WR_LOW_ADDR_CHn(n)		((((n) & 0x3U) * 0x100U) + HIF_TX_BDP_WR_LOW_ADDR_CH0)
#define HIF_TX_BDP_WR_HIGH_ADDR_CHn(n)		((((n) & 0x3U) * 0x100U) + HIF_TX_BDP_WR_HIGH_ADDR_CH0)
#define HIF_TX_BDP_RD_LOW_ADDR_CHn(n)		((((n) & 0x3U) * 0x100U) + HIF_TX_BDP_RD_LOW_ADDR_CH0)
#define HIF_TX_BDP_RD_HIGH_ADDR_CHn(n)		((((n) & 0x3U) * 0x100U) + HIF_TX_BDP_RD_HIGH_ADDR_CH0)
#define HIF_RX_WRBK_BD_CHn_BUFFER_SIZE(n)	((((n) & 0x3U) * 0x100U) + HIF_RX_WRBK_BD_CH0_BUFFER_SIZE)
#define HIF_RX_CHn_START(n)					((((n) & 0x3U) * 0x100U) + HIF_RX_CH0_START)
#define HIF_TX_WRBK_BD_CHn_BUFFER_SIZE(n)	((((n) & 0x3U) * 0x100U) + HIF_TX_WRBK_BD_CH0_BUFFER_SIZE)
#define HIF_TX_CHn_START(n)					((((n) & 0x3U) * 0x100U) + HIF_TX_CH0_START)
#define HIF_CHn_INT_SRC(n)					((((n) & 0x3U) * 0x100U) + HIF_CH0_INT_SRC)
#define HIF_CHn_INT_EN(n)					((((n) & 0x3U) * 0x100U) + HIF_CH0_INT_EN)
#define HIF_TX_RD_CURR_BD_LOW_ADDR_CHn(n)	((((n) & 0x3U) * 0x100U) + HIF_TX_RD_CURR_BD_LOW_ADDR_CH0)
#define HIF_TX_RD_CURR_BD_HIGH_ADDR_CHn(n)	((((n) & 0x3U) * 0x100U) + HIF_TX_RD_CURR_BD_HIGH_ADDR_CH0)
#define HIF_TX_WR_CURR_BD_LOW_ADDR_CHn(n)	((((n) & 0x3U) * 0x100U) + HIF_TX_WR_CURR_BD_LOW_ADDR_CH0)
#define HIF_TX_WR_CURR_BD_HIGH_ADDR_CHn(n)	((((n) & 0x3U) * 0x100U) + HIF_TX_WR_CURR_BD_HIGH_ADDR_CH0)
#define HIF_BDP_CHn_TX_FIFO_CNT(n)			((((n) & 0x3U) * 0x100U) + HIF_BDP_CH0_TX_FIFO_CNT)
#define HIF_TX_DMA_STATUS_0_CHn(n)			((((n) & 0x3U) * 0x100U) + HIF_TX_DMA_STATUS_0_CH0)
#define HIF_TX_STATUS_0_CHn(n)				((((n) & 0x3U) * 0x100U) + HIF_TX_STATUS_0_CH0)
#define HIF_TX_STATUS_1_CHn(n)				((((n) & 0x3U) * 0x100U) + HIF_TX_STATUS_1_CH0)
#define HIF_TX_PKT_CNT0_CHn(n)				((((n) & 0x3U) * 0x100U) + HIF_TX_PKT_CNT0_CH0)
#define HIF_TX_PKT_CNT1_CHn(n)				((((n) & 0x3U) * 0x100U) + HIF_TX_PKT_CNT1_CH0)
#define HIF_TX_PKT_CNT2_CHn(n)				((((n) & 0x3U) * 0x100U) + HIF_TX_PKT_CNT2_CH0)
#define HIF_RX_RD_CURR_BD_LOW_ADDR_CHn(n)	((((n) & 0x3U) * 0x100U) + HIF_RX_RD_CURR_BD_LOW_ADDR_CH0)
#define HIF_RX_RD_CURR_BD_HIGH_ADDR_CHn(n)	((((n) & 0x3U) * 0x100U) + HIF_RX_RD_CURR_BD_HIGH_ADDR_CH0)
#define HIF_RX_WR_CURR_BD_LOW_ADDR_CHn(n)	((((n) & 0x3U) * 0x100U) + HIF_RX_WR_CURR_BD_LOW_ADDR_CH0)
#define HIF_RX_WR_CURR_BD_HIGH_ADDR_CHn(n)	((((n) & 0x3U) * 0x100U) + HIF_RX_WR_CURR_BD_HIGH_ADDR_CH0)
#define HIF_BDP_CHn_RX_FIFO_CNT(n)			((((n) & 0x3U) * 0x100U) + HIF_BDP_CH0_RX_FIFO_CNT)
#define HIF_RX_DMA_STATUS_0_CHn(n)			((((n) & 0x3U) * 0x100U) + HIF_RX_DMA_STATUS_0_CH0)
#define HIF_RX_STATUS_0_CHn(n)				((((n) & 0x3U) * 0x100U) + HIF_RX_STATUS_0_CH0)
#define HIF_RX_PKT_CNT0_CHn(n)				((((n) & 0x3U) * 0x100U) + HIF_RX_PKT_CNT0_CH0)
#define HIF_RX_PKT_CNT1_CHn(n)				((((n) & 0x3U) * 0x100U) + HIF_RX_PKT_CNT1_CH0)
#define HIF_LTC_MAX_PKT_CHn_ADDR(n)			((((n) & 0x3U) * 0x100U) + HIF_LTC_MAX_PKT_CH0_ADDR)
#define HIF_ABS_INT_TIMER_CHn(n)			((((n) & 0x3U) * 0x100U) + HIF_ABS_INT_TIMER_CH0)
#define HIF_ABS_FRAME_COUNT_CHn(n)			((((n) & 0x3U) * 0x100U) + HIF_ABS_FRAME_COUNT_CH0)
#define HIF_INT_COAL_EN_CHn(n)				((((n) & 0x3U) * 0x100U) + HIF_INT_COAL_EN_CH0)

#define SEQ_NUM_CHECK_EN					(1UL << 0U)
#define BDPRD_AXI_WRITE_DONE				(1UL << 1U)
#define DBPWR_AXI_WRITE_DONE				(1UL << 2U)
#define RXDXR_AXI_WRITE_DONE				(1UL << 3U)
#define TXDXR_AXI_WRITE_DONE				(1UL << 4U)
#define HIF_TIMEOUT_EN						(1UL << 5U)
#define BD_START_SEQ_NUM(x)					((((uint32_t)(x)) & 0xffffUL) << 16U)
#define TX_DMA_ENABLE						(1UL << 0U)
#define RX_DMA_ENABLE						(1UL << 16U)
#define TX_BDP_POLL_CNTR_EN					(1UL << 1U)
#define RX_BDP_POLL_CNTR_EN					(1UL << 17U)
#define RX_BDP_CH_START						(1UL << 0U)
#define TX_BDP_CH_START						(1UL << 0U)
#define HIF_CH_INT_EN						(1UL << 0U)
#define BDP_CSR_RX_CBD_CH_INT_EN			(1UL << 1U)
#define BDP_CSR_RX_PKT_CH_INT_EN			(1UL << 2U)
#define BDP_CSR_TX_CBD_CH_INT_EN			(1UL << 3U)
#define BDP_CSR_TX_PKT_CH_INT_EN			(1UL << 4U)
#define BDP_RD_CSR_RX_TIMEOUT_CH_INT_EN		(1UL << 5U)
#define BDP_WR_CSR_RX_TIMEOUT_CH_INT_EN		(1UL << 6U)
#define BDP_RD_CSR_TX_TIMEOUT_CH_INT_EN		(1UL << 7U)
#define BDP_WD_CSR_TX_TIMEOUT_CH_INT_EN		(1UL << 8U)
#define DXR_CSR_RX_TIMEOUT_CH_INT_EN		(1UL << 9U)
#define DXR_CSR_TX_TIMEOUT_CH_INT_EN		(1UL << 10U)
#define HIF_CH_INT							(1UL << 0U)
#define BDP_CSR_RX_CBD_CH_INT				(1UL << 1U)
#define BDP_CSR_RX_PKT_CH_INT				(1UL << 2U)
#define BDP_CSR_TX_CBD_CH_INT				(1UL << 3U)
#define BDP_CSR_TX_PKT_CH_INT				(1UL << 4U)
#define BDP_RD_CSR_RX_TIMEOUT_CH_INT		(1UL << 5U)
#define BDP_WR_CSR_RX_TIMEOUT_CH_INT		(1UL << 6U)
#define BDP_RD_CSR_TX_TIMEOUT_CH_INT		(1UL << 7U)
#define BDP_WR_CSR_TX_TIMEOUT_CH_INT		(1UL << 8U)
#define DXR_CSR_RX_TIMEOUT_CH_INT			(1UL << 9U)
#define DXR_CSR_TX_TIMEOUT_CH_INT			(1UL << 10U)
#define HIF_INT								(1UL << 0U)
#define HIF_RXBD_INT						(1UL << 1U)
#define HIF_RXPKT_INT						(1UL << 2U)
#define HIF_TXBD_INT						(1UL << 3U)
#define HIF_TXPKT_INT						(1UL << 4U)
#define HIF_CTRL_DMA_EN						(1UL << 0U)
#define HIF_CTRL_BDP_POLL_CTRL_EN			(1UL << 1U)
#define HIF_CTRL_BDP_CH_START_WSTB          (1UL << 2U)
#define HIF_INT_EN							(1UL << 0U)
#define HIF_RXBD_INT_EN						(1UL << 1U)
#define HIF_RXPKT_INT_EN					(1UL << 2U)
#define HIF_TXBD_INT_EN						(1UL << 3U)
#define HIF_TXPKT_INT_EN					(1UL << 4U)
#define HIF_RX_POLL_CTRL_CYCLE				0x0400UL
#define HIF_TX_POLL_CTRL_CYCLE				0x0400UL
#define HIF_INT_COAL_TIME_ENABLE			(1UL << 0U)
#define HIF_INT_COAL_FRAME_ENABLE			(1UL << 1U)
#define BDP_CSR_RX_DMA_ACTV					(1UL << 16)
#define HIF_INT_SRC_HIF_CH0_INT				(1UL << 0U)
#define HIF_INT_SRC_HIF_CH1_INT				(1UL << 1U)
#define HIF_INT_SRC_HIF_CH2_INT				(1UL << 2U)
#define HIF_INT_SRC_HIF_CH3_INT				(1UL << 3U)
#define HIF_INT_SRC_HIF_ERR_INT				(1UL << 16U)
#define HIF_INT_SRC_HIF_TX_FIFO_ERR_INT		(1UL << 17U)
#define HIF_INT_SRC_HIF_RX_FIFO_ERR_INT		(1UL << 18U)
#define HIF_ERR_INT							(1UL << 0U)
#define DXR_CSR_TX_PKT_LEN_ERR_INT			(1UL << 1U)
#define DXR_CSR_TX_SOF_ERR_INT				(1UL << 2U)
#define DXR_CSR_TX_DATA_ERR_INT				(1UL << 3U)
#define DXR_CSR_TX_EOF_ERR_INT				(1UL << 4U)
#define DXR_CSR_RX_PKT_LEN_ERR_INT			(1UL << 5U)
#define DXR_CSR_RX_SOF_ERR_INT				(1UL << 6U)
#define DXR_CSR_RX_DATA_ERR_INT				(1UL << 7U)
#define DXR_CSR_RX_EOF_ERR_INT				(1UL << 8U)
#define BDP_CSR_TX_RD_AXI_ERR_INT			(1UL << 9U)
#define BDP_CSR_TX_WR_AXI_ERR_INT			(1UL << 10U)
#define BDP_CSR_RX_RD_AXI_ERR_INT			(1UL << 11U)
#define BDP_CSR_RX_WR_AXI_ERR_INT			(1UL << 12U)
#define BDP_CSR_TX_AXI_ERR_INT				(1UL << 13U)
#define BDP_CSR_RX_AXI_ERR_INT				(1UL << 14U)

#define HIF_TX_FIFO_ERR_INT							(1UL << 0U)
#define BDP_CSR_TX_RD_FIFO_OVERRUN_INT				(1UL << 1U)
#define BDP_CSR_TX_WR_FIFO_OVERRUN_INT				(1UL << 2U)
#define DXR_CSR_TX_FIFO_OVERRUN_INT					(1UL << 3U)
#define DXR_CSR_TX_LBUF_OVERRUN_INT					(1UL << 4U)
#define DXR_CSR_TX_SOF_CTRL_WORD_FIFO_OVERRUN_INT	(1UL << 5U)
#define BDP_DXR_CSR_TX_BD_CTRL_FIFO_OVERRUN_INT		(1UL << 6U)
#define DXR_CSR_TX_SAD_FIFO_OVERRUN_INT				(1UL << 7U)
#define BDP_CSR_TX_BVALID_FIFO_OVERRUN_INT			(1UL << 8U)
#define HIF_AXI_BDP_CSR_TX_BVALID_FIFO_OVERRUN_INT	(1UL << 9U)
#define BDP_CSR_TX_RD_FIFO_UNDERRUN_INT				(1UL << 10U)
#define BDP_CSR_TX_WR_FIFO_UNDERRUN_INT				(1UL << 11U)
#define DXR_CSR_TX_FIFO_UNDERRUN_INT				(1UL << 12U)
#define DXR_CSR_TX_LBUF_UNDERRUN_INT				(1UL << 13U)
#define DXR_CSR_TX_SOF_CTRL_WORD_FIFO_UNDERRUN_INT	(1UL << 14U)
#define BDP_DXR_CSR_TX_BD_CTRL_FIFO_UNDERRUN_INT	(1UL << 15U)
#define DXR_CSR_TX_SAD_FIFO_UNDERRUN_INT			(1UL << 16U)
#define BDP_CSR_TX_BVALID_FIFO_UNDERRUN_INT			(1UL << 17U)
#define HIF_AXI_BDP_CSR_TX_BVALID_FIFO_UNDERRUN_INT	(1UL << 18U)
#define HIF_RX_FIFO_ERR_INT							(1UL << 0U)
#define BDP_CSR_RX_RD_FIFO_OVERRUN_INT				(1UL << 1U)
#define BDP_CSR_RX_WR_FIFO_OVERRUN_INT				(1UL << 2U)
#define DXR_CSR_RX_FIFO_OVERRUN_INT					(1UL << 3U)
#define DXR_CSR_RX_LBUF_OVERRUN_INT					(1UL << 4U)
#define DXR_CSR_RX_SOF_CTRL_WORD_FIFO_OVERRUN_INT	(1UL << 5U)
#define DXR_CSR_RX_EOF_CTRL_WORD_FIFO_OVERRUN_INT	(1UL << 6U)
#define BDP_CSR_RX_BVALID_FIFO_OVERRUN_INT			(1UL << 7U)
#define HIF_AXI_BDP_CSR_RX_BVALID_FIFO_OVERRUN_INT	(1UL << 8U)
#define DXR_CSR_RX_BVALID_FIFO_OVERRUN_INT			(1UL << 9U)
#define HIF_AXI_DXR_CSR_RX_BVALID_FIFO_OVERRUN_INT	(1UL << 10U)
#define BDP_CSR_RX_RD_FIFO_UNDERRUN_INT				(1UL << 11U)
#define BDP_CSR_RX_WR_FIFO_UNDERRUN_INT				(1UL << 12U)
#define DXR_CSR_RX_FIFO_UNDERRUN_INT				(1UL << 13U)
#define DXR_CSR_RX_LBUF_UNDERRUN_INT				(1UL << 14U)
#define DXR_CSR_RX_SOF_CTRL_WORD_FIFO_UNDERRUN_INT	(1UL << 15U)
#define DXR_CSR_RX_EOF_CTRL_WORD_FIFO_UNDERRUN_INT	(1UL << 16U)
#define BDP_CSR_RX_BVALID_FIFO_UNDERRUN_INT			(1UL << 17U)
#define HIF_AXI_BDP_CSR_RX_BVALID_FIFO_INDERRUN_INT	(1UL << 18U)
#define DXR_CSR_RX_BVALID_FIFO_UNDERRUN_INT			(1UL << 19U)
#define HIF_AXI_DXR_CSR_RX_BVALID_FIFO_UNDERRUN_INT	(1UL << 20U)

errno_t pfe_hif_cfg_isr(addr_t base_va);
void pfe_hif_cfg_irq_mask(addr_t base_va);
void pfe_hif_cfg_irq_unmask(addr_t base_va);
errno_t pfe_hif_chnl_cfg_isr(addr_t base_va, uint32_t channel_id, pfe_hif_chnl_event_t *events);
errno_t pfe_hif_chnl_cfg_init(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_fini(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_irq_mask(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_rx_irq_mask(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_tx_irq_mask(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_irq_unmask(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_rx_irq_unmask(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_tx_irq_unmask(addr_t base_va, uint32_t channel_id);
errno_t pfe_hif_cfg_init(addr_t base_va);
void pfe_hif_cfg_fini(addr_t base_va);
uint32_t pfe_hif_cfg_get_tx_fifo_fill_level(addr_t base_va);
void pfe_hif_chnl_cfg_tx_enable(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_tx_disable(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_rx_enable(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_rx_disable(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_rx_dma_start(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_tx_dma_start(addr_t base_va, uint32_t channel_id);
void pfe_hif_chnl_cfg_set_rx_bd_ring_addr(addr_t base_va, uint32_t channel_id, const void *rx_ring_pa);
void pfe_hif_chnl_cfg_set_tx_bd_ring_addr(addr_t base_va, uint32_t channel_id, const void *tx_ring_pa);
void pfe_hif_chnl_cfg_set_rx_wb_table(addr_t base_va, uint32_t channel_id, const void *wb_tbl_pa, uint32_t tbl_len);
void pfe_hif_chnl_cfg_set_tx_wb_table(addr_t base_va, uint32_t channel_id, const void *wb_tbl_pa, uint32_t tbl_len);
bool_t pfe_hif_chnl_cfg_is_rx_dma_active(addr_t base_va, uint32_t channel_id);
bool_t pfe_hif_chnl_cfg_is_tx_dma_active(addr_t base_va, uint32_t channel_id);
uint16_t pfe_hif_chnl_cfg_get_rx_seqnum(addr_t base_va, uint32_t channel_id);
uint16_t pfe_hif_chnl_cfg_get_tx_seqnum(addr_t base_va, uint32_t channel_id);
bool_t pfe_hif_chnl_cfg_is_rx_bdp_fifo_empty(addr_t base_va, uint32_t channel_id);
bool_t pfe_hif_chnl_cfg_is_tx_bdp_fifo_empty(addr_t base_va, uint32_t channel_id);
errno_t pfe_hif_chnl_cfg_set_rx_irq_coalesce(addr_t base_va, uint32_t channel_id, uint32_t frames, uint32_t cycles);
errno_t pfe_hif_chnl_cfg_get_rx_irq_coalesce(addr_t base_va, uint32_t channel_id, uint32_t *frames, uint32_t *cycles);
uint32_t pfe_hif_chnl_cfg_get_text_stat(addr_t base_va, uint32_t channel_id, char_t *buf, uint32_t size, uint8_t verb_level);
uint32_t pfe_hif_chnl_cfg_get_tx_cnt(addr_t base_va, uint32_t channel_id);
uint32_t pfe_hif_chnl_cfg_get_rx_cnt(addr_t base_va, uint32_t channel_id);
uint32_t pfe_hif_cfg_get_text_stat(addr_t base_va, char_t *buf, uint32_t size, uint8_t verb_level);

#endif /* PFE_HIF_CSR_H_ */
