
SPI_Arducam.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e18  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08003fc4  08003fc4  00004fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040c4  080040c4  000060e8  2**0
                  CONTENTS
  4 .ARM          00000008  080040c4  080040c4  000050c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040cc  080040cc  000060e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040cc  080040cc  000050cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080040d0  080040d0  000050d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000e8  20000000  080040d4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000060e8  2**0
                  CONTENTS
 10 .bss          0000021c  200000e8  200000e8  000060e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000304  20000304  000060e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000060e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c789  00000000  00000000  00006118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019f6  00000000  00000000  000128a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ba0  00000000  00000000  00014298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008ec  00000000  00000000  00014e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000229bd  00000000  00000000  00015724  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000af3b  00000000  00000000  000380e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2744  00000000  00000000  0004301c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00115760  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000305c  00000000  00000000  001157a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  00118800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	200000e8 	.word	0x200000e8
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08003fac 	.word	0x08003fac

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	200000ec 	.word	0x200000ec
 80001e8:	08003fac 	.word	0x08003fac

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000200:	f000 b96a 	b.w	80004d8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	460c      	mov	r4, r1
 8000224:	2b00      	cmp	r3, #0
 8000226:	d14e      	bne.n	80002c6 <__udivmoddi4+0xaa>
 8000228:	4694      	mov	ip, r2
 800022a:	458c      	cmp	ip, r1
 800022c:	4686      	mov	lr, r0
 800022e:	fab2 f282 	clz	r2, r2
 8000232:	d962      	bls.n	80002fa <__udivmoddi4+0xde>
 8000234:	b14a      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000236:	f1c2 0320 	rsb	r3, r2, #32
 800023a:	4091      	lsls	r1, r2
 800023c:	fa20 f303 	lsr.w	r3, r0, r3
 8000240:	fa0c fc02 	lsl.w	ip, ip, r2
 8000244:	4319      	orrs	r1, r3
 8000246:	fa00 fe02 	lsl.w	lr, r0, r2
 800024a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800024e:	fa1f f68c 	uxth.w	r6, ip
 8000252:	fbb1 f4f7 	udiv	r4, r1, r7
 8000256:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800025a:	fb07 1114 	mls	r1, r7, r4, r1
 800025e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000262:	fb04 f106 	mul.w	r1, r4, r6
 8000266:	4299      	cmp	r1, r3
 8000268:	d90a      	bls.n	8000280 <__udivmoddi4+0x64>
 800026a:	eb1c 0303 	adds.w	r3, ip, r3
 800026e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000272:	f080 8112 	bcs.w	800049a <__udivmoddi4+0x27e>
 8000276:	4299      	cmp	r1, r3
 8000278:	f240 810f 	bls.w	800049a <__udivmoddi4+0x27e>
 800027c:	3c02      	subs	r4, #2
 800027e:	4463      	add	r3, ip
 8000280:	1a59      	subs	r1, r3, r1
 8000282:	fa1f f38e 	uxth.w	r3, lr
 8000286:	fbb1 f0f7 	udiv	r0, r1, r7
 800028a:	fb07 1110 	mls	r1, r7, r0, r1
 800028e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000292:	fb00 f606 	mul.w	r6, r0, r6
 8000296:	429e      	cmp	r6, r3
 8000298:	d90a      	bls.n	80002b0 <__udivmoddi4+0x94>
 800029a:	eb1c 0303 	adds.w	r3, ip, r3
 800029e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002a2:	f080 80fc 	bcs.w	800049e <__udivmoddi4+0x282>
 80002a6:	429e      	cmp	r6, r3
 80002a8:	f240 80f9 	bls.w	800049e <__udivmoddi4+0x282>
 80002ac:	4463      	add	r3, ip
 80002ae:	3802      	subs	r0, #2
 80002b0:	1b9b      	subs	r3, r3, r6
 80002b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002b6:	2100      	movs	r1, #0
 80002b8:	b11d      	cbz	r5, 80002c2 <__udivmoddi4+0xa6>
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	2200      	movs	r2, #0
 80002be:	e9c5 3200 	strd	r3, r2, [r5]
 80002c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d905      	bls.n	80002d6 <__udivmoddi4+0xba>
 80002ca:	b10d      	cbz	r5, 80002d0 <__udivmoddi4+0xb4>
 80002cc:	e9c5 0100 	strd	r0, r1, [r5]
 80002d0:	2100      	movs	r1, #0
 80002d2:	4608      	mov	r0, r1
 80002d4:	e7f5      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002d6:	fab3 f183 	clz	r1, r3
 80002da:	2900      	cmp	r1, #0
 80002dc:	d146      	bne.n	800036c <__udivmoddi4+0x150>
 80002de:	42a3      	cmp	r3, r4
 80002e0:	d302      	bcc.n	80002e8 <__udivmoddi4+0xcc>
 80002e2:	4290      	cmp	r0, r2
 80002e4:	f0c0 80f0 	bcc.w	80004c8 <__udivmoddi4+0x2ac>
 80002e8:	1a86      	subs	r6, r0, r2
 80002ea:	eb64 0303 	sbc.w	r3, r4, r3
 80002ee:	2001      	movs	r0, #1
 80002f0:	2d00      	cmp	r5, #0
 80002f2:	d0e6      	beq.n	80002c2 <__udivmoddi4+0xa6>
 80002f4:	e9c5 6300 	strd	r6, r3, [r5]
 80002f8:	e7e3      	b.n	80002c2 <__udivmoddi4+0xa6>
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x204>
 8000300:	eba1 040c 	sub.w	r4, r1, ip
 8000304:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000308:	fa1f f78c 	uxth.w	r7, ip
 800030c:	2101      	movs	r1, #1
 800030e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000312:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000316:	fb08 4416 	mls	r4, r8, r6, r4
 800031a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800031e:	fb07 f006 	mul.w	r0, r7, r6
 8000322:	4298      	cmp	r0, r3
 8000324:	d908      	bls.n	8000338 <__udivmoddi4+0x11c>
 8000326:	eb1c 0303 	adds.w	r3, ip, r3
 800032a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x11a>
 8000330:	4298      	cmp	r0, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 8000336:	4626      	mov	r6, r4
 8000338:	1a1c      	subs	r4, r3, r0
 800033a:	fa1f f38e 	uxth.w	r3, lr
 800033e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000342:	fb08 4410 	mls	r4, r8, r0, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb00 f707 	mul.w	r7, r0, r7
 800034e:	429f      	cmp	r7, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x148>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x146>
 800035c:	429f      	cmp	r7, r3
 800035e:	f200 80b0 	bhi.w	80004c2 <__udivmoddi4+0x2a6>
 8000362:	4620      	mov	r0, r4
 8000364:	1bdb      	subs	r3, r3, r7
 8000366:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800036a:	e7a5      	b.n	80002b8 <__udivmoddi4+0x9c>
 800036c:	f1c1 0620 	rsb	r6, r1, #32
 8000370:	408b      	lsls	r3, r1
 8000372:	fa22 f706 	lsr.w	r7, r2, r6
 8000376:	431f      	orrs	r7, r3
 8000378:	fa20 fc06 	lsr.w	ip, r0, r6
 800037c:	fa04 f301 	lsl.w	r3, r4, r1
 8000380:	ea43 030c 	orr.w	r3, r3, ip
 8000384:	40f4      	lsrs	r4, r6
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	0c38      	lsrs	r0, r7, #16
 800038c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000390:	fbb4 fef0 	udiv	lr, r4, r0
 8000394:	fa1f fc87 	uxth.w	ip, r7
 8000398:	fb00 441e 	mls	r4, r0, lr, r4
 800039c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003a0:	fb0e f90c 	mul.w	r9, lr, ip
 80003a4:	45a1      	cmp	r9, r4
 80003a6:	fa02 f201 	lsl.w	r2, r2, r1
 80003aa:	d90a      	bls.n	80003c2 <__udivmoddi4+0x1a6>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003b2:	f080 8084 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80003b6:	45a1      	cmp	r9, r4
 80003b8:	f240 8081 	bls.w	80004be <__udivmoddi4+0x2a2>
 80003bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003c0:	443c      	add	r4, r7
 80003c2:	eba4 0409 	sub.w	r4, r4, r9
 80003c6:	fa1f f983 	uxth.w	r9, r3
 80003ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ce:	fb00 4413 	mls	r4, r0, r3, r4
 80003d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1d2>
 80003de:	193c      	adds	r4, r7, r4
 80003e0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003e4:	d267      	bcs.n	80004b6 <__udivmoddi4+0x29a>
 80003e6:	45a4      	cmp	ip, r4
 80003e8:	d965      	bls.n	80004b6 <__udivmoddi4+0x29a>
 80003ea:	3b02      	subs	r3, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003f2:	fba0 9302 	umull	r9, r3, r0, r2
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	429c      	cmp	r4, r3
 80003fc:	46ce      	mov	lr, r9
 80003fe:	469c      	mov	ip, r3
 8000400:	d351      	bcc.n	80004a6 <__udivmoddi4+0x28a>
 8000402:	d04e      	beq.n	80004a2 <__udivmoddi4+0x286>
 8000404:	b155      	cbz	r5, 800041c <__udivmoddi4+0x200>
 8000406:	ebb8 030e 	subs.w	r3, r8, lr
 800040a:	eb64 040c 	sbc.w	r4, r4, ip
 800040e:	fa04 f606 	lsl.w	r6, r4, r6
 8000412:	40cb      	lsrs	r3, r1
 8000414:	431e      	orrs	r6, r3
 8000416:	40cc      	lsrs	r4, r1
 8000418:	e9c5 6400 	strd	r6, r4, [r5]
 800041c:	2100      	movs	r1, #0
 800041e:	e750      	b.n	80002c2 <__udivmoddi4+0xa6>
 8000420:	f1c2 0320 	rsb	r3, r2, #32
 8000424:	fa20 f103 	lsr.w	r1, r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa24 f303 	lsr.w	r3, r4, r3
 8000430:	4094      	lsls	r4, r2
 8000432:	430c      	orrs	r4, r1
 8000434:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000438:	fa00 fe02 	lsl.w	lr, r0, r2
 800043c:	fa1f f78c 	uxth.w	r7, ip
 8000440:	fbb3 f0f8 	udiv	r0, r3, r8
 8000444:	fb08 3110 	mls	r1, r8, r0, r3
 8000448:	0c23      	lsrs	r3, r4, #16
 800044a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800044e:	fb00 f107 	mul.w	r1, r0, r7
 8000452:	4299      	cmp	r1, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x24c>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800045e:	d22c      	bcs.n	80004ba <__udivmoddi4+0x29e>
 8000460:	4299      	cmp	r1, r3
 8000462:	d92a      	bls.n	80004ba <__udivmoddi4+0x29e>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1a5b      	subs	r3, r3, r1
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000470:	fb08 3311 	mls	r3, r8, r1, r3
 8000474:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000478:	fb01 f307 	mul.w	r3, r1, r7
 800047c:	42a3      	cmp	r3, r4
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x276>
 8000480:	eb1c 0404 	adds.w	r4, ip, r4
 8000484:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000488:	d213      	bcs.n	80004b2 <__udivmoddi4+0x296>
 800048a:	42a3      	cmp	r3, r4
 800048c:	d911      	bls.n	80004b2 <__udivmoddi4+0x296>
 800048e:	3902      	subs	r1, #2
 8000490:	4464      	add	r4, ip
 8000492:	1ae4      	subs	r4, r4, r3
 8000494:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000498:	e739      	b.n	800030e <__udivmoddi4+0xf2>
 800049a:	4604      	mov	r4, r0
 800049c:	e6f0      	b.n	8000280 <__udivmoddi4+0x64>
 800049e:	4608      	mov	r0, r1
 80004a0:	e706      	b.n	80002b0 <__udivmoddi4+0x94>
 80004a2:	45c8      	cmp	r8, r9
 80004a4:	d2ae      	bcs.n	8000404 <__udivmoddi4+0x1e8>
 80004a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7a8      	b.n	8000404 <__udivmoddi4+0x1e8>
 80004b2:	4631      	mov	r1, r6
 80004b4:	e7ed      	b.n	8000492 <__udivmoddi4+0x276>
 80004b6:	4603      	mov	r3, r0
 80004b8:	e799      	b.n	80003ee <__udivmoddi4+0x1d2>
 80004ba:	4630      	mov	r0, r6
 80004bc:	e7d4      	b.n	8000468 <__udivmoddi4+0x24c>
 80004be:	46d6      	mov	lr, sl
 80004c0:	e77f      	b.n	80003c2 <__udivmoddi4+0x1a6>
 80004c2:	4463      	add	r3, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e74d      	b.n	8000364 <__udivmoddi4+0x148>
 80004c8:	4606      	mov	r6, r0
 80004ca:	4623      	mov	r3, r4
 80004cc:	4608      	mov	r0, r1
 80004ce:	e70f      	b.n	80002f0 <__udivmoddi4+0xd4>
 80004d0:	3e02      	subs	r6, #2
 80004d2:	4463      	add	r3, ip
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x11c>
 80004d6:	bf00      	nop

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <updateCameraInfo>:

uint8_t ov3640GainValue[] = {0x00, 0x10, 0x18, 0x30, 0x34, 0x38, 0x3b, 0x3f, 0x72, 0x74, 0x76,
                             0x78, 0x7a, 0x7c, 0x7e, 0xf0, 0xf1, 0xf2, 0xf3, 0xf4, 0xf5, 0xf6,
                             0xf7, 0xf8, 0xf9, 0xfa, 0xfb, 0xfc, 0xfd, 0xfe, 0xff};

void updateCameraInfo(ArducamCamera* camera){
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
   if(camera->cameraId == SENSOR_5MP_2  || camera->cameraId == SENSOR_3MP_2){
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	7b5b      	ldrb	r3, [r3, #13]
 80004e8:	2b83      	cmp	r3, #131	@ 0x83
 80004ea:	d003      	beq.n	80004f4 <updateCameraInfo+0x18>
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	7b5b      	ldrb	r3, [r3, #13]
 80004f0:	2b84      	cmp	r3, #132	@ 0x84
 80004f2:	d107      	bne.n	8000504 <updateCameraInfo+0x28>
           camera->myCameraInfo.exposureValueMax = 0xFFFF;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80004fa:	621a      	str	r2, [r3, #32]
           camera->myCameraInfo.gainValueMax = 0xFFFF;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000502:	629a      	str	r2, [r3, #40]	@ 0x28

   }

}
 8000504:	bf00      	nop
 8000506:	370c      	adds	r7, #12
 8000508:	46bd      	mov	sp, r7
 800050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800050e:	4770      	bx	lr

08000510 <cameraInit>:

void cameraInit(ArducamCamera* camera)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
    arducamSpiBegin();
 8000518:	f001 f924 	bl	8001764 <spiBegin>
    arducamCsOutputMode(camera->csPin);
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4618      	mov	r0, r3
 8000522:	f001 f926 	bl	8001772 <spiCsOutputMode>
    arducamSpiCsPinLow(camera->csPin);
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4618      	mov	r0, r3
 800052c:	f001 f954 	bl	80017d8 <spiCsLow>
}
 8000530:	bf00      	nop
 8000532:	3708      	adds	r7, #8
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}

08000538 <cameraGetSensorConfig>:

void cameraGetSensorConfig(ArducamCamera* camera)
{
 8000538:	b5b0      	push	{r4, r5, r7, lr}
 800053a:	b084      	sub	sp, #16
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
    uint8_t cameraIdx = 0;
 8000540:	2300      	movs	r3, #0
 8000542:	73fb      	strb	r3, [r7, #15]
    camera->cameraId  = readReg(camera, CAM_REG_SENSOR_ID);
 8000544:	2140      	movs	r1, #64	@ 0x40
 8000546:	6878      	ldr	r0, [r7, #4]
 8000548:	f001 f820 	bl	800158c <readReg>
 800054c:	4603      	mov	r3, r0
 800054e:	461a      	mov	r2, r3
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	735a      	strb	r2, [r3, #13]
    waitI2cIdle(camera);
 8000554:	6878      	ldr	r0, [r7, #4]
 8000556:	f001 f8ac 	bl	80016b2 <waitI2cIdle>
    switch (camera->cameraId) {
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	7b5b      	ldrb	r3, [r3, #13]
 800055e:	3b81      	subs	r3, #129	@ 0x81
 8000560:	2b06      	cmp	r3, #6
 8000562:	d823      	bhi.n	80005ac <cameraGetSensorConfig+0x74>
 8000564:	a201      	add	r2, pc, #4	@ (adr r2, 800056c <cameraGetSensorConfig+0x34>)
 8000566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800056a:	bf00      	nop
 800056c:	0800058f 	.word	0x0800058f
 8000570:	0800059b 	.word	0x0800059b
 8000574:	08000589 	.word	0x08000589
 8000578:	0800059b 	.word	0x0800059b
 800057c:	08000595 	.word	0x08000595
 8000580:	080005a1 	.word	0x080005a1
 8000584:	080005a7 	.word	0x080005a7
    case SENSOR_5MP_2:
        CameraInfo_5MP.cameraId = "5MP_2";
 8000588:	4b11      	ldr	r3, [pc, #68]	@ (80005d0 <cameraGetSensorConfig+0x98>)
 800058a:	4a12      	ldr	r2, [pc, #72]	@ (80005d4 <cameraGetSensorConfig+0x9c>)
 800058c:	601a      	str	r2, [r3, #0]
    case SENSOR_5MP_1:
        CameraType[0] = &CameraInfo_5MP_legacy;
 800058e:	4b12      	ldr	r3, [pc, #72]	@ (80005d8 <cameraGetSensorConfig+0xa0>)
 8000590:	4a12      	ldr	r2, [pc, #72]	@ (80005dc <cameraGetSensorConfig+0xa4>)
 8000592:	601a      	str	r2, [r3, #0]
    case SENSOR_5MP:
        cameraIdx = 0x00;
 8000594:	2300      	movs	r3, #0
 8000596:	73fb      	strb	r3, [r7, #15]
        break;
 8000598:	e008      	b.n	80005ac <cameraGetSensorConfig+0x74>
    case SENSOR_3MP_1:
    case SENSOR_3MP_2:
        CameraType[1] = &CameraInfo_3MP_legacy;
 800059a:	4b0f      	ldr	r3, [pc, #60]	@ (80005d8 <cameraGetSensorConfig+0xa0>)
 800059c:	4a10      	ldr	r2, [pc, #64]	@ (80005e0 <cameraGetSensorConfig+0xa8>)
 800059e:	605a      	str	r2, [r3, #4]
    case SENSOR_3MP:
        cameraIdx = 0x01;
 80005a0:	2301      	movs	r3, #1
 80005a2:	73fb      	strb	r3, [r7, #15]
        break;
 80005a4:	e002      	b.n	80005ac <cameraGetSensorConfig+0x74>
    case SENSOR_2MP:
        cameraIdx = 0x02;
 80005a6:	2302      	movs	r3, #2
 80005a8:	73fb      	strb	r3, [r7, #15]
        break;
 80005aa:	bf00      	nop
    }

    camera->myCameraInfo = *CameraType[cameraIdx];
 80005ac:	7bfb      	ldrb	r3, [r7, #15]
 80005ae:	4a0a      	ldr	r2, [pc, #40]	@ (80005d8 <cameraGetSensorConfig+0xa0>)
 80005b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f103 0414 	add.w	r4, r3, #20
 80005ba:	4615      	mov	r5, r2
 80005bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005c4:	682b      	ldr	r3, [r5, #0]
 80005c6:	6023      	str	r3, [r4, #0]
    // camera->currentPixelFormat = cameraDefaultInfo[cameraIdx]->cameraDefaultFormat;
    // camera->currentPictureMode = cameraDefaultInfo[cameraIdx]->cameraDefaultResolution;
}
 80005c8:	bf00      	nop
 80005ca:	3710      	adds	r7, #16
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bdb0      	pop	{r4, r5, r7, pc}
 80005d0:	20000008 	.word	0x20000008
 80005d4:	08003fd0 	.word	0x08003fd0
 80005d8:	20000104 	.word	0x20000104
 80005dc:	20000074 	.word	0x20000074
 80005e0:	20000098 	.word	0x20000098

080005e4 <cameraBegin>:

CamStatus cameraBegin(ArducamCamera* camera)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
    // reset cpld and camera
    writeReg(camera, CAM_REG_SENSOR_RESET, CAM_SENSOR_RESET_ENABLE);
 80005ec:	2240      	movs	r2, #64	@ 0x40
 80005ee:	2107      	movs	r1, #7
 80005f0:	6878      	ldr	r0, [r7, #4]
 80005f2:	f000 ffb7 	bl	8001564 <writeReg>
    waitI2cIdle(camera); // Wait I2c Idle
 80005f6:	6878      	ldr	r0, [r7, #4]
 80005f8:	f001 f85b 	bl	80016b2 <waitI2cIdle>
    cameraGetSensorConfig(camera);
 80005fc:	6878      	ldr	r0, [r7, #4]
 80005fe:	f7ff ff9b 	bl	8000538 <cameraGetSensorConfig>
    updateCameraInfo(camera);
 8000602:	6878      	ldr	r0, [r7, #4]
 8000604:	f7ff ff6a 	bl	80004dc <updateCameraInfo>
    camera->verDateAndNumber[0] = readReg(camera, CAM_REG_YEAR_ID) & 0x3F; // year
 8000608:	2141      	movs	r1, #65	@ 0x41
 800060a:	6878      	ldr	r0, [r7, #4]
 800060c:	f000 ffbe 	bl	800158c <readReg>
 8000610:	4603      	mov	r3, r0
 8000612:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000616:	b2da      	uxtb	r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    waitI2cIdle(camera);
 800061e:	6878      	ldr	r0, [r7, #4]
 8000620:	f001 f847 	bl	80016b2 <waitI2cIdle>
    camera->verDateAndNumber[1] = readReg(camera, CAM_REG_MONTH_ID) & 0x0F; // month
 8000624:	2142      	movs	r1, #66	@ 0x42
 8000626:	6878      	ldr	r0, [r7, #4]
 8000628:	f000 ffb0 	bl	800158c <readReg>
 800062c:	4603      	mov	r3, r0
 800062e:	f003 030f 	and.w	r3, r3, #15
 8000632:	b2da      	uxtb	r2, r3
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    waitI2cIdle(camera);
 800063a:	6878      	ldr	r0, [r7, #4]
 800063c:	f001 f839 	bl	80016b2 <waitI2cIdle>
    camera->verDateAndNumber[2] = readReg(camera, CAM_REG_DAY_ID) & 0x1F; // day
 8000640:	2143      	movs	r1, #67	@ 0x43
 8000642:	6878      	ldr	r0, [r7, #4]
 8000644:	f000 ffa2 	bl	800158c <readReg>
 8000648:	4603      	mov	r3, r0
 800064a:	f003 031f 	and.w	r3, r3, #31
 800064e:	b2da      	uxtb	r2, r3
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
    waitI2cIdle(camera);
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f001 f82b 	bl	80016b2 <waitI2cIdle>
    camera->verDateAndNumber[3] = readReg(camera, CAM_REG_FPGA_VERSION_NUMBER) & 0xFF; // day
 800065c:	2149      	movs	r1, #73	@ 0x49
 800065e:	6878      	ldr	r0, [r7, #4]
 8000660:	f000 ff94 	bl	800158c <readReg>
 8000664:	4603      	mov	r3, r0
 8000666:	461a      	mov	r2, r3
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
    waitI2cIdle(camera);
 800066e:	6878      	ldr	r0, [r7, #4]
 8000670:	f001 f81f 	bl	80016b2 <waitI2cIdle>

    writeReg(camera, CAM_REG_DEBUG_DEVICE_ADDRESS, camera->myCameraInfo.deviceAddress);
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800067a:	461a      	mov	r2, r3
 800067c:	210a      	movs	r1, #10
 800067e:	6878      	ldr	r0, [r7, #4]
 8000680:	f000 ff70 	bl	8001564 <writeReg>
    waitI2cIdle(camera);
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	f001 f814 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 800068a:	2300      	movs	r3, #0
}
 800068c:	4618      	mov	r0, r3
 800068e:	3708      	adds	r7, #8
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}

08000694 <cameraSetCapture>:

void cameraSetCapture(ArducamCamera* camera)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
    // flushFifo(camera);
    clearFifoFlag(camera);
 800069c:	6878      	ldr	r0, [r7, #4]
 800069e:	f000 ffba 	bl	8001616 <clearFifoFlag>
    startCapture(camera);
 80006a2:	6878      	ldr	r0, [r7, #4]
 80006a4:	f000 ffa9 	bl	80015fa <startCapture>
    while (getBit(camera, ARDUCHIP_TRIG, CAP_DONE_MASK) == 0){
 80006a8:	e004      	b.n	80006b4 <cameraSetCapture+0x20>
        if(camera->lowPowerMode == 1)
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d008      	beq.n	80006c6 <cameraSetCapture+0x32>
    while (getBit(camera, ARDUCHIP_TRIG, CAP_DONE_MASK) == 0){
 80006b4:	2204      	movs	r2, #4
 80006b6:	2144      	movs	r1, #68	@ 0x44
 80006b8:	6878      	ldr	r0, [r7, #4]
 80006ba:	f000 ffc9 	bl	8001650 <getBit>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d0f2      	beq.n	80006aa <cameraSetCapture+0x16>
 80006c4:	e000      	b.n	80006c8 <cameraSetCapture+0x34>
            break;
 80006c6:	bf00      	nop
	}
    camera->receivedLength = readFifoLength(camera);
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f000 ffb2 	bl	8001632 <readFifoLength>
 80006ce:	4602      	mov	r2, r0
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	609a      	str	r2, [r3, #8]
    camera->totalLength    = camera->receivedLength;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	689a      	ldr	r2, [r3, #8]
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	605a      	str	r2, [r3, #4]
    camera->burstFirstFlag = 0;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2200      	movs	r2, #0
 80006e0:	739a      	strb	r2, [r3, #14]
}
 80006e2:	bf00      	nop
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <cameraImageAvailable>:

uint32_t cameraImageAvailable(ArducamCamera* camera)
{
 80006ea:	b480      	push	{r7}
 80006ec:	b083      	sub	sp, #12
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	6078      	str	r0, [r7, #4]
    return camera->receivedLength;
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	689b      	ldr	r3, [r3, #8]
}
 80006f6:	4618      	mov	r0, r3
 80006f8:	370c      	adds	r7, #12
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr

08000702 <cameraSetAutoFocus>:

CamStatus cameraSetAutoFocus(ArducamCamera* camera, uint8_t val)
{
 8000702:	b580      	push	{r7, lr}
 8000704:	b082      	sub	sp, #8
 8000706:	af00      	add	r7, sp, #0
 8000708:	6078      	str	r0, [r7, #4]
 800070a:	460b      	mov	r3, r1
 800070c:	70fb      	strb	r3, [r7, #3]
    writeReg(camera, CAM_REG_AUTO_FOCUS_CONTROL, val); // auto focus control
 800070e:	78fb      	ldrb	r3, [r7, #3]
 8000710:	461a      	mov	r2, r3
 8000712:	2129      	movs	r1, #41	@ 0x29
 8000714:	6878      	ldr	r0, [r7, #4]
 8000716:	f000 ff25 	bl	8001564 <writeReg>
    waitI2cIdle(camera);                               // Wait I2c Idle
 800071a:	6878      	ldr	r0, [r7, #4]
 800071c:	f000 ffc9 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 8000720:	2300      	movs	r3, #0
}
 8000722:	4618      	mov	r0, r3
 8000724:	3708      	adds	r7, #8
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}

0800072a <cameraGetAutoFocusSta>:

uint8_t cameraGetAutoFocusSta(ArducamCamera* camera)
{
 800072a:	b580      	push	{r7, lr}
 800072c:	b084      	sub	sp, #16
 800072e:	af00      	add	r7, sp, #0
 8000730:	6078      	str	r0, [r7, #4]
    uint16_t sta_reg = 0x3029;
 8000732:	f243 0329 	movw	r3, #12329	@ 0x3029
 8000736:	81fb      	strh	r3, [r7, #14]
   // step 1 write sta_reg
    uint8_t register_high =   (sta_reg>>8)&0xFF;
 8000738:	89fb      	ldrh	r3, [r7, #14]
 800073a:	0a1b      	lsrs	r3, r3, #8
 800073c:	b29b      	uxth	r3, r3
 800073e:	737b      	strb	r3, [r7, #13]
    uint8_t register_low  =   (sta_reg)   &0xFF;
 8000740:	89fb      	ldrh	r3, [r7, #14]
 8000742:	733b      	strb	r3, [r7, #12]
    writeReg(camera, CAM_REG_DEBUG_REGISTER_HIGH, register_high); waitI2cIdle(camera);   
 8000744:	7b7b      	ldrb	r3, [r7, #13]
 8000746:	461a      	mov	r2, r3
 8000748:	210b      	movs	r1, #11
 800074a:	6878      	ldr	r0, [r7, #4]
 800074c:	f000 ff0a 	bl	8001564 <writeReg>
 8000750:	6878      	ldr	r0, [r7, #4]
 8000752:	f000 ffae 	bl	80016b2 <waitI2cIdle>
    writeReg(camera, CAM_REG_DEBUG_REGISTER_LOW, register_low);   waitI2cIdle(camera);   
 8000756:	7b3b      	ldrb	r3, [r7, #12]
 8000758:	461a      	mov	r2, r3
 800075a:	210c      	movs	r1, #12
 800075c:	6878      	ldr	r0, [r7, #4]
 800075e:	f000 ff01 	bl	8001564 <writeReg>
 8000762:	6878      	ldr	r0, [r7, #4]
 8000764:	f000 ffa5 	bl	80016b2 <waitI2cIdle>
    
   //step 2  read real sensor register
    writeReg(camera, CAM_REG_SENSOR_RESET, CAM_I2C_READ_MODE);
 8000768:	2201      	movs	r2, #1
 800076a:	2107      	movs	r1, #7
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f000 fef9 	bl	8001564 <writeReg>
    waitI2cIdle(camera); // Wait I2c Idle
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f000 ff9d 	bl	80016b2 <waitI2cIdle>
    arducamDelayMs(5); // wait read finish 
 8000778:	2005      	movs	r0, #5
 800077a:	f001 f83d 	bl	80017f8 <delayMs>
   // step 3  get value
    return readReg(camera, SENSOR_DATA);
 800077e:	2148      	movs	r1, #72	@ 0x48
 8000780:	6878      	ldr	r0, [r7, #4]
 8000782:	f000 ff03 	bl	800158c <readReg>
 8000786:	4603      	mov	r3, r0
}
 8000788:	4618      	mov	r0, r3
 800078a:	3710      	adds	r7, #16
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <cameraSetManualFocus>:



CamStatus cameraSetManualFocus(ArducamCamera* camera, uint16_t val)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	807b      	strh	r3, [r7, #2]
    uint16_t vcm_reg_H = 0x3603;
 800079c:	f243 6303 	movw	r3, #13827	@ 0x3603
 80007a0:	81fb      	strh	r3, [r7, #14]
    uint16_t vcm_reg_L = 0x3602;
 80007a2:	f243 6302 	movw	r3, #13826	@ 0x3602
 80007a6:	81bb      	strh	r3, [r7, #12]
    uint8_t register_high,register_low;
    //step 1 convert val to vcm code 
    uint8_t  code_9_4 =  (val >> 4) & 0x3F;
 80007a8:	887b      	ldrh	r3, [r7, #2]
 80007aa:	091b      	lsrs	r3, r3, #4
 80007ac:	b29b      	uxth	r3, r3
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80007b4:	72fb      	strb	r3, [r7, #11]
    uint8_t  code_3_0 =  (val<<4)&0xF0;
 80007b6:	887b      	ldrh	r3, [r7, #2]
 80007b8:	011b      	lsls	r3, r3, #4
 80007ba:	72bb      	strb	r3, [r7, #10]

    // step 2 write high register
    register_high =   (vcm_reg_H>>8)&0xFF;
 80007bc:	89fb      	ldrh	r3, [r7, #14]
 80007be:	0a1b      	lsrs	r3, r3, #8
 80007c0:	b29b      	uxth	r3, r3
 80007c2:	727b      	strb	r3, [r7, #9]
    register_low  =   (vcm_reg_H)   &0xFF;
 80007c4:	89fb      	ldrh	r3, [r7, #14]
 80007c6:	723b      	strb	r3, [r7, #8]
    writeReg(camera, CAM_REG_DEBUG_REGISTER_HIGH, register_high); waitI2cIdle(camera);   
 80007c8:	7a7b      	ldrb	r3, [r7, #9]
 80007ca:	461a      	mov	r2, r3
 80007cc:	210b      	movs	r1, #11
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	f000 fec8 	bl	8001564 <writeReg>
 80007d4:	6878      	ldr	r0, [r7, #4]
 80007d6:	f000 ff6c 	bl	80016b2 <waitI2cIdle>
    writeReg(camera, CAM_REG_DEBUG_REGISTER_LOW, register_low);   waitI2cIdle(camera);   
 80007da:	7a3b      	ldrb	r3, [r7, #8]
 80007dc:	461a      	mov	r2, r3
 80007de:	210c      	movs	r1, #12
 80007e0:	6878      	ldr	r0, [r7, #4]
 80007e2:	f000 febf 	bl	8001564 <writeReg>
 80007e6:	6878      	ldr	r0, [r7, #4]
 80007e8:	f000 ff63 	bl	80016b2 <waitI2cIdle>
    writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE, code_9_4);     waitI2cIdle(camera); 
 80007ec:	7afb      	ldrb	r3, [r7, #11]
 80007ee:	461a      	mov	r2, r3
 80007f0:	210d      	movs	r1, #13
 80007f2:	6878      	ldr	r0, [r7, #4]
 80007f4:	f000 feb6 	bl	8001564 <writeReg>
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f000 ff5a 	bl	80016b2 <waitI2cIdle>
    
    // step 3 write low register

    register_high =   (vcm_reg_L>>8)&0xFF;
 80007fe:	89bb      	ldrh	r3, [r7, #12]
 8000800:	0a1b      	lsrs	r3, r3, #8
 8000802:	b29b      	uxth	r3, r3
 8000804:	727b      	strb	r3, [r7, #9]
    register_low  =   (vcm_reg_L)   &0xFF;
 8000806:	89bb      	ldrh	r3, [r7, #12]
 8000808:	723b      	strb	r3, [r7, #8]
    writeReg(camera, CAM_REG_DEBUG_REGISTER_HIGH, register_high); waitI2cIdle(camera);   
 800080a:	7a7b      	ldrb	r3, [r7, #9]
 800080c:	461a      	mov	r2, r3
 800080e:	210b      	movs	r1, #11
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f000 fea7 	bl	8001564 <writeReg>
 8000816:	6878      	ldr	r0, [r7, #4]
 8000818:	f000 ff4b 	bl	80016b2 <waitI2cIdle>
    writeReg(camera, CAM_REG_DEBUG_REGISTER_LOW, register_low);   waitI2cIdle(camera);   
 800081c:	7a3b      	ldrb	r3, [r7, #8]
 800081e:	461a      	mov	r2, r3
 8000820:	210c      	movs	r1, #12
 8000822:	6878      	ldr	r0, [r7, #4]
 8000824:	f000 fe9e 	bl	8001564 <writeReg>
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f000 ff42 	bl	80016b2 <waitI2cIdle>
    writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE, code_3_0);     waitI2cIdle(camera); 
 800082e:	7abb      	ldrb	r3, [r7, #10]
 8000830:	461a      	mov	r2, r3
 8000832:	210d      	movs	r1, #13
 8000834:	6878      	ldr	r0, [r7, #4]
 8000836:	f000 fe95 	bl	8001564 <writeReg>
 800083a:	6878      	ldr	r0, [r7, #4]
 800083c:	f000 ff39 	bl	80016b2 <waitI2cIdle>
    
    return CAM_ERR_SUCCESS;
 8000840:	2300      	movs	r3, #0
}
 8000842:	4618      	mov	r0, r3
 8000844:	3710      	adds	r7, #16
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
	...

0800084c <legacyMode>:

CAM_IMAGE_MODE legacyMode(ArducamCamera* camera, CAM_IMAGE_MODE mode)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
 8000854:	460b      	mov	r3, r1
 8000856:	70fb      	strb	r3, [r7, #3]
    if(camera->cameraId < SENSOR_5MP){ // legacy sensor
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	7b5b      	ldrb	r3, [r3, #13]
 800085c:	2b84      	cmp	r3, #132	@ 0x84
 800085e:	d83f      	bhi.n	80008e0 <legacyMode+0x94>
        switch(mode){
 8000860:	78fb      	ldrb	r3, [r7, #3]
 8000862:	2b0d      	cmp	r3, #13
 8000864:	d83c      	bhi.n	80008e0 <legacyMode+0x94>
 8000866:	a201      	add	r2, pc, #4	@ (adr r2, 800086c <legacyMode+0x20>)
 8000868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800086c:	080008a5 	.word	0x080008a5
 8000870:	080008ab 	.word	0x080008ab
 8000874:	080008e1 	.word	0x080008e1
 8000878:	080008b1 	.word	0x080008b1
 800087c:	080008b7 	.word	0x080008b7
 8000880:	080008bd 	.word	0x080008bd
 8000884:	080008e1 	.word	0x080008e1
 8000888:	080008e1 	.word	0x080008e1
 800088c:	080008c3 	.word	0x080008c3
 8000890:	080008e1 	.word	0x080008e1
 8000894:	080008c9 	.word	0x080008c9
 8000898:	080008cf 	.word	0x080008cf
 800089c:	080008d5 	.word	0x080008d5
 80008a0:	080008db 	.word	0x080008db
            case CAM_IMAGE_MODE_96X96:    mode = (CAM_IMAGE_MODE)0x0a; break;
 80008a4:	230a      	movs	r3, #10
 80008a6:	70fb      	strb	r3, [r7, #3]
 80008a8:	e01a      	b.n	80008e0 <legacyMode+0x94>
            case CAM_IMAGE_MODE_128X128:  mode = (CAM_IMAGE_MODE)0x0b; break;
 80008aa:	230b      	movs	r3, #11
 80008ac:	70fb      	strb	r3, [r7, #3]
 80008ae:	e017      	b.n	80008e0 <legacyMode+0x94>
            case CAM_IMAGE_MODE_QVGA:     mode = (CAM_IMAGE_MODE)0x01; break;
 80008b0:	2301      	movs	r3, #1
 80008b2:	70fb      	strb	r3, [r7, #3]
 80008b4:	e014      	b.n	80008e0 <legacyMode+0x94>
            case CAM_IMAGE_MODE_320X320:  mode = (CAM_IMAGE_MODE)0x0c; break;
 80008b6:	230c      	movs	r3, #12
 80008b8:	70fb      	strb	r3, [r7, #3]
 80008ba:	e011      	b.n	80008e0 <legacyMode+0x94>
            case CAM_IMAGE_MODE_VGA:      mode = (CAM_IMAGE_MODE)0x02; break;
 80008bc:	2302      	movs	r3, #2
 80008be:	70fb      	strb	r3, [r7, #3]
 80008c0:	e00e      	b.n	80008e0 <legacyMode+0x94>
            case CAM_IMAGE_MODE_HD:       mode = (CAM_IMAGE_MODE)0x04; break;
 80008c2:	2304      	movs	r3, #4
 80008c4:	70fb      	strb	r3, [r7, #3]
 80008c6:	e00b      	b.n	80008e0 <legacyMode+0x94>
            case CAM_IMAGE_MODE_UXGA:     mode = (CAM_IMAGE_MODE)0x06; break;
 80008c8:	2306      	movs	r3, #6
 80008ca:	70fb      	strb	r3, [r7, #3]
 80008cc:	e008      	b.n	80008e0 <legacyMode+0x94>
            case CAM_IMAGE_MODE_FHD:      mode = (CAM_IMAGE_MODE)0x07; break;
 80008ce:	2307      	movs	r3, #7
 80008d0:	70fb      	strb	r3, [r7, #3]
 80008d2:	e005      	b.n	80008e0 <legacyMode+0x94>
            case CAM_IMAGE_MODE_QXGA:     mode = (CAM_IMAGE_MODE)0x08; break;
 80008d4:	2308      	movs	r3, #8
 80008d6:	70fb      	strb	r3, [r7, #3]
 80008d8:	e002      	b.n	80008e0 <legacyMode+0x94>
            case CAM_IMAGE_MODE_WQXGA2:   mode = (CAM_IMAGE_MODE)0x09; break;
 80008da:	2309      	movs	r3, #9
 80008dc:	70fb      	strb	r3, [r7, #3]
 80008de:	bf00      	nop
        }
    }
    return mode;
 80008e0:	78fb      	ldrb	r3, [r7, #3]
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	370c      	adds	r7, #12
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop

080008f0 <cameraTakePicture>:


CamStatus cameraTakePicture(ArducamCamera* camera, CAM_IMAGE_MODE mode, CAM_IMAGE_PIX_FMT pixel_format)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	460b      	mov	r3, r1
 80008fa:	70fb      	strb	r3, [r7, #3]
 80008fc:	4613      	mov	r3, r2
 80008fe:	70bb      	strb	r3, [r7, #2]
    if (camera->currentPixelFormat != pixel_format) {
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	7c1b      	ldrb	r3, [r3, #16]
 8000904:	78ba      	ldrb	r2, [r7, #2]
 8000906:	429a      	cmp	r2, r3
 8000908:	d01b      	beq.n	8000942 <cameraTakePicture+0x52>
        camera->currentPixelFormat = pixel_format;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	78ba      	ldrb	r2, [r7, #2]
 800090e:	741a      	strb	r2, [r3, #16]
        writeReg(camera, CAM_REG_FORMAT, pixel_format); // set the data format
 8000910:	78bb      	ldrb	r3, [r7, #2]
 8000912:	461a      	mov	r2, r3
 8000914:	2120      	movs	r1, #32
 8000916:	6878      	ldr	r0, [r7, #4]
 8000918:	f000 fe24 	bl	8001564 <writeReg>
        waitI2cIdle(camera);                            // Wait I2c Idle
 800091c:	6878      	ldr	r0, [r7, #4]
 800091e:	f000 fec8 	bl	80016b2 <waitI2cIdle>
        if(camera->cameraId >= SENSOR_5MP){ // new sensor
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	7b5b      	ldrb	r3, [r3, #13]
 8000926:	2b84      	cmp	r3, #132	@ 0x84
 8000928:	d90b      	bls.n	8000942 <cameraTakePicture+0x52>
            camera->currentPictureMode = mode;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	78fa      	ldrb	r2, [r7, #3]
 800092e:	745a      	strb	r2, [r3, #17]
            writeReg(camera, CAM_REG_CAPTURE_RESOLUTION, CAM_SET_CAPTURE_MODE | mode);
 8000930:	78fb      	ldrb	r3, [r7, #3]
 8000932:	461a      	mov	r2, r3
 8000934:	2121      	movs	r1, #33	@ 0x21
 8000936:	6878      	ldr	r0, [r7, #4]
 8000938:	f000 fe14 	bl	8001564 <writeReg>
            waitI2cIdle(camera); // Wait I2c Idle
 800093c:	6878      	ldr	r0, [r7, #4]
 800093e:	f000 feb8 	bl	80016b2 <waitI2cIdle>
        }
    }

    if (camera->currentPictureMode != mode) {
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	7c5b      	ldrb	r3, [r3, #17]
 8000946:	78fa      	ldrb	r2, [r7, #3]
 8000948:	429a      	cmp	r2, r3
 800094a:	d012      	beq.n	8000972 <cameraTakePicture+0x82>
        camera->currentPictureMode = mode;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	78fa      	ldrb	r2, [r7, #3]
 8000950:	745a      	strb	r2, [r3, #17]
        mode = legacyMode(camera, mode);
 8000952:	78fb      	ldrb	r3, [r7, #3]
 8000954:	4619      	mov	r1, r3
 8000956:	6878      	ldr	r0, [r7, #4]
 8000958:	f7ff ff78 	bl	800084c <legacyMode>
 800095c:	4603      	mov	r3, r0
 800095e:	70fb      	strb	r3, [r7, #3]
        writeReg(camera, CAM_REG_CAPTURE_RESOLUTION, CAM_SET_CAPTURE_MODE | mode);
 8000960:	78fb      	ldrb	r3, [r7, #3]
 8000962:	461a      	mov	r2, r3
 8000964:	2121      	movs	r1, #33	@ 0x21
 8000966:	6878      	ldr	r0, [r7, #4]
 8000968:	f000 fdfc 	bl	8001564 <writeReg>
        waitI2cIdle(camera); // Wait I2c Idle
 800096c:	6878      	ldr	r0, [r7, #4]
 800096e:	f000 fea0 	bl	80016b2 <waitI2cIdle>
    }

    setCapture(camera);
 8000972:	6878      	ldr	r0, [r7, #4]
 8000974:	f000 fe8f 	bl	8001696 <setCapture>
    return CAM_ERR_SUCCESS;
 8000978:	2300      	movs	r3, #0
}
 800097a:	4618      	mov	r0, r3
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}

08000982 <cameratakeMultiPictures>:

CamStatus cameratakeMultiPictures(ArducamCamera* camera, CAM_IMAGE_MODE mode, CAM_IMAGE_PIX_FMT pixel_format,
                                  uint8_t num)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	b082      	sub	sp, #8
 8000986:	af00      	add	r7, sp, #0
 8000988:	6078      	str	r0, [r7, #4]
 800098a:	4608      	mov	r0, r1
 800098c:	4611      	mov	r1, r2
 800098e:	461a      	mov	r2, r3
 8000990:	4603      	mov	r3, r0
 8000992:	70fb      	strb	r3, [r7, #3]
 8000994:	460b      	mov	r3, r1
 8000996:	70bb      	strb	r3, [r7, #2]
 8000998:	4613      	mov	r3, r2
 800099a:	707b      	strb	r3, [r7, #1]
     if (camera->currentPixelFormat != pixel_format) {
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	7c1b      	ldrb	r3, [r3, #16]
 80009a0:	78ba      	ldrb	r2, [r7, #2]
 80009a2:	429a      	cmp	r2, r3
 80009a4:	d00b      	beq.n	80009be <cameratakeMultiPictures+0x3c>
        camera->currentPixelFormat = pixel_format;
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	78ba      	ldrb	r2, [r7, #2]
 80009aa:	741a      	strb	r2, [r3, #16]
        writeReg(camera, CAM_REG_FORMAT, pixel_format); // set the data format
 80009ac:	78bb      	ldrb	r3, [r7, #2]
 80009ae:	461a      	mov	r2, r3
 80009b0:	2120      	movs	r1, #32
 80009b2:	6878      	ldr	r0, [r7, #4]
 80009b4:	f000 fdd6 	bl	8001564 <writeReg>
        waitI2cIdle(camera);                            // Wait I2c Idle
 80009b8:	6878      	ldr	r0, [r7, #4]
 80009ba:	f000 fe7a 	bl	80016b2 <waitI2cIdle>
    }

     if (camera->currentPictureMode != mode) {
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	7c5b      	ldrb	r3, [r3, #17]
 80009c2:	78fa      	ldrb	r2, [r7, #3]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d012      	beq.n	80009ee <cameratakeMultiPictures+0x6c>
        camera->currentPictureMode = mode;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	78fa      	ldrb	r2, [r7, #3]
 80009cc:	745a      	strb	r2, [r3, #17]
        mode = legacyMode(camera, mode);
 80009ce:	78fb      	ldrb	r3, [r7, #3]
 80009d0:	4619      	mov	r1, r3
 80009d2:	6878      	ldr	r0, [r7, #4]
 80009d4:	f7ff ff3a 	bl	800084c <legacyMode>
 80009d8:	4603      	mov	r3, r0
 80009da:	70fb      	strb	r3, [r7, #3]
        writeReg(camera, CAM_REG_CAPTURE_RESOLUTION, CAM_SET_CAPTURE_MODE | mode);
 80009dc:	78fb      	ldrb	r3, [r7, #3]
 80009de:	461a      	mov	r2, r3
 80009e0:	2121      	movs	r1, #33	@ 0x21
 80009e2:	6878      	ldr	r0, [r7, #4]
 80009e4:	f000 fdbe 	bl	8001564 <writeReg>
        waitI2cIdle(camera); // Wait I2c Idle
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f000 fe62 	bl	80016b2 <waitI2cIdle>

    if (num > CAPRURE_MAX_NUM) {
        num = CAPRURE_MAX_NUM;
    }

    writeReg(camera, ARDUCHIP_FRAMES, num);
 80009ee:	787b      	ldrb	r3, [r7, #1]
 80009f0:	461a      	mov	r2, r3
 80009f2:	2101      	movs	r1, #1
 80009f4:	6878      	ldr	r0, [r7, #4]
 80009f6:	f000 fdb5 	bl	8001564 <writeReg>
    setCapture(camera);
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	f000 fe4b 	bl	8001696 <setCapture>
    return CAM_ERR_SUCCESS;
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3708      	adds	r7, #8
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}

08000a0a <cameraRegisterCallback>:

void cameraRegisterCallback(ArducamCamera* camera, BUFFER_CALLBACK function, uint8_t size, STOP_HANDLE handle)
{
 8000a0a:	b480      	push	{r7}
 8000a0c:	b085      	sub	sp, #20
 8000a0e:	af00      	add	r7, sp, #0
 8000a10:	60f8      	str	r0, [r7, #12]
 8000a12:	60b9      	str	r1, [r7, #8]
 8000a14:	603b      	str	r3, [r7, #0]
 8000a16:	4613      	mov	r3, r2
 8000a18:	71fb      	strb	r3, [r7, #7]
    camera->callBackFunction = function;
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	68ba      	ldr	r2, [r7, #8]
 8000a1e:	63da      	str	r2, [r3, #60]	@ 0x3c
    camera->blockSize        = size;
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	79fa      	ldrb	r2, [r7, #7]
 8000a24:	731a      	strb	r2, [r3, #12]
    camera->handle           = handle;
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	683a      	ldr	r2, [r7, #0]
 8000a2a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8000a2c:	bf00      	nop
 8000a2e:	3714      	adds	r7, #20
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <cameraStartPreview>:

CamStatus cameraStartPreview(ArducamCamera* camera, CAM_VIDEO_MODE mode)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	460b      	mov	r3, r1
 8000a42:	70fb      	strb	r3, [r7, #3]

    // camera->cameraDataFormat = CAM_IMAGE_PIX_FMT_JPG;
    camera->previewMode = TRUE;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2201      	movs	r2, #1
 8000a48:	73da      	strb	r2, [r3, #15]
    if (!camera->callBackFunction) {
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d102      	bne.n	8000a58 <cameraStartPreview+0x20>
        return CAM_ERR_NO_CALLBACK;
 8000a52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a56:	e01e      	b.n	8000a96 <cameraStartPreview+0x5e>
    }
    writeReg(camera, CAM_REG_FORMAT, CAM_IMAGE_PIX_FMT_JPG); // set  jpeg format
 8000a58:	2201      	movs	r2, #1
 8000a5a:	2120      	movs	r1, #32
 8000a5c:	6878      	ldr	r0, [r7, #4]
 8000a5e:	f000 fd81 	bl	8001564 <writeReg>
    waitI2cIdle(camera);                                     // Wait I2c Idle
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f000 fe25 	bl	80016b2 <waitI2cIdle>
    mode = (CAM_VIDEO_MODE)legacyMode(camera, (CAM_IMAGE_MODE)mode);
 8000a68:	78fb      	ldrb	r3, [r7, #3]
 8000a6a:	4619      	mov	r1, r3
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f7ff feed 	bl	800084c <legacyMode>
 8000a72:	4603      	mov	r3, r0
 8000a74:	70fb      	strb	r3, [r7, #3]
    writeReg(camera, CAM_REG_CAPTURE_RESOLUTION,
 8000a76:	78fb      	ldrb	r3, [r7, #3]
 8000a78:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	461a      	mov	r2, r3
 8000a80:	2121      	movs	r1, #33	@ 0x21
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f000 fd6e 	bl	8001564 <writeReg>
             CAM_SET_VIDEO_MODE | mode); // set  video mode
    waitI2cIdle(camera);                 // Wait I2c Idle
 8000a88:	6878      	ldr	r0, [r7, #4]
 8000a8a:	f000 fe12 	bl	80016b2 <waitI2cIdle>
    setCapture(camera);
 8000a8e:	6878      	ldr	r0, [r7, #4]
 8000a90:	f000 fe01 	bl	8001696 <setCapture>

    return CAM_ERR_SUCCESS;
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <cameraCaptureThread>:
static uint8_t callBackBuff[PREVIEW_BUF_LEN];

void cameraCaptureThread(ArducamCamera* camera)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
    if (camera->previewMode) {
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	7bdb      	ldrb	r3, [r3, #15]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d015      	beq.n	8000adc <cameraCaptureThread+0x3c>
        uint8_t callBackLength = readBuff(camera, callBackBuff, camera->blockSize);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	7b1b      	ldrb	r3, [r3, #12]
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	490b      	ldr	r1, [pc, #44]	@ (8000ae4 <cameraCaptureThread+0x44>)
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f000 fd41 	bl	8001540 <readBuff>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	73fb      	strb	r3, [r7, #15]
        if (callBackLength != FALSE) {
 8000ac2:	7bfb      	ldrb	r3, [r7, #15]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d006      	beq.n	8000ad6 <cameraCaptureThread+0x36>
            camera->callBackFunction(callBackBuff, callBackLength);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000acc:	7bfa      	ldrb	r2, [r7, #15]
 8000ace:	4611      	mov	r1, r2
 8000ad0:	4804      	ldr	r0, [pc, #16]	@ (8000ae4 <cameraCaptureThread+0x44>)
 8000ad2:	4798      	blx	r3
        } else {
            setCapture(camera);
        }
    }
}
 8000ad4:	e002      	b.n	8000adc <cameraCaptureThread+0x3c>
            setCapture(camera);
 8000ad6:	6878      	ldr	r0, [r7, #4]
 8000ad8:	f000 fddd 	bl	8001696 <setCapture>
}
 8000adc:	bf00      	nop
 8000ade:	3710      	adds	r7, #16
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	20000110 	.word	0x20000110

08000ae8 <cameraStopPreview>:

CamStatus cameraStopPreview(ArducamCamera* camera)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b082      	sub	sp, #8
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
    if (camera->previewMode == TRUE && camera->handle != 0) {
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	7bdb      	ldrb	r3, [r3, #15]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d106      	bne.n	8000b06 <cameraStopPreview+0x1e>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d002      	beq.n	8000b06 <cameraStopPreview+0x1e>
        camera->handle();
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b04:	4798      	blx	r3
    }

    camera->currentPixelFormat = CAM_IMAGE_PIX_FMT_JPG;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2201      	movs	r2, #1
 8000b0a:	741a      	strb	r2, [r3, #16]
    camera->currentPictureMode = CAM_IMAGE_MODE_QVGA;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2203      	movs	r2, #3
 8000b10:	745a      	strb	r2, [r3, #17]
    camera->previewMode        = FALSE;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	2200      	movs	r2, #0
 8000b16:	73da      	strb	r2, [r3, #15]
    camera->receivedLength     = 0;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
    camera->totalLength        = 0;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2200      	movs	r2, #0
 8000b22:	605a      	str	r2, [r3, #4]
    writeReg(camera, CAM_REG_FORMAT, CAM_IMAGE_PIX_FMT_JPG); // set  jpeg format
 8000b24:	2201      	movs	r2, #1
 8000b26:	2120      	movs	r1, #32
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	f000 fd1b 	bl	8001564 <writeReg>
    waitI2cIdle(camera);                                     // Wait I2c Idle
 8000b2e:	6878      	ldr	r0, [r7, #4]
 8000b30:	f000 fdbf 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 8000b34:	2300      	movs	r3, #0
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3708      	adds	r7, #8
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <cameraSetImageQuality>:

CamStatus cameraSetImageQuality(ArducamCamera* camera, IMAGE_QUALITY qualtiy)
{
 8000b3e:	b580      	push	{r7, lr}
 8000b40:	b082      	sub	sp, #8
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
 8000b46:	460b      	mov	r3, r1
 8000b48:	70fb      	strb	r3, [r7, #3]
    writeReg(camera, CAM_REG_IMAGE_QUALITY, qualtiy);
 8000b4a:	78fb      	ldrb	r3, [r7, #3]
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	212a      	movs	r1, #42	@ 0x2a
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f000 fd07 	bl	8001564 <writeReg>
    waitI2cIdle(camera); // Wait I2c Idle
 8000b56:	6878      	ldr	r0, [r7, #4]
 8000b58:	f000 fdab 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 8000b5c:	2300      	movs	r3, #0
}
 8000b5e:	4618      	mov	r0, r3
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}

08000b66 <cameraReset>:

CamStatus cameraReset(ArducamCamera* camera)
{
 8000b66:	b580      	push	{r7, lr}
 8000b68:	b082      	sub	sp, #8
 8000b6a:	af00      	add	r7, sp, #0
 8000b6c:	6078      	str	r0, [r7, #4]
    writeReg(camera, CAM_REG_SENSOR_RESET, CAM_SENSOR_RESET_ENABLE);
 8000b6e:	2240      	movs	r2, #64	@ 0x40
 8000b70:	2107      	movs	r1, #7
 8000b72:	6878      	ldr	r0, [r7, #4]
 8000b74:	f000 fcf6 	bl	8001564 <writeReg>
    waitI2cIdle(camera); // Wait I2c Idle
 8000b78:	6878      	ldr	r0, [r7, #4]
 8000b7a:	f000 fd9a 	bl	80016b2 <waitI2cIdle>
    camera->currentPixelFormat = CAM_IMAGE_PIX_FMT_NONE;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2204      	movs	r2, #4
 8000b82:	741a      	strb	r2, [r3, #16]
    camera->currentPictureMode = CAM_IMAGE_MODE_NONE;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	2211      	movs	r2, #17
 8000b88:	745a      	strb	r2, [r3, #17]
    return CAM_ERR_SUCCESS;
 8000b8a:	2300      	movs	r3, #0
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	3708      	adds	r7, #8
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}

08000b94 <cameraSetAutoWhiteBalanceMode>:

CamStatus cameraSetAutoWhiteBalanceMode(ArducamCamera* camera, CAM_WHITE_BALANCE mode)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
 8000b9c:	460b      	mov	r3, r1
 8000b9e:	70fb      	strb	r3, [r7, #3]
    writeReg(camera, CAM_REG_WHILEBALANCE_MODE_CONTROL, mode); // set Light Mode
 8000ba0:	78fb      	ldrb	r3, [r7, #3]
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	2126      	movs	r1, #38	@ 0x26
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f000 fcdc 	bl	8001564 <writeReg>
    waitI2cIdle(camera);                                       // Wait I2c Idle
 8000bac:	6878      	ldr	r0, [r7, #4]
 8000bae:	f000 fd80 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 8000bb2:	2300      	movs	r3, #0
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <cameraSetAutoWhiteBalance>:

CamStatus cameraSetAutoWhiteBalance(ArducamCamera* camera, uint8_t val)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	70fb      	strb	r3, [r7, #3]
    unsigned char symbol = 0;
 8000bc8:	2300      	movs	r3, #0
 8000bca:	73fb      	strb	r3, [r7, #15]
    if (val == TRUE) {
 8000bcc:	78fb      	ldrb	r3, [r7, #3]
 8000bce:	2b01      	cmp	r3, #1
 8000bd0:	d103      	bne.n	8000bda <cameraSetAutoWhiteBalance+0x1e>
        symbol |= 0x80;
 8000bd2:	7bfb      	ldrb	r3, [r7, #15]
 8000bd4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000bd8:	73fb      	strb	r3, [r7, #15]
    }
    symbol |= SET_WHILEBALANCE;
 8000bda:	7bfb      	ldrb	r3, [r7, #15]
 8000bdc:	f043 0302 	orr.w	r3, r3, #2
 8000be0:	73fb      	strb	r3, [r7, #15]
    writeReg(camera, CAM_REG_EXPOSURE_GAIN_WHILEBALANCE_CONTROL,
 8000be2:	7bfb      	ldrb	r3, [r7, #15]
 8000be4:	461a      	mov	r2, r3
 8000be6:	2130      	movs	r1, #48	@ 0x30
 8000be8:	6878      	ldr	r0, [r7, #4]
 8000bea:	f000 fcbb 	bl	8001564 <writeReg>
             symbol);    // while balance control
    waitI2cIdle(camera); // Wait I2c Idle
 8000bee:	6878      	ldr	r0, [r7, #4]
 8000bf0:	f000 fd5f 	bl	80016b2 <waitI2cIdle>
    if(camera->cameraId >= SENSOR_5MP){ // new sensor
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	7b5b      	ldrb	r3, [r3, #13]
 8000bf8:	2b84      	cmp	r3, #132	@ 0x84
 8000bfa:	d909      	bls.n	8000c10 <cameraSetAutoWhiteBalance+0x54>
        while ((readReg(camera, CAM_REG_SENSOR_STATE) & 0X08) == CAM_REG_SENSOR_STATE1_IDLE) {
 8000bfc:	bf00      	nop
 8000bfe:	2144      	movs	r1, #68	@ 0x44
 8000c00:	6878      	ldr	r0, [r7, #4]
 8000c02:	f000 fcc3 	bl	800158c <readReg>
 8000c06:	4603      	mov	r3, r0
 8000c08:	f003 0308 	and.w	r3, r3, #8
 8000c0c:	2b08      	cmp	r3, #8
 8000c0e:	d0f6      	beq.n	8000bfe <cameraSetAutoWhiteBalance+0x42>
        ;// arducamDelayMs(2);
        }
    }
    return CAM_ERR_SUCCESS;
 8000c10:	2300      	movs	r3, #0
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3710      	adds	r7, #16
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}

08000c1a <cameraSetAutoISOSensitive>:

CamStatus cameraSetAutoISOSensitive(ArducamCamera* camera, uint8_t val)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b084      	sub	sp, #16
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
 8000c22:	460b      	mov	r3, r1
 8000c24:	70fb      	strb	r3, [r7, #3]
    unsigned char symbol = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	73fb      	strb	r3, [r7, #15]
    if (val == TRUE) {
 8000c2a:	78fb      	ldrb	r3, [r7, #3]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d103      	bne.n	8000c38 <cameraSetAutoISOSensitive+0x1e>
        symbol |= 0x80;
 8000c30:	7bfb      	ldrb	r3, [r7, #15]
 8000c32:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000c36:	73fb      	strb	r3, [r7, #15]
    }
    symbol |= SET_GAIN;
    writeReg(camera, CAM_REG_EXPOSURE_GAIN_WHILEBALANCE_CONTROL,
 8000c38:	7bfb      	ldrb	r3, [r7, #15]
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	2130      	movs	r1, #48	@ 0x30
 8000c3e:	6878      	ldr	r0, [r7, #4]
 8000c40:	f000 fc90 	bl	8001564 <writeReg>
             symbol);    // auto gain control
    waitI2cIdle(camera); // Wait I2c Idle
 8000c44:	6878      	ldr	r0, [r7, #4]
 8000c46:	f000 fd34 	bl	80016b2 <waitI2cIdle>
    if(camera->cameraId >= SENSOR_5MP){ // new sensor
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	7b5b      	ldrb	r3, [r3, #13]
 8000c4e:	2b84      	cmp	r3, #132	@ 0x84
 8000c50:	d909      	bls.n	8000c66 <cameraSetAutoISOSensitive+0x4c>
        while ((readReg(camera, CAM_REG_SENSOR_STATE) & 0X08) == CAM_REG_SENSOR_STATE1_IDLE) {
 8000c52:	bf00      	nop
 8000c54:	2144      	movs	r1, #68	@ 0x44
 8000c56:	6878      	ldr	r0, [r7, #4]
 8000c58:	f000 fc98 	bl	800158c <readReg>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	f003 0308 	and.w	r3, r3, #8
 8000c62:	2b08      	cmp	r3, #8
 8000c64:	d0f6      	beq.n	8000c54 <cameraSetAutoISOSensitive+0x3a>
        ;// arducamDelayMs(2);
        }
    }
    return CAM_ERR_SUCCESS;
 8000c66:	2300      	movs	r3, #0
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3710      	adds	r7, #16
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <cameraSetISOSensitivity>:

CamStatus cameraSetISOSensitivity(ArducamCamera* camera, int iso_sense)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
 8000c78:	6039      	str	r1, [r7, #0]
  if (camera->cameraId == SENSOR_3MP_1) {
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	7b5b      	ldrb	r3, [r3, #13]
 8000c7e:	2b82      	cmp	r3, #130	@ 0x82
 8000c80:	d104      	bne.n	8000c8c <cameraSetISOSensitivity+0x1c>
      iso_sense = ov3640GainValue[iso_sense - 1];
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	3b01      	subs	r3, #1
 8000c86:	4a0e      	ldr	r2, [pc, #56]	@ (8000cc0 <cameraSetISOSensitivity+0x50>)
 8000c88:	5cd3      	ldrb	r3, [r2, r3]
 8000c8a:	603b      	str	r3, [r7, #0]
  }
    writeReg(camera, CAM_REG_MANUAL_GAIN_BIT_9_8,
             iso_sense >> 8); // set AGC VALUE
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	121b      	asrs	r3, r3, #8
    writeReg(camera, CAM_REG_MANUAL_GAIN_BIT_9_8,
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	461a      	mov	r2, r3
 8000c94:	2131      	movs	r1, #49	@ 0x31
 8000c96:	6878      	ldr	r0, [r7, #4]
 8000c98:	f000 fc64 	bl	8001564 <writeReg>
    waitI2cIdle(camera);
 8000c9c:	6878      	ldr	r0, [r7, #4]
 8000c9e:	f000 fd08 	bl	80016b2 <waitI2cIdle>
    writeReg(camera, CAM_REG_MANUAL_GAIN_BIT_7_0, iso_sense & 0xff);
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	2132      	movs	r1, #50	@ 0x32
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	f000 fc5a 	bl	8001564 <writeReg>
    waitI2cIdle(camera);
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f000 fcfe 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 8000cb6:	2300      	movs	r3, #0
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	200000bc 	.word	0x200000bc

08000cc4 <cameraSetAutoExposure>:

CamStatus cameraSetAutoExposure(ArducamCamera* camera, uint8_t val)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	460b      	mov	r3, r1
 8000cce:	70fb      	strb	r3, [r7, #3]
    unsigned char symbol = 0;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	73fb      	strb	r3, [r7, #15]
    if (val == TRUE) {
 8000cd4:	78fb      	ldrb	r3, [r7, #3]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d103      	bne.n	8000ce2 <cameraSetAutoExposure+0x1e>
        symbol |= 0x80;
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ce0:	73fb      	strb	r3, [r7, #15]
    }
    symbol |= SET_EXPOSURE;
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	73fb      	strb	r3, [r7, #15]
    writeReg(camera, CAM_REG_EXPOSURE_GAIN_WHILEBALANCE_CONTROL,
 8000cea:	7bfb      	ldrb	r3, [r7, #15]
 8000cec:	461a      	mov	r2, r3
 8000cee:	2130      	movs	r1, #48	@ 0x30
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f000 fc37 	bl	8001564 <writeReg>
             symbol);    // auto EXPOSURE control
    waitI2cIdle(camera); // Wait I2c Idle
 8000cf6:	6878      	ldr	r0, [r7, #4]
 8000cf8:	f000 fcdb 	bl	80016b2 <waitI2cIdle>
    if(camera->cameraId >= SENSOR_5MP){ // new sensor
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	7b5b      	ldrb	r3, [r3, #13]
 8000d00:	2b84      	cmp	r3, #132	@ 0x84
 8000d02:	d909      	bls.n	8000d18 <cameraSetAutoExposure+0x54>
        while ((readReg(camera, CAM_REG_SENSOR_STATE) & 0X08) == CAM_REG_SENSOR_STATE1_IDLE) {
 8000d04:	bf00      	nop
 8000d06:	2144      	movs	r1, #68	@ 0x44
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f000 fc3f 	bl	800158c <readReg>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	f003 0308 	and.w	r3, r3, #8
 8000d14:	2b08      	cmp	r3, #8
 8000d16:	d0f6      	beq.n	8000d06 <cameraSetAutoExposure+0x42>
            ;// arducamDelayMs(2);
        }
    }
    return CAM_ERR_SUCCESS;
 8000d18:	2300      	movs	r3, #0
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3710      	adds	r7, #16
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <cameraSetAbsoluteExposure>:

CamStatus cameraSetAbsoluteExposure(ArducamCamera* camera, uint32_t exposure_time)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	6078      	str	r0, [r7, #4]
 8000d2a:	6039      	str	r1, [r7, #0]
    if(camera->cameraId < SENSOR_5MP){ // legacy sensor
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	7b5b      	ldrb	r3, [r3, #13]
 8000d30:	2b84      	cmp	r3, #132	@ 0x84
 8000d32:	d80a      	bhi.n	8000d4a <cameraSetAbsoluteExposure+0x28>
        // set exposure output [19:16]
        writeReg(camera, CAM_REG_MANUAL_EXPOSURE_BIT_19_16, (uint8_t)((exposure_time >> 16) & 0xff));
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	0c1b      	lsrs	r3, r3, #16
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	2133      	movs	r1, #51	@ 0x33
 8000d3e:	6878      	ldr	r0, [r7, #4]
 8000d40:	f000 fc10 	bl	8001564 <writeReg>
        waitI2cIdle(camera);
 8000d44:	6878      	ldr	r0, [r7, #4]
 8000d46:	f000 fcb4 	bl	80016b2 <waitI2cIdle>
    }
    // set exposure output [15:8]
    writeReg(camera, CAM_REG_MANUAL_EXPOSURE_BIT_15_8, (uint8_t)((exposure_time >> 8) & 0xff));
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	0a1b      	lsrs	r3, r3, #8
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	461a      	mov	r2, r3
 8000d52:	2134      	movs	r1, #52	@ 0x34
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f000 fc05 	bl	8001564 <writeReg>
    waitI2cIdle(camera);
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f000 fca9 	bl	80016b2 <waitI2cIdle>
    // set exposure output [7:0]
    writeReg(camera, CAM_REG_MANUAL_EXPOSURE_BIT_7_0, (uint8_t)(exposure_time & 0xff));
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	461a      	mov	r2, r3
 8000d66:	2135      	movs	r1, #53	@ 0x35
 8000d68:	6878      	ldr	r0, [r7, #4]
 8000d6a:	f000 fbfb 	bl	8001564 <writeReg>
    waitI2cIdle(camera);
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f000 fc9f 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 8000d74:	2300      	movs	r3, #0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <cameraSetColorEffect>:

CamStatus cameraSetColorEffect(ArducamCamera* camera, CAM_COLOR_FX effect)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
 8000d86:	460b      	mov	r3, r1
 8000d88:	70fb      	strb	r3, [r7, #3]
    writeReg(camera, CAM_REG_COLOR_EFFECT_CONTROL, effect); // set effect
 8000d8a:	78fb      	ldrb	r3, [r7, #3]
 8000d8c:	461a      	mov	r2, r3
 8000d8e:	2127      	movs	r1, #39	@ 0x27
 8000d90:	6878      	ldr	r0, [r7, #4]
 8000d92:	f000 fbe7 	bl	8001564 <writeReg>
    waitI2cIdle(camera);                                    // Wait I2c Idle
 8000d96:	6878      	ldr	r0, [r7, #4]
 8000d98:	f000 fc8b 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 8000d9c:	2300      	movs	r3, #0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <cameraSetSaturation>:
CamStatus cameraSetSaturation(ArducamCamera* camera, CAM_STAURATION_LEVEL level)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b082      	sub	sp, #8
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	6078      	str	r0, [r7, #4]
 8000dae:	460b      	mov	r3, r1
 8000db0:	70fb      	strb	r3, [r7, #3]
    writeReg(camera, CAM_REG_SATURATION_CONTROL, level); // set Saturation Level
 8000db2:	78fb      	ldrb	r3, [r7, #3]
 8000db4:	461a      	mov	r2, r3
 8000db6:	2124      	movs	r1, #36	@ 0x24
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f000 fbd3 	bl	8001564 <writeReg>
    waitI2cIdle(camera);                                 // Wait I2c Idle
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f000 fc77 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 8000dc4:	2300      	movs	r3, #0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <cameraSetEV>:
CamStatus cameraSetEV(ArducamCamera* camera, CAM_EV_LEVEL level)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b082      	sub	sp, #8
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	70fb      	strb	r3, [r7, #3]
    // set Exposure  Compensation Level
    writeReg(camera, CAM_REG_EV_CONTROL, level);
 8000dda:	78fb      	ldrb	r3, [r7, #3]
 8000ddc:	461a      	mov	r2, r3
 8000dde:	2125      	movs	r1, #37	@ 0x25
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f000 fbbf 	bl	8001564 <writeReg>
    waitI2cIdle(camera); // Wait I2c Idle
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f000 fc63 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <cameraSetContrast>:
CamStatus cameraSetContrast(ArducamCamera* camera, CAM_CONTRAST_LEVEL level)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b082      	sub	sp, #8
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
 8000dfe:	460b      	mov	r3, r1
 8000e00:	70fb      	strb	r3, [r7, #3]
    writeReg(camera, CAM_REG_CONTRAST_CONTROL, level); // set Contrast Level
 8000e02:	78fb      	ldrb	r3, [r7, #3]
 8000e04:	461a      	mov	r2, r3
 8000e06:	2123      	movs	r1, #35	@ 0x23
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f000 fbab 	bl	8001564 <writeReg>
    waitI2cIdle(camera);                               // Wait I2c Idle
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f000 fc4f 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 8000e14:	2300      	movs	r3, #0
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <cameraSetSharpness>:
CamStatus cameraSetSharpness(ArducamCamera* camera, CAM_SHARPNESS_LEVEL level)
{
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b082      	sub	sp, #8
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	6078      	str	r0, [r7, #4]
 8000e26:	460b      	mov	r3, r1
 8000e28:	70fb      	strb	r3, [r7, #3]
    if(camera->cameraId < SENSOR_5MP){ // legacy sensor
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	7b5b      	ldrb	r3, [r3, #13]
 8000e2e:	2b84      	cmp	r3, #132	@ 0x84
 8000e30:	d808      	bhi.n	8000e44 <cameraSetSharpness+0x26>
        writeReg(camera, CAM_REG_SHARPNESS_CONTROL, level); // set Brightness Level
 8000e32:	78fb      	ldrb	r3, [r7, #3]
 8000e34:	461a      	mov	r2, r3
 8000e36:	2128      	movs	r1, #40	@ 0x28
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f000 fb93 	bl	8001564 <writeReg>
        waitI2cIdle(camera);                                // Wait I2c Idle
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f000 fc37 	bl	80016b2 <waitI2cIdle>
    }
    return CAM_ERR_SUCCESS;
 8000e44:	2300      	movs	r3, #0
}
 8000e46:	4618      	mov	r0, r3
 8000e48:	3708      	adds	r7, #8
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <cameraSetBrightness>:

CamStatus cameraSetBrightness(ArducamCamera* camera, CAM_BRIGHTNESS_LEVEL level)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b082      	sub	sp, #8
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	6078      	str	r0, [r7, #4]
 8000e56:	460b      	mov	r3, r1
 8000e58:	70fb      	strb	r3, [r7, #3]
    writeReg(camera, CAM_REG_BRIGHTNESS_CONTROL, level); // set Brightness Level
 8000e5a:	78fb      	ldrb	r3, [r7, #3]
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	2122      	movs	r1, #34	@ 0x22
 8000e60:	6878      	ldr	r0, [r7, #4]
 8000e62:	f000 fb7f 	bl	8001564 <writeReg>
    waitI2cIdle(camera);                                 // Wait I2c Idle
 8000e66:	6878      	ldr	r0, [r7, #4]
 8000e68:	f000 fc23 	bl	80016b2 <waitI2cIdle>
    return CAM_ERR_SUCCESS;
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}

08000e76 <cameraFlushFifo>:
void cameraFlushFifo(ArducamCamera* camera)
{
 8000e76:	b580      	push	{r7, lr}
 8000e78:	b082      	sub	sp, #8
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
    writeReg(camera, ARDUCHIP_FIFO_2, FIFO_CLEAR_MASK);
 8000e7e:	2280      	movs	r2, #128	@ 0x80
 8000e80:	2107      	movs	r1, #7
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f000 fb6e 	bl	8001564 <writeReg>
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <cameraStartCapture>:

void cameraStartCapture(ArducamCamera* camera)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
    writeReg(camera, ARDUCHIP_FIFO, FIFO_START_MASK);
 8000e98:	2202      	movs	r2, #2
 8000e9a:	2104      	movs	r1, #4
 8000e9c:	6878      	ldr	r0, [r7, #4]
 8000e9e:	f000 fb61 	bl	8001564 <writeReg>
}
 8000ea2:	bf00      	nop
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <cameraClearFifoFlag>:

void cameraClearFifoFlag(ArducamCamera* camera)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b082      	sub	sp, #8
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	6078      	str	r0, [r7, #4]
    writeReg(camera, ARDUCHIP_FIFO, FIFO_CLEAR_ID_MASK);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	2104      	movs	r1, #4
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f000 fb54 	bl	8001564 <writeReg>
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <cameraReadFifoLength>:

uint32_t cameraReadFifoLength(ArducamCamera* camera)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b086      	sub	sp, #24
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
    uint32_t len1, len2, len3, length = 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]
    len1   = readReg(camera, FIFO_SIZE1);
 8000ed0:	2145      	movs	r1, #69	@ 0x45
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f000 fb5a 	bl	800158c <readReg>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	613b      	str	r3, [r7, #16]
    len2   = readReg(camera, FIFO_SIZE2);
 8000edc:	2146      	movs	r1, #70	@ 0x46
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f000 fb54 	bl	800158c <readReg>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	60fb      	str	r3, [r7, #12]
    len3   = readReg(camera, FIFO_SIZE3);
 8000ee8:	2147      	movs	r1, #71	@ 0x47
 8000eea:	6878      	ldr	r0, [r7, #4]
 8000eec:	f000 fb4e 	bl	800158c <readReg>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	60bb      	str	r3, [r7, #8]
    length = ((len3 << 16) | (len2 << 8) | len1) & 0xffffff;
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	041a      	lsls	r2, r3, #16
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	021b      	lsls	r3, r3, #8
 8000efc:	431a      	orrs	r2, r3
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	4313      	orrs	r3, r2
 8000f02:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8000f06:	617b      	str	r3, [r7, #20]
    return length;
 8000f08:	697b      	ldr	r3, [r7, #20]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3718      	adds	r7, #24
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}

08000f12 <cameraGetBit>:

uint8_t cameraGetBit(ArducamCamera* camera, uint8_t addr, uint8_t bit)
{
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b084      	sub	sp, #16
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
 8000f1a:	460b      	mov	r3, r1
 8000f1c:	70fb      	strb	r3, [r7, #3]
 8000f1e:	4613      	mov	r3, r2
 8000f20:	70bb      	strb	r3, [r7, #2]
    uint8_t temp;
    temp = readReg(camera, addr);
 8000f22:	78fb      	ldrb	r3, [r7, #3]
 8000f24:	4619      	mov	r1, r3
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	f000 fb30 	bl	800158c <readReg>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	73fb      	strb	r3, [r7, #15]
    temp = temp & bit;
 8000f30:	7bfa      	ldrb	r2, [r7, #15]
 8000f32:	78bb      	ldrb	r3, [r7, #2]
 8000f34:	4013      	ands	r3, r2
 8000f36:	73fb      	strb	r3, [r7, #15]
    return temp;
 8000f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}

08000f42 <cameraSetFifoBurst>:

void cameraSetFifoBurst(ArducamCamera* camera)
{
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b082      	sub	sp, #8
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	6078      	str	r0, [r7, #4]
    arducamSpiTransfer(BURST_FIFO_READ);
 8000f4a:	203c      	movs	r0, #60	@ 0x3c
 8000f4c:	f000 fc1c 	bl	8001788 <spiReadWriteByte>
}
 8000f50:	bf00      	nop
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <cameraReadByte>:

uint8_t cameraReadByte(ArducamCamera* camera)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
    uint8_t data = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	73fb      	strb	r3, [r7, #15]
    arducamSpiCsPinLow(camera->csPin);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f000 fc35 	bl	80017d8 <spiCsLow>
    arducamSpiTransfer(SINGLE_FIFO_READ);
 8000f6e:	203d      	movs	r0, #61	@ 0x3d
 8000f70:	f000 fc0a 	bl	8001788 <spiReadWriteByte>
    arducamSpiTransfer(0x00);
 8000f74:	2000      	movs	r0, #0
 8000f76:	f000 fc07 	bl	8001788 <spiReadWriteByte>
    data = arducamSpiTransfer(0x00);
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f000 fc04 	bl	8001788 <spiReadWriteByte>
 8000f80:	4603      	mov	r3, r0
 8000f82:	73fb      	strb	r3, [r7, #15]
    arducamSpiCsPinHigh(camera->csPin);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f000 fc15 	bl	80017b8 <spiCsHigh>
    camera->receivedLength -= 1;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	1e5a      	subs	r2, r3, #1
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	609a      	str	r2, [r3, #8]
    return data;
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <cameraReadBuff>:

uint32_t cameraReadBuff(ArducamCamera* camera, uint8_t* buff, uint32_t length)

{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b086      	sub	sp, #24
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	60f8      	str	r0, [r7, #12]
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	607a      	str	r2, [r7, #4]
    if (imageAvailable(camera) == 0 || (length == 0)) {
 8000fae:	68f8      	ldr	r0, [r7, #12]
 8000fb0:	f000 fb8d 	bl	80016ce <imageAvailable>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d002      	beq.n	8000fc0 <cameraReadBuff+0x1e>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d101      	bne.n	8000fc4 <cameraReadBuff+0x22>
        return 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	e038      	b.n	8001036 <cameraReadBuff+0x94>
    }

    if (camera->receivedLength < length) {
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	689b      	ldr	r3, [r3, #8]
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d902      	bls.n	8000fd4 <cameraReadBuff+0x32>
        length = camera->receivedLength;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	607b      	str	r3, [r7, #4]
    }

    arducamSpiCsPinLow(camera->csPin);
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 fbfd 	bl	80017d8 <spiCsLow>
    setFifoBurst(camera);
 8000fde:	68f8      	ldr	r0, [r7, #12]
 8000fe0:	f000 fb4b 	bl	800167a <setFifoBurst>
    if (camera->burstFirstFlag == 0) {
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	7b9b      	ldrb	r3, [r3, #14]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d105      	bne.n	8000ff8 <cameraReadBuff+0x56>
        camera->burstFirstFlag = 1;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	2201      	movs	r2, #1
 8000ff0:	739a      	strb	r2, [r3, #14]
        arducamSpiTransfer(0x00);
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f000 fbc8 	bl	8001788 <spiReadWriteByte>
    }

#ifndef arducamSpiBlockTransfer
    for (uint32_t count = 0; count < length; count++) {
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
 8000ffc:	e00b      	b.n	8001016 <cameraReadBuff+0x74>
        buff[count] = arducamSpiTransfer(0x00);
 8000ffe:	2000      	movs	r0, #0
 8001000:	f000 fbc2 	bl	8001788 <spiReadWriteByte>
 8001004:	4601      	mov	r1, r0
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	4413      	add	r3, r2
 800100c:	b2ca      	uxtb	r2, r1
 800100e:	701a      	strb	r2, [r3, #0]
    for (uint32_t count = 0; count < length; count++) {
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	3301      	adds	r3, #1
 8001014:	617b      	str	r3, [r7, #20]
 8001016:	697a      	ldr	r2, [r7, #20]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	429a      	cmp	r2, r3
 800101c:	d3ef      	bcc.n	8000ffe <cameraReadBuff+0x5c>
    }
#else
    arducamSpiBlockTransfer(0x00, buff, length);
#endif
    arducamSpiCsPinHigh(camera->csPin);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4618      	mov	r0, r3
 8001024:	f000 fbc8 	bl	80017b8 <spiCsHigh>
    camera->receivedLength -= length;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	689a      	ldr	r2, [r3, #8]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	1ad2      	subs	r2, r2, r3
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	609a      	str	r2, [r3, #8]
    return length;
 8001034:	687b      	ldr	r3, [r7, #4]
}
 8001036:	4618      	mov	r0, r3
 8001038:	3718      	adds	r7, #24
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}

0800103e <cameraWriteReg>:

void cameraWriteReg(ArducamCamera* camera, uint8_t addr, uint8_t val)
{
 800103e:	b580      	push	{r7, lr}
 8001040:	b082      	sub	sp, #8
 8001042:	af00      	add	r7, sp, #0
 8001044:	6078      	str	r0, [r7, #4]
 8001046:	460b      	mov	r3, r1
 8001048:	70fb      	strb	r3, [r7, #3]
 800104a:	4613      	mov	r3, r2
 800104c:	70bb      	strb	r3, [r7, #2]
    busWrite(camera, addr | 0x80, val);
 800104e:	78fb      	ldrb	r3, [r7, #3]
 8001050:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001054:	b2db      	uxtb	r3, r3
 8001056:	4619      	mov	r1, r3
 8001058:	78bb      	ldrb	r3, [r7, #2]
 800105a:	461a      	mov	r2, r3
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f000 fab9 	bl	80015d4 <busWrite>
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <cameraReadReg>:

uint8_t cameraReadReg(ArducamCamera* camera, uint8_t addr)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b084      	sub	sp, #16
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
 8001072:	460b      	mov	r3, r1
 8001074:	70fb      	strb	r3, [r7, #3]
    uint8_t data;
    data = busRead(camera, addr & 0x7F);
 8001076:	78fb      	ldrb	r3, [r7, #3]
 8001078:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800107c:	4619      	mov	r1, r3
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f000 fa97 	bl	80015b2 <busRead>
 8001084:	4603      	mov	r3, r0
 8001086:	73fb      	strb	r3, [r7, #15]
    return data;
 8001088:	7bfb      	ldrb	r3, [r7, #15]
}
 800108a:	4618      	mov	r0, r3
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <cameraBusWrite>:

uint8_t cameraBusWrite(ArducamCamera* camera, int address, int value)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b084      	sub	sp, #16
 8001096:	af00      	add	r7, sp, #0
 8001098:	60f8      	str	r0, [r7, #12]
 800109a:	60b9      	str	r1, [r7, #8]
 800109c:	607a      	str	r2, [r7, #4]
    arducamSpiCsPinLow(camera->csPin);
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f000 fb98 	bl	80017d8 <spiCsLow>
    arducamSpiTransfer(address);
 80010a8:	68b8      	ldr	r0, [r7, #8]
 80010aa:	f000 fb6d 	bl	8001788 <spiReadWriteByte>
    arducamSpiTransfer(value);
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	f000 fb6a 	bl	8001788 <spiReadWriteByte>
    arducamSpiCsPinHigh(camera->csPin);
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f000 fb7d 	bl	80017b8 <spiCsHigh>
    //arducamDelayMs(1);
    return 1;
 80010be:	2301      	movs	r3, #1
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3710      	adds	r7, #16
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <cameraCsHigh>:

void cameraCsHigh(ArducamCamera* camera)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
    arducamSpiCsPinHigh(camera->csPin);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f000 fb6f 	bl	80017b8 <spiCsHigh>
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <cameraCsLow>:
void cameraCsLow(ArducamCamera* camera)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
    arducamSpiCsPinLow(camera->csPin);
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 fb72 	bl	80017d8 <spiCsLow>
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}

080010fc <cameraBusRead>:

uint8_t cameraBusRead(ArducamCamera* camera, int address)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
    uint8_t value;
    arducamSpiCsPinLow(camera->csPin);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4618      	mov	r0, r3
 800110c:	f000 fb64 	bl	80017d8 <spiCsLow>
    arducamSpiTransfer(address);
 8001110:	6838      	ldr	r0, [r7, #0]
 8001112:	f000 fb39 	bl	8001788 <spiReadWriteByte>
    value = arducamSpiTransfer(0x00);
 8001116:	2000      	movs	r0, #0
 8001118:	f000 fb36 	bl	8001788 <spiReadWriteByte>
 800111c:	4603      	mov	r3, r0
 800111e:	73fb      	strb	r3, [r7, #15]
    value = arducamSpiTransfer(0x00);
 8001120:	2000      	movs	r0, #0
 8001122:	f000 fb31 	bl	8001788 <spiReadWriteByte>
 8001126:	4603      	mov	r3, r0
 8001128:	73fb      	strb	r3, [r7, #15]
    arducamSpiCsPinHigh(camera->csPin);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4618      	mov	r0, r3
 8001130:	f000 fb42 	bl	80017b8 <spiCsHigh>
    return value;
 8001134:	7bfb      	ldrb	r3, [r7, #15]
}
 8001136:	4618      	mov	r0, r3
 8001138:	3710      	adds	r7, #16
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <cameraWaitI2cIdle>:

void cameraWaitI2cIdle(ArducamCamera* camera)
{
 800113e:	b580      	push	{r7, lr}
 8001140:	b082      	sub	sp, #8
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
    while ((readReg(camera, CAM_REG_SENSOR_STATE) & 0X03) != CAM_REG_SENSOR_STATE_IDLE) {
 8001146:	bf00      	nop
 8001148:	2144      	movs	r1, #68	@ 0x44
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f000 fa1e 	bl	800158c <readReg>
 8001150:	4603      	mov	r3, r0
 8001152:	f003 0303 	and.w	r3, r3, #3
 8001156:	2b02      	cmp	r3, #2
 8001158:	d1f6      	bne.n	8001148 <cameraWaitI2cIdle+0xa>
       ;// arducamDelayMs(2);
    }
}
 800115a:	bf00      	nop
 800115c:	bf00      	nop
 800115e:	3708      	adds	r7, #8
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <cameraDebugWriteRegister>:
{
    return (readReg(camera, CAM_REG_SENSOR_STATE) & 0X03) == CAM_REG_SENSOR_STATE_IDLE;
}

void cameraDebugWriteRegister(ArducamCamera* camera, uint8_t* buff)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
 800116c:	6039      	str	r1, [r7, #0]
    uint8_t register_high = buff[0];
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	73fb      	strb	r3, [r7, #15]
    uint8_t register_low  = buff[1];
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	785b      	ldrb	r3, [r3, #1]
 8001178:	73bb      	strb	r3, [r7, #14]
    uint8_t value         = buff[2];
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	789b      	ldrb	r3, [r3, #2]
 800117e:	737b      	strb	r3, [r7, #13]
    writeReg(camera, CAM_REG_DEBUG_REGISTER_HIGH, register_high);
 8001180:	7bfb      	ldrb	r3, [r7, #15]
 8001182:	461a      	mov	r2, r3
 8001184:	210b      	movs	r1, #11
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f000 f9ec 	bl	8001564 <writeReg>
    writeReg(camera, CAM_REG_DEBUG_REGISTER_LOW, register_low);
 800118c:	7bbb      	ldrb	r3, [r7, #14]
 800118e:	461a      	mov	r2, r3
 8001190:	210c      	movs	r1, #12
 8001192:	6878      	ldr	r0, [r7, #4]
 8001194:	f000 f9e6 	bl	8001564 <writeReg>
    writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE, value);
 8001198:	7b7b      	ldrb	r3, [r7, #13]
 800119a:	461a      	mov	r2, r3
 800119c:	210d      	movs	r1, #13
 800119e:	6878      	ldr	r0, [r7, #4]
 80011a0:	f000 f9e0 	bl	8001564 <writeReg>
}
 80011a4:	bf00      	nop
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <cameraLowPowerOn>:

void cameraLowPowerOn(ArducamCamera* camera)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
    
   if((camera->cameraId ==  SENSOR_5MP_2) ||(camera->cameraId ==  SENSOR_3MP_2 ) ){
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	7b5b      	ldrb	r3, [r3, #13]
 80011b8:	2b83      	cmp	r3, #131	@ 0x83
 80011ba:	d004      	beq.n	80011c6 <cameraLowPowerOn+0x1a>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	7b5b      	ldrb	r3, [r3, #13]
 80011c0:	2b84      	cmp	r3, #132	@ 0x84
 80011c2:	f040 8095 	bne.w	80012f0 <cameraLowPowerOn+0x144>
       uint16_t reg1  =  0x0028;
 80011c6:	2328      	movs	r3, #40	@ 0x28
 80011c8:	82fb      	strh	r3, [r7, #22]
       uint16_t data1 =  0xD000;
 80011ca:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 80011ce:	82bb      	strh	r3, [r7, #20]
       uint16_t reg2  =  0x002A;
 80011d0:	232a      	movs	r3, #42	@ 0x2a
 80011d2:	827b      	strh	r3, [r7, #18]
       uint16_t data2 =  0x107E;
 80011d4:	f241 037e 	movw	r3, #4222	@ 0x107e
 80011d8:	823b      	strh	r3, [r7, #16]
       uint16_t reg3  =  0x0F12;
 80011da:	f640 7312 	movw	r3, #3858	@ 0xf12
 80011de:	81fb      	strh	r3, [r7, #14]
       uint16_t data3 =  0x0001;
 80011e0:	2301      	movs	r3, #1
 80011e2:	81bb      	strh	r3, [r7, #12]
       writeReg(camera, CAM_REG_DEBUG_REGISTER_HIGH, (reg1>>8)&0xFF); waitI2cIdle(camera);   
 80011e4:	8afb      	ldrh	r3, [r7, #22]
 80011e6:	0a1b      	lsrs	r3, r3, #8
 80011e8:	b29b      	uxth	r3, r3
 80011ea:	b2db      	uxtb	r3, r3
 80011ec:	461a      	mov	r2, r3
 80011ee:	210b      	movs	r1, #11
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f000 f9b7 	bl	8001564 <writeReg>
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f000 fa5b 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_LOW,  (reg1)&0xFF);   waitI2cIdle(camera); 
 80011fc:	8afb      	ldrh	r3, [r7, #22]
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	461a      	mov	r2, r3
 8001202:	210c      	movs	r1, #12
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f000 f9ad 	bl	8001564 <writeReg>
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f000 fa51 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE_H, (data1>>8)&0xFF);  waitI2cIdle(camera);
 8001210:	8abb      	ldrh	r3, [r7, #20]
 8001212:	0a1b      	lsrs	r3, r3, #8
 8001214:	b29b      	uxth	r3, r3
 8001216:	b2db      	uxtb	r3, r3
 8001218:	461a      	mov	r2, r3
 800121a:	210e      	movs	r1, #14
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f000 f9a1 	bl	8001564 <writeReg>
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f000 fa45 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE, (data1)&0xFF);     waitI2cIdle(camera); 
 8001228:	8abb      	ldrh	r3, [r7, #20]
 800122a:	b2db      	uxtb	r3, r3
 800122c:	461a      	mov	r2, r3
 800122e:	210d      	movs	r1, #13
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f000 f997 	bl	8001564 <writeReg>
 8001236:	6878      	ldr	r0, [r7, #4]
 8001238:	f000 fa3b 	bl	80016b2 <waitI2cIdle>

       writeReg(camera, CAM_REG_DEBUG_REGISTER_HIGH, (reg2>>8)&0xFF); waitI2cIdle(camera);   
 800123c:	8a7b      	ldrh	r3, [r7, #18]
 800123e:	0a1b      	lsrs	r3, r3, #8
 8001240:	b29b      	uxth	r3, r3
 8001242:	b2db      	uxtb	r3, r3
 8001244:	461a      	mov	r2, r3
 8001246:	210b      	movs	r1, #11
 8001248:	6878      	ldr	r0, [r7, #4]
 800124a:	f000 f98b 	bl	8001564 <writeReg>
 800124e:	6878      	ldr	r0, [r7, #4]
 8001250:	f000 fa2f 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_LOW,  (reg2)&0xFF);   waitI2cIdle(camera); 
 8001254:	8a7b      	ldrh	r3, [r7, #18]
 8001256:	b2db      	uxtb	r3, r3
 8001258:	461a      	mov	r2, r3
 800125a:	210c      	movs	r1, #12
 800125c:	6878      	ldr	r0, [r7, #4]
 800125e:	f000 f981 	bl	8001564 <writeReg>
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f000 fa25 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE_H, (data2>>8)&0xFF);  waitI2cIdle(camera);
 8001268:	8a3b      	ldrh	r3, [r7, #16]
 800126a:	0a1b      	lsrs	r3, r3, #8
 800126c:	b29b      	uxth	r3, r3
 800126e:	b2db      	uxtb	r3, r3
 8001270:	461a      	mov	r2, r3
 8001272:	210e      	movs	r1, #14
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f000 f975 	bl	8001564 <writeReg>
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f000 fa19 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE, (data2)&0xFF);     waitI2cIdle(camera); 
 8001280:	8a3b      	ldrh	r3, [r7, #16]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	461a      	mov	r2, r3
 8001286:	210d      	movs	r1, #13
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f000 f96b 	bl	8001564 <writeReg>
 800128e:	6878      	ldr	r0, [r7, #4]
 8001290:	f000 fa0f 	bl	80016b2 <waitI2cIdle>

       writeReg(camera, CAM_REG_DEBUG_REGISTER_HIGH, (reg3>>8)&0xFF); waitI2cIdle(camera);   
 8001294:	89fb      	ldrh	r3, [r7, #14]
 8001296:	0a1b      	lsrs	r3, r3, #8
 8001298:	b29b      	uxth	r3, r3
 800129a:	b2db      	uxtb	r3, r3
 800129c:	461a      	mov	r2, r3
 800129e:	210b      	movs	r1, #11
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f000 f95f 	bl	8001564 <writeReg>
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f000 fa03 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_LOW,  (reg3)&0xFF);   waitI2cIdle(camera); 
 80012ac:	89fb      	ldrh	r3, [r7, #14]
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	461a      	mov	r2, r3
 80012b2:	210c      	movs	r1, #12
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f000 f955 	bl	8001564 <writeReg>
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f000 f9f9 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE_H, (data3>>8)&0xFF);  waitI2cIdle(camera);
 80012c0:	89bb      	ldrh	r3, [r7, #12]
 80012c2:	0a1b      	lsrs	r3, r3, #8
 80012c4:	b29b      	uxth	r3, r3
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	461a      	mov	r2, r3
 80012ca:	210e      	movs	r1, #14
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f000 f949 	bl	8001564 <writeReg>
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f000 f9ed 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE, (data3)&0xFF);     waitI2cIdle(camera); 
 80012d8:	89bb      	ldrh	r3, [r7, #12]
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	461a      	mov	r2, r3
 80012de:	210d      	movs	r1, #13
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f000 f93f 	bl	8001564 <writeReg>
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f000 f9e3 	bl	80016b2 <waitI2cIdle>
   if((camera->cameraId ==  SENSOR_5MP_2) ||(camera->cameraId ==  SENSOR_3MP_2 ) ){
 80012ec:	bf00      	nop
        camera->lowPowerMode = CAM_POWER_MODE_LOW;
    }else{
       writeReg(camera, CAM_REG_POWER_CONTROL, 0X07);
   }
    
}
 80012ee:	e015      	b.n	800131c <cameraLowPowerOn+0x170>
   }else if(camera->cameraId >= SENSOR_5MP){ // new sensor
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	7b5b      	ldrb	r3, [r3, #13]
 80012f4:	2b84      	cmp	r3, #132	@ 0x84
 80012f6:	d90c      	bls.n	8001312 <cameraLowPowerOn+0x166>
        writeReg(camera, CAM_REG_POWER_MODE_CONTROL, CAM_POWER_MODE_LOW); // set Power Mode
 80012f8:	2201      	movs	r2, #1
 80012fa:	2128      	movs	r1, #40	@ 0x28
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f000 f931 	bl	8001564 <writeReg>
        waitI2cIdle(camera);                                // Wait I2c Idle
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f000 f9d5 	bl	80016b2 <waitI2cIdle>
        camera->lowPowerMode = CAM_POWER_MODE_LOW;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2201      	movs	r2, #1
 800130c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8001310:	e004      	b.n	800131c <cameraLowPowerOn+0x170>
       writeReg(camera, CAM_REG_POWER_CONTROL, 0X07);
 8001312:	2207      	movs	r2, #7
 8001314:	2102      	movs	r1, #2
 8001316:	6878      	ldr	r0, [r7, #4]
 8001318:	f000 f924 	bl	8001564 <writeReg>
}
 800131c:	bf00      	nop
 800131e:	3718      	adds	r7, #24
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <cameraLowPowerOff>:

void cameraLowPowerOff(ArducamCamera* camera)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b086      	sub	sp, #24
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
   if((camera->cameraId ==  SENSOR_5MP_2) ||(camera->cameraId ==  SENSOR_3MP_2 ) ){
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	7b5b      	ldrb	r3, [r3, #13]
 8001330:	2b83      	cmp	r3, #131	@ 0x83
 8001332:	d004      	beq.n	800133e <cameraLowPowerOff+0x1a>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	7b5b      	ldrb	r3, [r3, #13]
 8001338:	2b84      	cmp	r3, #132	@ 0x84
 800133a:	f040 8095 	bne.w	8001468 <cameraLowPowerOff+0x144>
       uint16_t reg1  =  0x0028;
 800133e:	2328      	movs	r3, #40	@ 0x28
 8001340:	82fb      	strh	r3, [r7, #22]
       uint16_t data1 =  0xD000;
 8001342:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8001346:	82bb      	strh	r3, [r7, #20]
       uint16_t reg2  =  0x002A;
 8001348:	232a      	movs	r3, #42	@ 0x2a
 800134a:	827b      	strh	r3, [r7, #18]
       uint16_t data2 =  0x107E;
 800134c:	f241 037e 	movw	r3, #4222	@ 0x107e
 8001350:	823b      	strh	r3, [r7, #16]
       uint16_t reg3  =  0x0F12;
 8001352:	f640 7312 	movw	r3, #3858	@ 0xf12
 8001356:	81fb      	strh	r3, [r7, #14]
       uint16_t data3 =  0x0000;
 8001358:	2300      	movs	r3, #0
 800135a:	81bb      	strh	r3, [r7, #12]
       writeReg(camera, CAM_REG_DEBUG_REGISTER_HIGH, (reg1>>8)&0xFF); waitI2cIdle(camera);   
 800135c:	8afb      	ldrh	r3, [r7, #22]
 800135e:	0a1b      	lsrs	r3, r3, #8
 8001360:	b29b      	uxth	r3, r3
 8001362:	b2db      	uxtb	r3, r3
 8001364:	461a      	mov	r2, r3
 8001366:	210b      	movs	r1, #11
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f000 f8fb 	bl	8001564 <writeReg>
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f000 f99f 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_LOW,  (reg1)&0xFF);   waitI2cIdle(camera); 
 8001374:	8afb      	ldrh	r3, [r7, #22]
 8001376:	b2db      	uxtb	r3, r3
 8001378:	461a      	mov	r2, r3
 800137a:	210c      	movs	r1, #12
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f000 f8f1 	bl	8001564 <writeReg>
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f000 f995 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE_H, (data1>>8)&0xFF);  waitI2cIdle(camera);
 8001388:	8abb      	ldrh	r3, [r7, #20]
 800138a:	0a1b      	lsrs	r3, r3, #8
 800138c:	b29b      	uxth	r3, r3
 800138e:	b2db      	uxtb	r3, r3
 8001390:	461a      	mov	r2, r3
 8001392:	210e      	movs	r1, #14
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f000 f8e5 	bl	8001564 <writeReg>
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f000 f989 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE, (data1)&0xFF);     waitI2cIdle(camera); 
 80013a0:	8abb      	ldrh	r3, [r7, #20]
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	461a      	mov	r2, r3
 80013a6:	210d      	movs	r1, #13
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f000 f8db 	bl	8001564 <writeReg>
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f000 f97f 	bl	80016b2 <waitI2cIdle>

       writeReg(camera, CAM_REG_DEBUG_REGISTER_HIGH, (reg2>>8)&0xFF); waitI2cIdle(camera);   
 80013b4:	8a7b      	ldrh	r3, [r7, #18]
 80013b6:	0a1b      	lsrs	r3, r3, #8
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	461a      	mov	r2, r3
 80013be:	210b      	movs	r1, #11
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 f8cf 	bl	8001564 <writeReg>
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f000 f973 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_LOW,  (reg2)&0xFF);   waitI2cIdle(camera); 
 80013cc:	8a7b      	ldrh	r3, [r7, #18]
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	461a      	mov	r2, r3
 80013d2:	210c      	movs	r1, #12
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	f000 f8c5 	bl	8001564 <writeReg>
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f000 f969 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE_H, (data2>>8)&0xFF);  waitI2cIdle(camera);
 80013e0:	8a3b      	ldrh	r3, [r7, #16]
 80013e2:	0a1b      	lsrs	r3, r3, #8
 80013e4:	b29b      	uxth	r3, r3
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	461a      	mov	r2, r3
 80013ea:	210e      	movs	r1, #14
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f000 f8b9 	bl	8001564 <writeReg>
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f000 f95d 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE, (data2)&0xFF);     waitI2cIdle(camera); 
 80013f8:	8a3b      	ldrh	r3, [r7, #16]
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	461a      	mov	r2, r3
 80013fe:	210d      	movs	r1, #13
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f000 f8af 	bl	8001564 <writeReg>
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f000 f953 	bl	80016b2 <waitI2cIdle>

       writeReg(camera, CAM_REG_DEBUG_REGISTER_HIGH, (reg3>>8)&0xFF); waitI2cIdle(camera);   
 800140c:	89fb      	ldrh	r3, [r7, #14]
 800140e:	0a1b      	lsrs	r3, r3, #8
 8001410:	b29b      	uxth	r3, r3
 8001412:	b2db      	uxtb	r3, r3
 8001414:	461a      	mov	r2, r3
 8001416:	210b      	movs	r1, #11
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f000 f8a3 	bl	8001564 <writeReg>
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f000 f947 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_LOW,  (reg3)&0xFF);   waitI2cIdle(camera); 
 8001424:	89fb      	ldrh	r3, [r7, #14]
 8001426:	b2db      	uxtb	r3, r3
 8001428:	461a      	mov	r2, r3
 800142a:	210c      	movs	r1, #12
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f000 f899 	bl	8001564 <writeReg>
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f000 f93d 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE_H, (data3>>8)&0xFF);  waitI2cIdle(camera);
 8001438:	89bb      	ldrh	r3, [r7, #12]
 800143a:	0a1b      	lsrs	r3, r3, #8
 800143c:	b29b      	uxth	r3, r3
 800143e:	b2db      	uxtb	r3, r3
 8001440:	461a      	mov	r2, r3
 8001442:	210e      	movs	r1, #14
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f000 f88d 	bl	8001564 <writeReg>
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f000 f931 	bl	80016b2 <waitI2cIdle>
       writeReg(camera, CAM_REG_DEBUG_REGISTER_VALUE, (data3)&0xFF);     waitI2cIdle(camera); 
 8001450:	89bb      	ldrh	r3, [r7, #12]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	461a      	mov	r2, r3
 8001456:	210d      	movs	r1, #13
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f000 f883 	bl	8001564 <writeReg>
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	f000 f927 	bl	80016b2 <waitI2cIdle>
   if((camera->cameraId ==  SENSOR_5MP_2) ||(camera->cameraId ==  SENSOR_3MP_2 ) ){
 8001464:	bf00      	nop
		waitI2cIdle(camera);                                // Wait I2c Idle
		camera->lowPowerMode = CAM_POWER_MODE_NORMAL;
   }else{
       writeReg(camera, CAM_REG_POWER_CONTROL, 0X05);
   }
}
 8001466:	e015      	b.n	8001494 <cameraLowPowerOff+0x170>
   }else if(camera->cameraId >= SENSOR_5MP){ // new sensor
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	7b5b      	ldrb	r3, [r3, #13]
 800146c:	2b84      	cmp	r3, #132	@ 0x84
 800146e:	d90c      	bls.n	800148a <cameraLowPowerOff+0x166>
		writeReg(camera, CAM_REG_POWER_MODE_CONTROL, CAM_POWER_MODE_NORMAL); // set Power Mode
 8001470:	2200      	movs	r2, #0
 8001472:	2128      	movs	r1, #40	@ 0x28
 8001474:	6878      	ldr	r0, [r7, #4]
 8001476:	f000 f875 	bl	8001564 <writeReg>
		waitI2cIdle(camera);                                // Wait I2c Idle
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f000 f919 	bl	80016b2 <waitI2cIdle>
		camera->lowPowerMode = CAM_POWER_MODE_NORMAL;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	2200      	movs	r2, #0
 8001484:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8001488:	e004      	b.n	8001494 <cameraLowPowerOff+0x170>
       writeReg(camera, CAM_REG_POWER_CONTROL, 0X05);
 800148a:	2205      	movs	r2, #5
 800148c:	2102      	movs	r1, #2
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f000 f868 	bl	8001564 <writeReg>
}
 8001494:	bf00      	nop
 8001496:	3718      	adds	r7, #24
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <cameraSetRotation>:

CamStatus cameraSetRotation(ArducamCamera* camera, CAM_ROTATION rotation)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	460b      	mov	r3, r1
 80014a6:	70fb      	strb	r3, [r7, #3]
    writeReg(camera, CAM_REG_ROTATION_CONTROL, rotation); 
 80014a8:	78fb      	ldrb	r3, [r7, #3]
 80014aa:	461a      	mov	r2, r3
 80014ac:	212b      	movs	r1, #43	@ 0x2b
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 f858 	bl	8001564 <writeReg>
    waitI2cIdle(camera);      
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f000 f8fc 	bl	80016b2 <waitI2cIdle>
    // Wait I2c Idle
    return CAM_ERR_SUCCESS;
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <cameraSetFreezeAE>:

CamStatus cameraSetFreezeAE(ArducamCamera* camera, CAM_AE_FREEZE status)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	460b      	mov	r3, r1
 80014ce:	70fb      	strb	r3, [r7, #3]
    if(camera->cameraId >= SENSOR_5MP){ // new sensor
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	7b5b      	ldrb	r3, [r3, #13]
 80014d4:	2b84      	cmp	r3, #132	@ 0x84
 80014d6:	d908      	bls.n	80014ea <cameraSetFreezeAE+0x26>
        writeReg(camera, CAM_REG_AE_FREEZE_CONTROL, status); 
 80014d8:	78fb      	ldrb	r3, [r7, #3]
 80014da:	461a      	mov	r2, r3
 80014dc:	212c      	movs	r1, #44	@ 0x2c
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 f840 	bl	8001564 <writeReg>
        waitI2cIdle(camera);      
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f000 f8e4 	bl	80016b2 <waitI2cIdle>
        // Wait I2c Idle
    }
    return CAM_ERR_SUCCESS;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <cameraSetFreezeAWB>:

CamStatus cameraSetFreezeAWB(ArducamCamera* camera, CAM_AWB_FREEZE status)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	460b      	mov	r3, r1
 80014fe:	70fb      	strb	r3, [r7, #3]
    if(camera->cameraId >= SENSOR_5MP){ // new sensor
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	7b5b      	ldrb	r3, [r3, #13]
 8001504:	2b84      	cmp	r3, #132	@ 0x84
 8001506:	d908      	bls.n	800151a <cameraSetFreezeAWB+0x26>
        writeReg(camera, CAM_REG_AWB_FREEZE_CONTROL, status); 
 8001508:	78fb      	ldrb	r3, [r7, #3]
 800150a:	461a      	mov	r2, r3
 800150c:	212d      	movs	r1, #45	@ 0x2d
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f000 f828 	bl	8001564 <writeReg>
        waitI2cIdle(camera);      
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f000 f8cc 	bl	80016b2 <waitI2cIdle>
        // Wait I2c Idle
    }
    return CAM_ERR_SUCCESS;
 800151a:	2300      	movs	r3, #0
}
 800151c:	4618      	mov	r0, r3
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <begin>:
{
    return camera->arducamCameraOp->reset(camera);
}

CamStatus begin(ArducamCamera* camera)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
    return camera->arducamCameraOp->begin(camera);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	4798      	blx	r3
 8001536:	4603      	mov	r3, r0
}
 8001538:	4618      	mov	r0, r3
 800153a:	3708      	adds	r7, #8
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <readBuff>:
{
   return camera->arducamCameraOp->setSharpness(camera, level);
}

uint32_t readBuff(ArducamCamera* camera, uint8_t* buff, uint32_t length)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
    return camera->arducamCameraOp->readBuff(camera, buff, length);
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001550:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	68b9      	ldr	r1, [r7, #8]
 8001556:	68f8      	ldr	r0, [r7, #12]
 8001558:	4798      	blx	r3
 800155a:	4603      	mov	r3, r0
}
 800155c:	4618      	mov	r0, r3
 800155e:	3710      	adds	r7, #16
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <writeReg>:
{
    camera->arducamCameraOp->csLow(camera);
}

void writeReg(ArducamCamera* camera, uint8_t addr, uint8_t val)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	460b      	mov	r3, r1
 800156e:	70fb      	strb	r3, [r7, #3]
 8001570:	4613      	mov	r3, r2
 8001572:	70bb      	strb	r3, [r7, #2]
    camera->arducamCameraOp->writeReg(camera, addr, val);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001578:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800157c:	78ba      	ldrb	r2, [r7, #2]
 800157e:	78f9      	ldrb	r1, [r7, #3]
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	4798      	blx	r3
}
 8001584:	bf00      	nop
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}

0800158c <readReg>:

uint8_t readReg(ArducamCamera* camera, uint8_t addr)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	460b      	mov	r3, r1
 8001596:	70fb      	strb	r3, [r7, #3]
    return camera->arducamCameraOp->readReg(camera, addr);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800159c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80015a0:	78fa      	ldrb	r2, [r7, #3]
 80015a2:	4611      	mov	r1, r2
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	4798      	blx	r3
 80015a8:	4603      	mov	r3, r0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <busRead>:

uint8_t busRead(ArducamCamera* camera, int address)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	b082      	sub	sp, #8
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
 80015ba:	6039      	str	r1, [r7, #0]
    return camera->arducamCameraOp->busRead(camera, address);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80015c4:	6839      	ldr	r1, [r7, #0]
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	4798      	blx	r3
 80015ca:	4603      	mov	r3, r0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <busWrite>:

uint8_t busWrite(ArducamCamera* camera, int address, int value)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	60f8      	str	r0, [r7, #12]
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
    return camera->arducamCameraOp->busWrite(camera, address, value);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	4798      	blx	r3
 80015f0:	4603      	mov	r3, r0
}
 80015f2:	4618      	mov	r0, r3
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}

080015fa <startCapture>:

void startCapture(ArducamCamera* camera)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
    camera->arducamCameraOp->startCapture(camera);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001606:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	4798      	blx	r3
}
 800160e:	bf00      	nop
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <clearFifoFlag>:
void clearFifoFlag(ArducamCamera* camera)
{
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
    camera->arducamCameraOp->clearFifoFlag(camera);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001622:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	4798      	blx	r3
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <readFifoLength>:
uint32_t readFifoLength(ArducamCamera* camera)
{
 8001632:	b580      	push	{r7, lr}
 8001634:	b082      	sub	sp, #8
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
    return camera->arducamCameraOp->readFifoLength(camera);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800163e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	4798      	blx	r3
 8001646:	4603      	mov	r3, r0
}
 8001648:	4618      	mov	r0, r3
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <getBit>:
uint8_t getBit(ArducamCamera* camera, uint8_t addr, uint8_t bit)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	460b      	mov	r3, r1
 800165a:	70fb      	strb	r3, [r7, #3]
 800165c:	4613      	mov	r3, r2
 800165e:	70bb      	strb	r3, [r7, #2]
    return camera->arducamCameraOp->getBit(camera, addr, bit);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001664:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001668:	78ba      	ldrb	r2, [r7, #2]
 800166a:	78f9      	ldrb	r1, [r7, #3]
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	4798      	blx	r3
 8001670:	4603      	mov	r3, r0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}

0800167a <setFifoBurst>:
void setFifoBurst(ArducamCamera* camera)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b082      	sub	sp, #8
 800167e:	af00      	add	r7, sp, #0
 8001680:	6078      	str	r0, [r7, #4]
    camera->arducamCameraOp->setFifoBurst(camera);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001686:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	4798      	blx	r3
}
 800168e:	bf00      	nop
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <setCapture>:
void setCapture(ArducamCamera* camera)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	b082      	sub	sp, #8
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
    camera->arducamCameraOp->setCapture(camera);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016a2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	4798      	blx	r3
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <waitI2cIdle>:
void waitI2cIdle(ArducamCamera* camera)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b082      	sub	sp, #8
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	6078      	str	r0, [r7, #4]
    camera->arducamCameraOp->waitI2cIdle(camera);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	4798      	blx	r3
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <imageAvailable>:

uint32_t imageAvailable(ArducamCamera* camera)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b082      	sub	sp, #8
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
    return camera->arducamCameraOp->imageAvailable(camera);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	4798      	blx	r3
 80016e0:	4603      	mov	r3, r0
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
	...

080016ec <createArducamCamera>:
    .setFreezeAE             = cameraSetFreezeAE,
    .setFreezeAWB            = cameraSetFreezeAWB,
};

ArducamCamera createArducamCamera(int CS)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b096      	sub	sp, #88	@ 0x58
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
 80016f4:	6039      	str	r1, [r7, #0]
    ArducamCamera camera;
    CameraType[0] = &CameraInfo_5MP;
 80016f6:	4b15      	ldr	r3, [pc, #84]	@ (800174c <createArducamCamera+0x60>)
 80016f8:	4a15      	ldr	r2, [pc, #84]	@ (8001750 <createArducamCamera+0x64>)
 80016fa:	601a      	str	r2, [r3, #0]
    CameraType[1] = &CameraInfo_3MP;
 80016fc:	4b13      	ldr	r3, [pc, #76]	@ (800174c <createArducamCamera+0x60>)
 80016fe:	4a15      	ldr	r2, [pc, #84]	@ (8001754 <createArducamCamera+0x68>)
 8001700:	605a      	str	r2, [r3, #4]
    CameraType[2] = &CameraInfo_2MP;
 8001702:	4b12      	ldr	r3, [pc, #72]	@ (800174c <createArducamCamera+0x60>)
 8001704:	4a14      	ldr	r2, [pc, #80]	@ (8001758 <createArducamCamera+0x6c>)
 8001706:	609a      	str	r2, [r3, #8]
    // cameraDefaultInfo[0] = &DefaultState_5mp;
    // cameraDefaultInfo[1] = &DefaultState_3mp;
    camera.cameraId           = FALSE;
 8001708:	2300      	movs	r3, #0
 800170a:	757b      	strb	r3, [r7, #21]
    camera.currentPixelFormat = CAM_IMAGE_PIX_FMT_NONE;
 800170c:	2304      	movs	r3, #4
 800170e:	763b      	strb	r3, [r7, #24]
    camera.currentPictureMode = CAM_IMAGE_MODE_NONE;
 8001710:	2311      	movs	r3, #17
 8001712:	767b      	strb	r3, [r7, #25]
    camera.burstFirstFlag     = FALSE;
 8001714:	2300      	movs	r3, #0
 8001716:	75bb      	strb	r3, [r7, #22]
    camera.previewMode        = FALSE;
 8001718:	2300      	movs	r3, #0
 800171a:	75fb      	strb	r3, [r7, #23]
    camera.csPin              = CS;
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	60bb      	str	r3, [r7, #8]
    camera.arducamCameraOp    = &ArducamcameraOperations;
 8001720:	4b0e      	ldr	r3, [pc, #56]	@ (800175c <createArducamCamera+0x70>)
 8001722:	643b      	str	r3, [r7, #64]	@ 0x40
    camera.currentSDK         = &currentSDK;
 8001724:	4b0e      	ldr	r3, [pc, #56]	@ (8001760 <createArducamCamera+0x74>)
 8001726:	653b      	str	r3, [r7, #80]	@ 0x50
    cameraInit(&camera);
 8001728:	f107 0308 	add.w	r3, r7, #8
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe feef 	bl	8000510 <cameraInit>
    return camera;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4618      	mov	r0, r3
 8001736:	f107 0308 	add.w	r3, r7, #8
 800173a:	2250      	movs	r2, #80	@ 0x50
 800173c:	4619      	mov	r1, r3
 800173e:	f002 fc27 	bl	8003f90 <memcpy>
}
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	3758      	adds	r7, #88	@ 0x58
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	20000104 	.word	0x20000104
 8001750:	20000008 	.word	0x20000008
 8001754:	2000002c 	.word	0x2000002c
 8001758:	20000050 	.word	0x20000050
 800175c:	08003ff0 	.word	0x08003ff0
 8001760:	20000000 	.word	0x20000000

08001764 <spiBegin>:
void spiCsLow(int pin);
void spiCsOutputMode(int pin);
void delayMs(int val);

void spiBegin(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
    
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <spiCsOutputMode>:

void spiCsOutputMode(int pin)
{
 8001772:	b480      	push	{r7}
 8001774:	b083      	sub	sp, #12
 8001776:	af00      	add	r7, sp, #0
 8001778:	6078      	str	r0, [r7, #4]

}
 800177a:	bf00      	nop
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
	...

08001788 <spiReadWriteByte>:

uint8_t spiReadWriteByte(uint8_t val)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b086      	sub	sp, #24
 800178c:	af02      	add	r7, sp, #8
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data = 0;
 8001792:	2300      	movs	r3, #0
 8001794:	73fb      	strb	r3, [r7, #15]
    HAL_SPI_TransmitReceive(&hspi4, &val, &rx_data, 1, 100);
 8001796:	f107 020f 	add.w	r2, r7, #15
 800179a:	1df9      	adds	r1, r7, #7
 800179c:	2364      	movs	r3, #100	@ 0x64
 800179e:	9300      	str	r3, [sp, #0]
 80017a0:	2301      	movs	r3, #1
 80017a2:	4804      	ldr	r0, [pc, #16]	@ (80017b4 <spiReadWriteByte+0x2c>)
 80017a4:	f001 fd37 	bl	8003216 <HAL_SPI_TransmitReceive>
    return rx_data;
 80017a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3710      	adds	r7, #16
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000210 	.word	0x20000210

080017b8 <spiCsHigh>:

void spiCsHigh(int pin)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
    // To set the PE4 pin high
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_SET);
 80017c0:	2201      	movs	r2, #1
 80017c2:	2110      	movs	r1, #16
 80017c4:	4803      	ldr	r0, [pc, #12]	@ (80017d4 <spiCsHigh+0x1c>)
 80017c6:	f000 ffeb 	bl	80027a0 <HAL_GPIO_WritePin>
}
 80017ca:	bf00      	nop
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	40021000 	.word	0x40021000

080017d8 <spiCsLow>:

void spiCsLow(int pin)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
    // To reset the PE4 pin
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2110      	movs	r1, #16
 80017e4:	4803      	ldr	r0, [pc, #12]	@ (80017f4 <spiCsLow+0x1c>)
 80017e6:	f000 ffdb 	bl	80027a0 <HAL_GPIO_WritePin>
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000

080017f8 <delayMs>:

void delayMs (int val)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
    HAL_Delay(val);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	4618      	mov	r0, r3
 8001804:	f000 fd16 	bl	8002234 <HAL_Delay>
}
 8001808:	bf00      	nop
 800180a:	3708      	adds	r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001810:	b590      	push	{r4, r7, lr}
 8001812:	b097      	sub	sp, #92	@ 0x5c
 8001814:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001816:	f000 fc9b 	bl	8002150 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800181a:	f000 f837 	bl	800188c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800181e:	f000 f901 	bl	8001a24 <MX_GPIO_Init>
  MX_SPI4_Init();
 8001822:	f000 f89f 	bl	8001964 <MX_SPI4_Init>
  MX_USART1_UART_Init();
 8001826:	f000 f8d3 	bl	80019d0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  myCamera = createArducamCamera(4);
 800182a:	4c14      	ldr	r4, [pc, #80]	@ (800187c <main+0x6c>)
 800182c:	463b      	mov	r3, r7
 800182e:	2104      	movs	r1, #4
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff ff5b 	bl	80016ec <createArducamCamera>
 8001836:	4620      	mov	r0, r4
 8001838:	463b      	mov	r3, r7
 800183a:	2250      	movs	r2, #80	@ 0x50
 800183c:	4619      	mov	r1, r3
 800183e:	f002 fba7 	bl	8003f90 <memcpy>

  CamStatus status = begin(&myCamera);
 8001842:	480e      	ldr	r0, [pc, #56]	@ (800187c <main+0x6c>)
 8001844:	f7ff fe6e 	bl	8001524 <begin>
 8001848:	4603      	mov	r3, r0
 800184a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (status == CAM_ERR_SUCCESS)
 800184e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8001852:	2b00      	cmp	r3, #0
 8001854:	d106      	bne.n	8001864 <main+0x54>
	{
	  HAL_UART_Transmit(&huart1, (uint8_t*)"Camera Found\r\n", 14, 100);
 8001856:	2364      	movs	r3, #100	@ 0x64
 8001858:	220e      	movs	r2, #14
 800185a:	4909      	ldr	r1, [pc, #36]	@ (8001880 <main+0x70>)
 800185c:	4809      	ldr	r0, [pc, #36]	@ (8001884 <main+0x74>)
 800185e:	f001 ffaf 	bl	80037c0 <HAL_UART_Transmit>
 8001862:	e005      	b.n	8001870 <main+0x60>
	}
  else
  {
	  HAL_UART_Transmit(&huart1, (uint8_t*)"Error\r\n", 14, 100);
 8001864:	2364      	movs	r3, #100	@ 0x64
 8001866:	220e      	movs	r2, #14
 8001868:	4907      	ldr	r1, [pc, #28]	@ (8001888 <main+0x78>)
 800186a:	4806      	ldr	r0, [pc, #24]	@ (8001884 <main+0x74>)
 800186c:	f001 ffa8 	bl	80037c0 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_Delay(1000);
 8001870:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001874:	f000 fcde 	bl	8002234 <HAL_Delay>
 8001878:	e7fa      	b.n	8001870 <main+0x60>
 800187a:	bf00      	nop
 800187c:	200002b0 	.word	0x200002b0
 8001880:	08003fd8 	.word	0x08003fd8
 8001884:	20000268 	.word	0x20000268
 8001888:	08003fe8 	.word	0x08003fe8

0800188c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b094      	sub	sp, #80	@ 0x50
 8001890:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001892:	f107 0320 	add.w	r3, r7, #32
 8001896:	2230      	movs	r2, #48	@ 0x30
 8001898:	2100      	movs	r1, #0
 800189a:	4618      	mov	r0, r3
 800189c:	f002 fb4c 	bl	8003f38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a0:	f107 030c 	add.w	r3, r7, #12
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b0:	2300      	movs	r3, #0
 80018b2:	60bb      	str	r3, [r7, #8]
 80018b4:	4b29      	ldr	r3, [pc, #164]	@ (800195c <SystemClock_Config+0xd0>)
 80018b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b8:	4a28      	ldr	r2, [pc, #160]	@ (800195c <SystemClock_Config+0xd0>)
 80018ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018be:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c0:	4b26      	ldr	r3, [pc, #152]	@ (800195c <SystemClock_Config+0xd0>)
 80018c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018c8:	60bb      	str	r3, [r7, #8]
 80018ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80018cc:	2300      	movs	r3, #0
 80018ce:	607b      	str	r3, [r7, #4]
 80018d0:	4b23      	ldr	r3, [pc, #140]	@ (8001960 <SystemClock_Config+0xd4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80018d8:	4a21      	ldr	r2, [pc, #132]	@ (8001960 <SystemClock_Config+0xd4>)
 80018da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001960 <SystemClock_Config+0xd4>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018ec:	2302      	movs	r3, #2
 80018ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018f0:	2301      	movs	r3, #1
 80018f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018f4:	2310      	movs	r3, #16
 80018f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018f8:	2302      	movs	r3, #2
 80018fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018fc:	2300      	movs	r3, #0
 80018fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001900:	2308      	movs	r3, #8
 8001902:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001904:	2332      	movs	r3, #50	@ 0x32
 8001906:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001908:	2304      	movs	r3, #4
 800190a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800190c:	2307      	movs	r3, #7
 800190e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001910:	f107 0320 	add.w	r3, r7, #32
 8001914:	4618      	mov	r0, r3
 8001916:	f000 ff5d 	bl	80027d4 <HAL_RCC_OscConfig>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001920:	f000 faec 	bl	8001efc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001924:	230f      	movs	r3, #15
 8001926:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001928:	2302      	movs	r3, #2
 800192a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001930:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001934:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001936:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800193a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800193c:	f107 030c 	add.w	r3, r7, #12
 8001940:	2100      	movs	r1, #0
 8001942:	4618      	mov	r0, r3
 8001944:	f001 f9be 	bl	8002cc4 <HAL_RCC_ClockConfig>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800194e:	f000 fad5 	bl	8001efc <Error_Handler>
  }
}
 8001952:	bf00      	nop
 8001954:	3750      	adds	r7, #80	@ 0x50
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40023800 	.word	0x40023800
 8001960:	40007000 	.word	0x40007000

08001964 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001968:	4b17      	ldr	r3, [pc, #92]	@ (80019c8 <MX_SPI4_Init+0x64>)
 800196a:	4a18      	ldr	r2, [pc, #96]	@ (80019cc <MX_SPI4_Init+0x68>)
 800196c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800196e:	4b16      	ldr	r3, [pc, #88]	@ (80019c8 <MX_SPI4_Init+0x64>)
 8001970:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001974:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001976:	4b14      	ldr	r3, [pc, #80]	@ (80019c8 <MX_SPI4_Init+0x64>)
 8001978:	2200      	movs	r2, #0
 800197a:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 800197c:	4b12      	ldr	r3, [pc, #72]	@ (80019c8 <MX_SPI4_Init+0x64>)
 800197e:	2200      	movs	r2, #0
 8001980:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001982:	4b11      	ldr	r3, [pc, #68]	@ (80019c8 <MX_SPI4_Init+0x64>)
 8001984:	2200      	movs	r2, #0
 8001986:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001988:	4b0f      	ldr	r3, [pc, #60]	@ (80019c8 <MX_SPI4_Init+0x64>)
 800198a:	2200      	movs	r2, #0
 800198c:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800198e:	4b0e      	ldr	r3, [pc, #56]	@ (80019c8 <MX_SPI4_Init+0x64>)
 8001990:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001994:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001996:	4b0c      	ldr	r3, [pc, #48]	@ (80019c8 <MX_SPI4_Init+0x64>)
 8001998:	2218      	movs	r2, #24
 800199a:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800199c:	4b0a      	ldr	r3, [pc, #40]	@ (80019c8 <MX_SPI4_Init+0x64>)
 800199e:	2200      	movs	r2, #0
 80019a0:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80019a2:	4b09      	ldr	r3, [pc, #36]	@ (80019c8 <MX_SPI4_Init+0x64>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019a8:	4b07      	ldr	r3, [pc, #28]	@ (80019c8 <MX_SPI4_Init+0x64>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 80019ae:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <MX_SPI4_Init+0x64>)
 80019b0:	220a      	movs	r2, #10
 80019b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80019b4:	4804      	ldr	r0, [pc, #16]	@ (80019c8 <MX_SPI4_Init+0x64>)
 80019b6:	f001 fba5 	bl	8003104 <HAL_SPI_Init>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 80019c0:	f000 fa9c 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	20000210 	.word	0x20000210
 80019cc:	40013400 	.word	0x40013400

080019d0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019d4:	4b11      	ldr	r3, [pc, #68]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019d6:	4a12      	ldr	r2, [pc, #72]	@ (8001a20 <MX_USART1_UART_Init+0x50>)
 80019d8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019da:	4b10      	ldr	r3, [pc, #64]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019e0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019e2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019e8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019ee:	4b0b      	ldr	r3, [pc, #44]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019f4:	4b09      	ldr	r3, [pc, #36]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019f6:	220c      	movs	r2, #12
 80019f8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019fa:	4b08      	ldr	r3, [pc, #32]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a00:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a06:	4805      	ldr	r0, [pc, #20]	@ (8001a1c <MX_USART1_UART_Init+0x4c>)
 8001a08:	f001 fe8a 	bl	8003720 <HAL_UART_Init>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a12:	f000 fa73 	bl	8001efc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a16:	bf00      	nop
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	20000268 	.word	0x20000268
 8001a20:	40011000 	.word	0x40011000

08001a24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08e      	sub	sp, #56	@ 0x38
 8001a28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	60da      	str	r2, [r3, #12]
 8001a38:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	623b      	str	r3, [r7, #32]
 8001a3e:	4bb2      	ldr	r3, [pc, #712]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a42:	4ab1      	ldr	r2, [pc, #708]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001a44:	f043 0310 	orr.w	r3, r3, #16
 8001a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4a:	4baf      	ldr	r3, [pc, #700]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4e:	f003 0310 	and.w	r3, r3, #16
 8001a52:	623b      	str	r3, [r7, #32]
 8001a54:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]
 8001a5a:	4bab      	ldr	r3, [pc, #684]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	4aaa      	ldr	r2, [pc, #680]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001a60:	f043 0304 	orr.w	r3, r3, #4
 8001a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a66:	4ba8      	ldr	r3, [pc, #672]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	f003 0304 	and.w	r3, r3, #4
 8001a6e:	61fb      	str	r3, [r7, #28]
 8001a70:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	61bb      	str	r3, [r7, #24]
 8001a76:	4ba4      	ldr	r3, [pc, #656]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	4aa3      	ldr	r2, [pc, #652]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001a7c:	f043 0320 	orr.w	r3, r3, #32
 8001a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a82:	4ba1      	ldr	r3, [pc, #644]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	f003 0320 	and.w	r3, r3, #32
 8001a8a:	61bb      	str	r3, [r7, #24]
 8001a8c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	617b      	str	r3, [r7, #20]
 8001a92:	4b9d      	ldr	r3, [pc, #628]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	4a9c      	ldr	r2, [pc, #624]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001a98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9e:	4b9a      	ldr	r3, [pc, #616]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	613b      	str	r3, [r7, #16]
 8001aae:	4b96      	ldr	r3, [pc, #600]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	4a95      	ldr	r2, [pc, #596]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aba:	4b93      	ldr	r3, [pc, #588]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	613b      	str	r3, [r7, #16]
 8001ac4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60fb      	str	r3, [r7, #12]
 8001aca:	4b8f      	ldr	r3, [pc, #572]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	4a8e      	ldr	r2, [pc, #568]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001ad0:	f043 0302 	orr.w	r3, r3, #2
 8001ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad6:	4b8c      	ldr	r3, [pc, #560]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60bb      	str	r3, [r7, #8]
 8001ae6:	4b88      	ldr	r3, [pc, #544]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	4a87      	ldr	r2, [pc, #540]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001aec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af2:	4b85      	ldr	r3, [pc, #532]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001afa:	60bb      	str	r3, [r7, #8]
 8001afc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	607b      	str	r3, [r7, #4]
 8001b02:	4b81      	ldr	r3, [pc, #516]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b06:	4a80      	ldr	r2, [pc, #512]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001b08:	f043 0308 	orr.w	r3, r3, #8
 8001b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b0e:	4b7e      	ldr	r3, [pc, #504]	@ (8001d08 <MX_GPIO_Init+0x2e4>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b12:	f003 0308 	and.w	r3, r3, #8
 8001b16:	607b      	str	r3, [r7, #4]
 8001b18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2110      	movs	r1, #16
 8001b1e:	487b      	ldr	r0, [pc, #492]	@ (8001d0c <MX_GPIO_Init+0x2e8>)
 8001b20:	f000 fe3e 	bl	80027a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001b24:	2200      	movs	r2, #0
 8001b26:	2116      	movs	r1, #22
 8001b28:	4879      	ldr	r0, [pc, #484]	@ (8001d10 <MX_GPIO_Init+0x2ec>)
 8001b2a:	f000 fe39 	bl	80027a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2180      	movs	r1, #128	@ 0x80
 8001b32:	4878      	ldr	r0, [pc, #480]	@ (8001d14 <MX_GPIO_Init+0x2f0>)
 8001b34:	f000 fe34 	bl	80027a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8001b3e:	4876      	ldr	r0, [pc, #472]	@ (8001d18 <MX_GPIO_Init+0x2f4>)
 8001b40:	f000 fe2e 	bl	80027a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8001b44:	2200      	movs	r2, #0
 8001b46:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001b4a:	4874      	ldr	r0, [pc, #464]	@ (8001d1c <MX_GPIO_Init+0x2f8>)
 8001b4c:	f000 fe28 	bl	80027a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b50:	2310      	movs	r3, #16
 8001b52:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b54:	2301      	movs	r3, #1
 8001b56:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001b60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b64:	4619      	mov	r1, r3
 8001b66:	4869      	ldr	r0, [pc, #420]	@ (8001d0c <MX_GPIO_Init+0x2e8>)
 8001b68:	f000 fc6e 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001b6c:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001b70:	627b      	str	r3, [r7, #36]	@ 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b72:	2302      	movs	r3, #2
 8001b74:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001b7e:	230c      	movs	r3, #12
 8001b80:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b86:	4619      	mov	r1, r3
 8001b88:	4865      	ldr	r0, [pc, #404]	@ (8001d20 <MX_GPIO_Init+0x2fc>)
 8001b8a:	f000 fc5d 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SCK_Pin SPI5_MISO_Pin SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001b8e:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001b92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b94:	2302      	movs	r3, #2
 8001b96:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001ba0:	2305      	movs	r3, #5
 8001ba2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ba4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ba8:	4619      	mov	r1, r3
 8001baa:	485d      	ldr	r0, [pc, #372]	@ (8001d20 <MX_GPIO_Init+0x2fc>)
 8001bac:	f000 fc4c 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8001bb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001bc2:	230e      	movs	r3, #14
 8001bc4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001bc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4854      	ldr	r0, [pc, #336]	@ (8001d20 <MX_GPIO_Init+0x2fc>)
 8001bce:	f000 fc3b 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bde:	2303      	movs	r3, #3
 8001be0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001be2:	230c      	movs	r3, #12
 8001be4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bea:	4619      	mov	r1, r3
 8001bec:	4848      	ldr	r0, [pc, #288]	@ (8001d10 <MX_GPIO_Init+0x2ec>)
 8001bee:	f000 fc2b 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8001bf2:	2316      	movs	r3, #22
 8001bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c06:	4619      	mov	r1, r3
 8001c08:	4841      	ldr	r0, [pc, #260]	@ (8001d10 <MX_GPIO_Init+0x2ec>)
 8001c0a:	f000 fc1d 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8001c0e:	f248 0307 	movw	r3, #32775	@ 0x8007
 8001c12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c14:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001c18:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c22:	4619      	mov	r1, r3
 8001c24:	483b      	ldr	r0, [pc, #236]	@ (8001d14 <MX_GPIO_Init+0x2f0>)
 8001c26:	f000 fc0f 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001c2a:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001c2e:	627b      	str	r3, [r7, #36]	@ 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c30:	2302      	movs	r3, #2
 8001c32:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c34:	2300      	movs	r3, #0
 8001c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c3c:	230e      	movs	r3, #14
 8001c3e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c44:	4619      	mov	r1, r3
 8001c46:	4833      	ldr	r0, [pc, #204]	@ (8001d14 <MX_GPIO_Init+0x2f0>)
 8001c48:	f000 fbfe 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001c4c:	2380      	movs	r3, #128	@ 0x80
 8001c4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c50:	2301      	movs	r3, #1
 8001c52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001c5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c60:	4619      	mov	r1, r3
 8001c62:	482c      	ldr	r0, [pc, #176]	@ (8001d14 <MX_GPIO_Init+0x2f0>)
 8001c64:	f000 fbf0 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001c68:	2320      	movs	r3, #32
 8001c6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c6c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001c70:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001c76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4824      	ldr	r0, [pc, #144]	@ (8001d10 <MX_GPIO_Init+0x2ec>)
 8001c7e:	f000 fbe3 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001c82:	2303      	movs	r3, #3
 8001c84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c86:	2302      	movs	r3, #2
 8001c88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001c92:	2309      	movs	r3, #9
 8001c94:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4821      	ldr	r0, [pc, #132]	@ (8001d24 <MX_GPIO_Init+0x300>)
 8001c9e:	f000 fbd3 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001ca2:	2304      	movs	r3, #4
 8001ca4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001cae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	481b      	ldr	r0, [pc, #108]	@ (8001d24 <MX_GPIO_Init+0x300>)
 8001cb6:	f000 fbc7 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001cba:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001cbe:	627b      	str	r3, [r7, #36]	@ 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ccc:	230c      	movs	r3, #12
 8001cce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	4811      	ldr	r0, [pc, #68]	@ (8001d1c <MX_GPIO_Init+0x2f8>)
 8001cd8:	f000 fbb6 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001cdc:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001ce0:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cea:	2303      	movs	r3, #3
 8001cec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cee:	230c      	movs	r3, #12
 8001cf0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001cf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4804      	ldr	r0, [pc, #16]	@ (8001d0c <MX_GPIO_Init+0x2e8>)
 8001cfa:	f000 fba5 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001cfe:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001d02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d04:	2302      	movs	r3, #2
 8001d06:	e00f      	b.n	8001d28 <MX_GPIO_Init+0x304>
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	40020800 	.word	0x40020800
 8001d14:	40020000 	.word	0x40020000
 8001d18:	40020c00 	.word	0x40020c00
 8001d1c:	40021800 	.word	0x40021800
 8001d20:	40021400 	.word	0x40021400
 8001d24:	40020400 	.word	0x40020400
 8001d28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001d32:	230e      	movs	r3, #14
 8001d34:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	486a      	ldr	r0, [pc, #424]	@ (8001ee8 <MX_GPIO_Init+0x4c4>)
 8001d3e:	f000 fb83 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8001d42:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8001d46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d50:	2300      	movs	r3, #0
 8001d52:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8001d54:	230c      	movs	r3, #12
 8001d56:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4862      	ldr	r0, [pc, #392]	@ (8001ee8 <MX_GPIO_Init+0x4c4>)
 8001d60:	f000 fb72 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8001d64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8001d72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d76:	4619      	mov	r1, r3
 8001d78:	485b      	ldr	r0, [pc, #364]	@ (8001ee8 <MX_GPIO_Init+0x4c4>)
 8001d7a:	f000 fb65 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001d7e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001d82:	627b      	str	r3, [r7, #36]	@ 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d84:	2302      	movs	r3, #2
 8001d86:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d90:	230c      	movs	r3, #12
 8001d92:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d98:	4619      	mov	r1, r3
 8001d9a:	4854      	ldr	r0, [pc, #336]	@ (8001eec <MX_GPIO_Init+0x4c8>)
 8001d9c:	f000 fb54 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001da0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001da4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001da6:	2300      	movs	r3, #0
 8001da8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001dae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001db2:	4619      	mov	r1, r3
 8001db4:	484d      	ldr	r0, [pc, #308]	@ (8001eec <MX_GPIO_Init+0x4c8>)
 8001db6:	f000 fb47 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001dba:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001dbe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dcc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4846      	ldr	r0, [pc, #280]	@ (8001eec <MX_GPIO_Init+0x4c8>)
 8001dd4:	f000 fb38 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001dd8:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dde:	2302      	movs	r3, #2
 8001de0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de2:	2300      	movs	r3, #0
 8001de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de6:	2300      	movs	r3, #0
 8001de8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001dea:	230e      	movs	r3, #14
 8001dec:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001dee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001df2:	4619      	mov	r1, r3
 8001df4:	483e      	ldr	r0, [pc, #248]	@ (8001ef0 <MX_GPIO_Init+0x4cc>)
 8001df6:	f000 fb27 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001dfa:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001dfe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e00:	2302      	movs	r3, #2
 8001e02:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e0c:	230e      	movs	r3, #14
 8001e0e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e14:	4619      	mov	r1, r3
 8001e16:	4837      	ldr	r0, [pc, #220]	@ (8001ef4 <MX_GPIO_Init+0x4d0>)
 8001e18:	f000 fb16 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SDA_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001e1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e20:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e22:	2312      	movs	r3, #18
 8001e24:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e26:	2300      	movs	r3, #0
 8001e28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e2e:	2304      	movs	r3, #4
 8001e30:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001e32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e36:	4619      	mov	r1, r3
 8001e38:	482e      	ldr	r0, [pc, #184]	@ (8001ef4 <MX_GPIO_Init+0x4d0>)
 8001e3a:	f000 fb05 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001e3e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e42:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e44:	2312      	movs	r3, #18
 8001e46:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e50:	2304      	movs	r3, #4
 8001e52:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001e54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4827      	ldr	r0, [pc, #156]	@ (8001ef8 <MX_GPIO_Init+0x4d4>)
 8001e5c:	f000 faf4 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : G7_Pin B2_Pin */
  GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001e60:	2348      	movs	r3, #72	@ 0x48
 8001e62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e64:	2302      	movs	r3, #2
 8001e66:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001e70:	230e      	movs	r3, #14
 8001e72:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e78:	4619      	mov	r1, r3
 8001e7a:	481c      	ldr	r0, [pc, #112]	@ (8001eec <MX_GPIO_Init+0x4c8>)
 8001e7c:	f000 fae4 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : G3_Pin B4_Pin */
  GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001e80:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e84:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e86:	2302      	movs	r3, #2
 8001e88:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001e92:	2309      	movs	r3, #9
 8001e94:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4814      	ldr	r0, [pc, #80]	@ (8001ef0 <MX_GPIO_Init+0x4cc>)
 8001e9e:	f000 fad3 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001ea2:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001eb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eb8:	4619      	mov	r1, r3
 8001eba:	480d      	ldr	r0, [pc, #52]	@ (8001ef0 <MX_GPIO_Init+0x4cc>)
 8001ebc:	f000 fac4 	bl	8002448 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001ec0:	2360      	movs	r3, #96	@ 0x60
 8001ec2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ecc:	2303      	movs	r3, #3
 8001ece:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ed0:	230c      	movs	r3, #12
 8001ed2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ed4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4803      	ldr	r0, [pc, #12]	@ (8001ee8 <MX_GPIO_Init+0x4c4>)
 8001edc:	f000 fab4 	bl	8002448 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ee0:	bf00      	nop
 8001ee2:	3738      	adds	r7, #56	@ 0x38
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40020400 	.word	0x40020400
 8001eec:	40020c00 	.word	0x40020c00
 8001ef0:	40021800 	.word	0x40021800
 8001ef4:	40020800 	.word	0x40020800
 8001ef8:	40020000 	.word	0x40020000

08001efc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f00:	b672      	cpsid	i
}
 8001f02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f04:	bf00      	nop
 8001f06:	e7fd      	b.n	8001f04 <Error_Handler+0x8>

08001f08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	607b      	str	r3, [r7, #4]
 8001f12:	4b10      	ldr	r3, [pc, #64]	@ (8001f54 <HAL_MspInit+0x4c>)
 8001f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f16:	4a0f      	ldr	r2, [pc, #60]	@ (8001f54 <HAL_MspInit+0x4c>)
 8001f18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f54 <HAL_MspInit+0x4c>)
 8001f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f26:	607b      	str	r3, [r7, #4]
 8001f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	603b      	str	r3, [r7, #0]
 8001f2e:	4b09      	ldr	r3, [pc, #36]	@ (8001f54 <HAL_MspInit+0x4c>)
 8001f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f32:	4a08      	ldr	r2, [pc, #32]	@ (8001f54 <HAL_MspInit+0x4c>)
 8001f34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f38:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f3a:	4b06      	ldr	r3, [pc, #24]	@ (8001f54 <HAL_MspInit+0x4c>)
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f42:	603b      	str	r3, [r7, #0]
 8001f44:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001f46:	2007      	movs	r0, #7
 8001f48:	f000 fa4a 	bl	80023e0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40023800 	.word	0x40023800

08001f58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08a      	sub	sp, #40	@ 0x28
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f60:	f107 0314 	add.w	r3, r7, #20
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a19      	ldr	r2, [pc, #100]	@ (8001fdc <HAL_SPI_MspInit+0x84>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d12b      	bne.n	8001fd2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	4b18      	ldr	r3, [pc, #96]	@ (8001fe0 <HAL_SPI_MspInit+0x88>)
 8001f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f82:	4a17      	ldr	r2, [pc, #92]	@ (8001fe0 <HAL_SPI_MspInit+0x88>)
 8001f84:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001f88:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f8a:	4b15      	ldr	r3, [pc, #84]	@ (8001fe0 <HAL_SPI_MspInit+0x88>)
 8001f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f96:	2300      	movs	r3, #0
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	4b11      	ldr	r3, [pc, #68]	@ (8001fe0 <HAL_SPI_MspInit+0x88>)
 8001f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9e:	4a10      	ldr	r2, [pc, #64]	@ (8001fe0 <HAL_SPI_MspInit+0x88>)
 8001fa0:	f043 0310 	orr.w	r3, r3, #16
 8001fa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fa6:	4b0e      	ldr	r3, [pc, #56]	@ (8001fe0 <HAL_SPI_MspInit+0x88>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	f003 0310 	and.w	r3, r3, #16
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001fb2:	2364      	movs	r3, #100	@ 0x64
 8001fb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001fc2:	2305      	movs	r3, #5
 8001fc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fc6:	f107 0314 	add.w	r3, r7, #20
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4805      	ldr	r0, [pc, #20]	@ (8001fe4 <HAL_SPI_MspInit+0x8c>)
 8001fce:	f000 fa3b 	bl	8002448 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 8001fd2:	bf00      	nop
 8001fd4:	3728      	adds	r7, #40	@ 0x28
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	40013400 	.word	0x40013400
 8001fe0:	40023800 	.word	0x40023800
 8001fe4:	40021000 	.word	0x40021000

08001fe8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08a      	sub	sp, #40	@ 0x28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff0:	f107 0314 	add.w	r3, r7, #20
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	605a      	str	r2, [r3, #4]
 8001ffa:	609a      	str	r2, [r3, #8]
 8001ffc:	60da      	str	r2, [r3, #12]
 8001ffe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a19      	ldr	r2, [pc, #100]	@ (800206c <HAL_UART_MspInit+0x84>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d12c      	bne.n	8002064 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	613b      	str	r3, [r7, #16]
 800200e:	4b18      	ldr	r3, [pc, #96]	@ (8002070 <HAL_UART_MspInit+0x88>)
 8002010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002012:	4a17      	ldr	r2, [pc, #92]	@ (8002070 <HAL_UART_MspInit+0x88>)
 8002014:	f043 0310 	orr.w	r3, r3, #16
 8002018:	6453      	str	r3, [r2, #68]	@ 0x44
 800201a:	4b15      	ldr	r3, [pc, #84]	@ (8002070 <HAL_UART_MspInit+0x88>)
 800201c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201e:	f003 0310 	and.w	r3, r3, #16
 8002022:	613b      	str	r3, [r7, #16]
 8002024:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
 800202a:	4b11      	ldr	r3, [pc, #68]	@ (8002070 <HAL_UART_MspInit+0x88>)
 800202c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202e:	4a10      	ldr	r2, [pc, #64]	@ (8002070 <HAL_UART_MspInit+0x88>)
 8002030:	f043 0301 	orr.w	r3, r3, #1
 8002034:	6313      	str	r3, [r2, #48]	@ 0x30
 8002036:	4b0e      	ldr	r3, [pc, #56]	@ (8002070 <HAL_UART_MspInit+0x88>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	60fb      	str	r3, [r7, #12]
 8002040:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002042:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002046:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002048:	2302      	movs	r3, #2
 800204a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002050:	2303      	movs	r3, #3
 8002052:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002054:	2307      	movs	r3, #7
 8002056:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	4619      	mov	r1, r3
 800205e:	4805      	ldr	r0, [pc, #20]	@ (8002074 <HAL_UART_MspInit+0x8c>)
 8002060:	f000 f9f2 	bl	8002448 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002064:	bf00      	nop
 8002066:	3728      	adds	r7, #40	@ 0x28
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40011000 	.word	0x40011000
 8002070:	40023800 	.word	0x40023800
 8002074:	40020000 	.word	0x40020000

08002078 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800207c:	bf00      	nop
 800207e:	e7fd      	b.n	800207c <NMI_Handler+0x4>

08002080 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002084:	bf00      	nop
 8002086:	e7fd      	b.n	8002084 <HardFault_Handler+0x4>

08002088 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800208c:	bf00      	nop
 800208e:	e7fd      	b.n	800208c <MemManage_Handler+0x4>

08002090 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002094:	bf00      	nop
 8002096:	e7fd      	b.n	8002094 <BusFault_Handler+0x4>

08002098 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800209c:	bf00      	nop
 800209e:	e7fd      	b.n	800209c <UsageFault_Handler+0x4>

080020a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020a4:	bf00      	nop
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr

080020ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020ae:	b480      	push	{r7}
 80020b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020b2:	bf00      	nop
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020c0:	bf00      	nop
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020ce:	f000 f891 	bl	80021f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020d2:	bf00      	nop
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020dc:	4b06      	ldr	r3, [pc, #24]	@ (80020f8 <SystemInit+0x20>)
 80020de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020e2:	4a05      	ldr	r2, [pc, #20]	@ (80020f8 <SystemInit+0x20>)
 80020e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020ec:	bf00      	nop
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80020fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002134 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002100:	f7ff ffea 	bl	80020d8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002104:	480c      	ldr	r0, [pc, #48]	@ (8002138 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002106:	490d      	ldr	r1, [pc, #52]	@ (800213c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002108:	4a0d      	ldr	r2, [pc, #52]	@ (8002140 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800210a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800210c:	e002      	b.n	8002114 <LoopCopyDataInit>

0800210e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800210e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002112:	3304      	adds	r3, #4

08002114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002118:	d3f9      	bcc.n	800210e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800211a:	4a0a      	ldr	r2, [pc, #40]	@ (8002144 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800211c:	4c0a      	ldr	r4, [pc, #40]	@ (8002148 <LoopFillZerobss+0x22>)
  movs r3, #0
 800211e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002120:	e001      	b.n	8002126 <LoopFillZerobss>

08002122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002124:	3204      	adds	r2, #4

08002126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002128:	d3fb      	bcc.n	8002122 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800212a:	f001 ff0d 	bl	8003f48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800212e:	f7ff fb6f 	bl	8001810 <main>
  bx  lr    
 8002132:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002134:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800213c:	200000e8 	.word	0x200000e8
  ldr r2, =_sidata
 8002140:	080040d4 	.word	0x080040d4
  ldr r2, =_sbss
 8002144:	200000e8 	.word	0x200000e8
  ldr r4, =_ebss
 8002148:	20000304 	.word	0x20000304

0800214c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800214c:	e7fe      	b.n	800214c <ADC_IRQHandler>
	...

08002150 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002154:	4b0e      	ldr	r3, [pc, #56]	@ (8002190 <HAL_Init+0x40>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a0d      	ldr	r2, [pc, #52]	@ (8002190 <HAL_Init+0x40>)
 800215a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800215e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002160:	4b0b      	ldr	r3, [pc, #44]	@ (8002190 <HAL_Init+0x40>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a0a      	ldr	r2, [pc, #40]	@ (8002190 <HAL_Init+0x40>)
 8002166:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800216a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800216c:	4b08      	ldr	r3, [pc, #32]	@ (8002190 <HAL_Init+0x40>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a07      	ldr	r2, [pc, #28]	@ (8002190 <HAL_Init+0x40>)
 8002172:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002176:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002178:	2003      	movs	r0, #3
 800217a:	f000 f931 	bl	80023e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800217e:	2000      	movs	r0, #0
 8002180:	f000 f808 	bl	8002194 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002184:	f7ff fec0 	bl	8001f08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40023c00 	.word	0x40023c00

08002194 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800219c:	4b12      	ldr	r3, [pc, #72]	@ (80021e8 <HAL_InitTick+0x54>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	4b12      	ldr	r3, [pc, #72]	@ (80021ec <HAL_InitTick+0x58>)
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	4619      	mov	r1, r3
 80021a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80021ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 f93b 	bl	800242e <HAL_SYSTICK_Config>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e00e      	b.n	80021e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2b0f      	cmp	r3, #15
 80021c6:	d80a      	bhi.n	80021de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021c8:	2200      	movs	r2, #0
 80021ca:	6879      	ldr	r1, [r7, #4]
 80021cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80021d0:	f000 f911 	bl	80023f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021d4:	4a06      	ldr	r2, [pc, #24]	@ (80021f0 <HAL_InitTick+0x5c>)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021da:	2300      	movs	r3, #0
 80021dc:	e000      	b.n	80021e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	3708      	adds	r7, #8
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	200000dc 	.word	0x200000dc
 80021ec:	200000e4 	.word	0x200000e4
 80021f0:	200000e0 	.word	0x200000e0

080021f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021f8:	4b06      	ldr	r3, [pc, #24]	@ (8002214 <HAL_IncTick+0x20>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	461a      	mov	r2, r3
 80021fe:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <HAL_IncTick+0x24>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4413      	add	r3, r2
 8002204:	4a04      	ldr	r2, [pc, #16]	@ (8002218 <HAL_IncTick+0x24>)
 8002206:	6013      	str	r3, [r2, #0]
}
 8002208:	bf00      	nop
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	200000e4 	.word	0x200000e4
 8002218:	20000300 	.word	0x20000300

0800221c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  return uwTick;
 8002220:	4b03      	ldr	r3, [pc, #12]	@ (8002230 <HAL_GetTick+0x14>)
 8002222:	681b      	ldr	r3, [r3, #0]
}
 8002224:	4618      	mov	r0, r3
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	20000300 	.word	0x20000300

08002234 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800223c:	f7ff ffee 	bl	800221c <HAL_GetTick>
 8002240:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800224c:	d005      	beq.n	800225a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800224e:	4b0a      	ldr	r3, [pc, #40]	@ (8002278 <HAL_Delay+0x44>)
 8002250:	781b      	ldrb	r3, [r3, #0]
 8002252:	461a      	mov	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	4413      	add	r3, r2
 8002258:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800225a:	bf00      	nop
 800225c:	f7ff ffde 	bl	800221c <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	429a      	cmp	r2, r3
 800226a:	d8f7      	bhi.n	800225c <HAL_Delay+0x28>
  {
  }
}
 800226c:	bf00      	nop
 800226e:	bf00      	nop
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	200000e4 	.word	0x200000e4

0800227c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f003 0307 	and.w	r3, r3, #7
 800228a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800228c:	4b0c      	ldr	r3, [pc, #48]	@ (80022c0 <__NVIC_SetPriorityGrouping+0x44>)
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002292:	68ba      	ldr	r2, [r7, #8]
 8002294:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002298:	4013      	ands	r3, r2
 800229a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022ae:	4a04      	ldr	r2, [pc, #16]	@ (80022c0 <__NVIC_SetPriorityGrouping+0x44>)
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	60d3      	str	r3, [r2, #12]
}
 80022b4:	bf00      	nop
 80022b6:	3714      	adds	r7, #20
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr
 80022c0:	e000ed00 	.word	0xe000ed00

080022c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022c8:	4b04      	ldr	r3, [pc, #16]	@ (80022dc <__NVIC_GetPriorityGrouping+0x18>)
 80022ca:	68db      	ldr	r3, [r3, #12]
 80022cc:	0a1b      	lsrs	r3, r3, #8
 80022ce:	f003 0307 	and.w	r3, r3, #7
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr
 80022dc:	e000ed00 	.word	0xe000ed00

080022e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	6039      	str	r1, [r7, #0]
 80022ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	db0a      	blt.n	800230a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	b2da      	uxtb	r2, r3
 80022f8:	490c      	ldr	r1, [pc, #48]	@ (800232c <__NVIC_SetPriority+0x4c>)
 80022fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fe:	0112      	lsls	r2, r2, #4
 8002300:	b2d2      	uxtb	r2, r2
 8002302:	440b      	add	r3, r1
 8002304:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002308:	e00a      	b.n	8002320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	b2da      	uxtb	r2, r3
 800230e:	4908      	ldr	r1, [pc, #32]	@ (8002330 <__NVIC_SetPriority+0x50>)
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	f003 030f 	and.w	r3, r3, #15
 8002316:	3b04      	subs	r3, #4
 8002318:	0112      	lsls	r2, r2, #4
 800231a:	b2d2      	uxtb	r2, r2
 800231c:	440b      	add	r3, r1
 800231e:	761a      	strb	r2, [r3, #24]
}
 8002320:	bf00      	nop
 8002322:	370c      	adds	r7, #12
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr
 800232c:	e000e100 	.word	0xe000e100
 8002330:	e000ed00 	.word	0xe000ed00

08002334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002334:	b480      	push	{r7}
 8002336:	b089      	sub	sp, #36	@ 0x24
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	f1c3 0307 	rsb	r3, r3, #7
 800234e:	2b04      	cmp	r3, #4
 8002350:	bf28      	it	cs
 8002352:	2304      	movcs	r3, #4
 8002354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	3304      	adds	r3, #4
 800235a:	2b06      	cmp	r3, #6
 800235c:	d902      	bls.n	8002364 <NVIC_EncodePriority+0x30>
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	3b03      	subs	r3, #3
 8002362:	e000      	b.n	8002366 <NVIC_EncodePriority+0x32>
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002368:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	fa02 f303 	lsl.w	r3, r2, r3
 8002372:	43da      	mvns	r2, r3
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	401a      	ands	r2, r3
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800237c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	fa01 f303 	lsl.w	r3, r1, r3
 8002386:	43d9      	mvns	r1, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800238c:	4313      	orrs	r3, r2
         );
}
 800238e:	4618      	mov	r0, r3
 8002390:	3724      	adds	r7, #36	@ 0x24
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
	...

0800239c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	3b01      	subs	r3, #1
 80023a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023ac:	d301      	bcc.n	80023b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ae:	2301      	movs	r3, #1
 80023b0:	e00f      	b.n	80023d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023b2:	4a0a      	ldr	r2, [pc, #40]	@ (80023dc <SysTick_Config+0x40>)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	3b01      	subs	r3, #1
 80023b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023ba:	210f      	movs	r1, #15
 80023bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80023c0:	f7ff ff8e 	bl	80022e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023c4:	4b05      	ldr	r3, [pc, #20]	@ (80023dc <SysTick_Config+0x40>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ca:	4b04      	ldr	r3, [pc, #16]	@ (80023dc <SysTick_Config+0x40>)
 80023cc:	2207      	movs	r2, #7
 80023ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	e000e010 	.word	0xe000e010

080023e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b082      	sub	sp, #8
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f7ff ff47 	bl	800227c <__NVIC_SetPriorityGrouping>
}
 80023ee:	bf00      	nop
 80023f0:	3708      	adds	r7, #8
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b086      	sub	sp, #24
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	4603      	mov	r3, r0
 80023fe:	60b9      	str	r1, [r7, #8]
 8002400:	607a      	str	r2, [r7, #4]
 8002402:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002404:	2300      	movs	r3, #0
 8002406:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002408:	f7ff ff5c 	bl	80022c4 <__NVIC_GetPriorityGrouping>
 800240c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	68b9      	ldr	r1, [r7, #8]
 8002412:	6978      	ldr	r0, [r7, #20]
 8002414:	f7ff ff8e 	bl	8002334 <NVIC_EncodePriority>
 8002418:	4602      	mov	r2, r0
 800241a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241e:	4611      	mov	r1, r2
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff ff5d 	bl	80022e0 <__NVIC_SetPriority>
}
 8002426:	bf00      	nop
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b082      	sub	sp, #8
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff ffb0 	bl	800239c <SysTick_Config>
 800243c:	4603      	mov	r3, r0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
	...

08002448 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002448:	b480      	push	{r7}
 800244a:	b089      	sub	sp, #36	@ 0x24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002456:	2300      	movs	r3, #0
 8002458:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800245a:	2300      	movs	r3, #0
 800245c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800245e:	2300      	movs	r3, #0
 8002460:	61fb      	str	r3, [r7, #28]
 8002462:	e177      	b.n	8002754 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002464:	2201      	movs	r2, #1
 8002466:	69fb      	ldr	r3, [r7, #28]
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	697a      	ldr	r2, [r7, #20]
 8002474:	4013      	ands	r3, r2
 8002476:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	429a      	cmp	r2, r3
 800247e:	f040 8166 	bne.w	800274e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f003 0303 	and.w	r3, r3, #3
 800248a:	2b01      	cmp	r3, #1
 800248c:	d005      	beq.n	800249a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002496:	2b02      	cmp	r3, #2
 8002498:	d130      	bne.n	80024fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	2203      	movs	r2, #3
 80024a6:	fa02 f303 	lsl.w	r3, r2, r3
 80024aa:	43db      	mvns	r3, r3
 80024ac:	69ba      	ldr	r2, [r7, #24]
 80024ae:	4013      	ands	r3, r2
 80024b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	68da      	ldr	r2, [r3, #12]
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	fa02 f303 	lsl.w	r3, r2, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	69ba      	ldr	r2, [r7, #24]
 80024c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024d0:	2201      	movs	r2, #1
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	43db      	mvns	r3, r3
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	091b      	lsrs	r3, r3, #4
 80024e6:	f003 0201 	and.w	r2, r3, #1
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	fa02 f303 	lsl.w	r3, r2, r3
 80024f0:	69ba      	ldr	r2, [r7, #24]
 80024f2:	4313      	orrs	r3, r2
 80024f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f003 0303 	and.w	r3, r3, #3
 8002504:	2b03      	cmp	r3, #3
 8002506:	d017      	beq.n	8002538 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	2203      	movs	r2, #3
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	69ba      	ldr	r2, [r7, #24]
 800251c:	4013      	ands	r3, r2
 800251e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	005b      	lsls	r3, r3, #1
 8002528:	fa02 f303 	lsl.w	r3, r2, r3
 800252c:	69ba      	ldr	r2, [r7, #24]
 800252e:	4313      	orrs	r3, r2
 8002530:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	69ba      	ldr	r2, [r7, #24]
 8002536:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f003 0303 	and.w	r3, r3, #3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d123      	bne.n	800258c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	08da      	lsrs	r2, r3, #3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3208      	adds	r2, #8
 800254c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002550:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	f003 0307 	and.w	r3, r3, #7
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	220f      	movs	r2, #15
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	43db      	mvns	r3, r3
 8002562:	69ba      	ldr	r2, [r7, #24]
 8002564:	4013      	ands	r3, r2
 8002566:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	691a      	ldr	r2, [r3, #16]
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	009b      	lsls	r3, r3, #2
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	4313      	orrs	r3, r2
 800257c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	08da      	lsrs	r2, r3, #3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3208      	adds	r2, #8
 8002586:	69b9      	ldr	r1, [r7, #24]
 8002588:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	2203      	movs	r2, #3
 8002598:	fa02 f303 	lsl.w	r3, r2, r3
 800259c:	43db      	mvns	r3, r3
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	4013      	ands	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	f003 0203 	and.w	r2, r3, #3
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	005b      	lsls	r3, r3, #1
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	4313      	orrs	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 80c0 	beq.w	800274e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ce:	2300      	movs	r3, #0
 80025d0:	60fb      	str	r3, [r7, #12]
 80025d2:	4b66      	ldr	r3, [pc, #408]	@ (800276c <HAL_GPIO_Init+0x324>)
 80025d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d6:	4a65      	ldr	r2, [pc, #404]	@ (800276c <HAL_GPIO_Init+0x324>)
 80025d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80025de:	4b63      	ldr	r3, [pc, #396]	@ (800276c <HAL_GPIO_Init+0x324>)
 80025e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025e6:	60fb      	str	r3, [r7, #12]
 80025e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025ea:	4a61      	ldr	r2, [pc, #388]	@ (8002770 <HAL_GPIO_Init+0x328>)
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	089b      	lsrs	r3, r3, #2
 80025f0:	3302      	adds	r3, #2
 80025f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	f003 0303 	and.w	r3, r3, #3
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	220f      	movs	r2, #15
 8002602:	fa02 f303 	lsl.w	r3, r2, r3
 8002606:	43db      	mvns	r3, r3
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	4013      	ands	r3, r2
 800260c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a58      	ldr	r2, [pc, #352]	@ (8002774 <HAL_GPIO_Init+0x32c>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d037      	beq.n	8002686 <HAL_GPIO_Init+0x23e>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a57      	ldr	r2, [pc, #348]	@ (8002778 <HAL_GPIO_Init+0x330>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d031      	beq.n	8002682 <HAL_GPIO_Init+0x23a>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4a56      	ldr	r2, [pc, #344]	@ (800277c <HAL_GPIO_Init+0x334>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d02b      	beq.n	800267e <HAL_GPIO_Init+0x236>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4a55      	ldr	r2, [pc, #340]	@ (8002780 <HAL_GPIO_Init+0x338>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d025      	beq.n	800267a <HAL_GPIO_Init+0x232>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a54      	ldr	r2, [pc, #336]	@ (8002784 <HAL_GPIO_Init+0x33c>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d01f      	beq.n	8002676 <HAL_GPIO_Init+0x22e>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a53      	ldr	r2, [pc, #332]	@ (8002788 <HAL_GPIO_Init+0x340>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d019      	beq.n	8002672 <HAL_GPIO_Init+0x22a>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a52      	ldr	r2, [pc, #328]	@ (800278c <HAL_GPIO_Init+0x344>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d013      	beq.n	800266e <HAL_GPIO_Init+0x226>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a51      	ldr	r2, [pc, #324]	@ (8002790 <HAL_GPIO_Init+0x348>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d00d      	beq.n	800266a <HAL_GPIO_Init+0x222>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a50      	ldr	r2, [pc, #320]	@ (8002794 <HAL_GPIO_Init+0x34c>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d007      	beq.n	8002666 <HAL_GPIO_Init+0x21e>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a4f      	ldr	r2, [pc, #316]	@ (8002798 <HAL_GPIO_Init+0x350>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d101      	bne.n	8002662 <HAL_GPIO_Init+0x21a>
 800265e:	2309      	movs	r3, #9
 8002660:	e012      	b.n	8002688 <HAL_GPIO_Init+0x240>
 8002662:	230a      	movs	r3, #10
 8002664:	e010      	b.n	8002688 <HAL_GPIO_Init+0x240>
 8002666:	2308      	movs	r3, #8
 8002668:	e00e      	b.n	8002688 <HAL_GPIO_Init+0x240>
 800266a:	2307      	movs	r3, #7
 800266c:	e00c      	b.n	8002688 <HAL_GPIO_Init+0x240>
 800266e:	2306      	movs	r3, #6
 8002670:	e00a      	b.n	8002688 <HAL_GPIO_Init+0x240>
 8002672:	2305      	movs	r3, #5
 8002674:	e008      	b.n	8002688 <HAL_GPIO_Init+0x240>
 8002676:	2304      	movs	r3, #4
 8002678:	e006      	b.n	8002688 <HAL_GPIO_Init+0x240>
 800267a:	2303      	movs	r3, #3
 800267c:	e004      	b.n	8002688 <HAL_GPIO_Init+0x240>
 800267e:	2302      	movs	r3, #2
 8002680:	e002      	b.n	8002688 <HAL_GPIO_Init+0x240>
 8002682:	2301      	movs	r3, #1
 8002684:	e000      	b.n	8002688 <HAL_GPIO_Init+0x240>
 8002686:	2300      	movs	r3, #0
 8002688:	69fa      	ldr	r2, [r7, #28]
 800268a:	f002 0203 	and.w	r2, r2, #3
 800268e:	0092      	lsls	r2, r2, #2
 8002690:	4093      	lsls	r3, r2
 8002692:	69ba      	ldr	r2, [r7, #24]
 8002694:	4313      	orrs	r3, r2
 8002696:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002698:	4935      	ldr	r1, [pc, #212]	@ (8002770 <HAL_GPIO_Init+0x328>)
 800269a:	69fb      	ldr	r3, [r7, #28]
 800269c:	089b      	lsrs	r3, r3, #2
 800269e:	3302      	adds	r3, #2
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026a6:	4b3d      	ldr	r3, [pc, #244]	@ (800279c <HAL_GPIO_Init+0x354>)
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	43db      	mvns	r3, r3
 80026b0:	69ba      	ldr	r2, [r7, #24]
 80026b2:	4013      	ands	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d003      	beq.n	80026ca <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80026c2:	69ba      	ldr	r2, [r7, #24]
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	4313      	orrs	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026ca:	4a34      	ldr	r2, [pc, #208]	@ (800279c <HAL_GPIO_Init+0x354>)
 80026cc:	69bb      	ldr	r3, [r7, #24]
 80026ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026d0:	4b32      	ldr	r3, [pc, #200]	@ (800279c <HAL_GPIO_Init+0x354>)
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	43db      	mvns	r3, r3
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	4013      	ands	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d003      	beq.n	80026f4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80026ec:	69ba      	ldr	r2, [r7, #24]
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	4313      	orrs	r3, r2
 80026f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026f4:	4a29      	ldr	r2, [pc, #164]	@ (800279c <HAL_GPIO_Init+0x354>)
 80026f6:	69bb      	ldr	r3, [r7, #24]
 80026f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026fa:	4b28      	ldr	r3, [pc, #160]	@ (800279c <HAL_GPIO_Init+0x354>)
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	43db      	mvns	r3, r3
 8002704:	69ba      	ldr	r2, [r7, #24]
 8002706:	4013      	ands	r3, r2
 8002708:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d003      	beq.n	800271e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	4313      	orrs	r3, r2
 800271c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800271e:	4a1f      	ldr	r2, [pc, #124]	@ (800279c <HAL_GPIO_Init+0x354>)
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002724:	4b1d      	ldr	r3, [pc, #116]	@ (800279c <HAL_GPIO_Init+0x354>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	43db      	mvns	r3, r3
 800272e:	69ba      	ldr	r2, [r7, #24]
 8002730:	4013      	ands	r3, r2
 8002732:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	4313      	orrs	r3, r2
 8002746:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002748:	4a14      	ldr	r2, [pc, #80]	@ (800279c <HAL_GPIO_Init+0x354>)
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	3301      	adds	r3, #1
 8002752:	61fb      	str	r3, [r7, #28]
 8002754:	69fb      	ldr	r3, [r7, #28]
 8002756:	2b0f      	cmp	r3, #15
 8002758:	f67f ae84 	bls.w	8002464 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800275c:	bf00      	nop
 800275e:	bf00      	nop
 8002760:	3724      	adds	r7, #36	@ 0x24
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	40023800 	.word	0x40023800
 8002770:	40013800 	.word	0x40013800
 8002774:	40020000 	.word	0x40020000
 8002778:	40020400 	.word	0x40020400
 800277c:	40020800 	.word	0x40020800
 8002780:	40020c00 	.word	0x40020c00
 8002784:	40021000 	.word	0x40021000
 8002788:	40021400 	.word	0x40021400
 800278c:	40021800 	.word	0x40021800
 8002790:	40021c00 	.word	0x40021c00
 8002794:	40022000 	.word	0x40022000
 8002798:	40022400 	.word	0x40022400
 800279c:	40013c00 	.word	0x40013c00

080027a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	460b      	mov	r3, r1
 80027aa:	807b      	strh	r3, [r7, #2]
 80027ac:	4613      	mov	r3, r2
 80027ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80027b0:	787b      	ldrb	r3, [r7, #1]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d003      	beq.n	80027be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80027b6:	887a      	ldrh	r2, [r7, #2]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80027bc:	e003      	b.n	80027c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80027be:	887b      	ldrh	r3, [r7, #2]
 80027c0:	041a      	lsls	r2, r3, #16
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	619a      	str	r2, [r3, #24]
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
	...

080027d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d101      	bne.n	80027e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e267      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d075      	beq.n	80028de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027f2:	4b88      	ldr	r3, [pc, #544]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	f003 030c 	and.w	r3, r3, #12
 80027fa:	2b04      	cmp	r3, #4
 80027fc:	d00c      	beq.n	8002818 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027fe:	4b85      	ldr	r3, [pc, #532]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002806:	2b08      	cmp	r3, #8
 8002808:	d112      	bne.n	8002830 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800280a:	4b82      	ldr	r3, [pc, #520]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002812:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002816:	d10b      	bne.n	8002830 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002818:	4b7e      	ldr	r3, [pc, #504]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002820:	2b00      	cmp	r3, #0
 8002822:	d05b      	beq.n	80028dc <HAL_RCC_OscConfig+0x108>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d157      	bne.n	80028dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	e242      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002838:	d106      	bne.n	8002848 <HAL_RCC_OscConfig+0x74>
 800283a:	4b76      	ldr	r3, [pc, #472]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a75      	ldr	r2, [pc, #468]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002840:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002844:	6013      	str	r3, [r2, #0]
 8002846:	e01d      	b.n	8002884 <HAL_RCC_OscConfig+0xb0>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002850:	d10c      	bne.n	800286c <HAL_RCC_OscConfig+0x98>
 8002852:	4b70      	ldr	r3, [pc, #448]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a6f      	ldr	r2, [pc, #444]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002858:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	4b6d      	ldr	r3, [pc, #436]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a6c      	ldr	r2, [pc, #432]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002864:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002868:	6013      	str	r3, [r2, #0]
 800286a:	e00b      	b.n	8002884 <HAL_RCC_OscConfig+0xb0>
 800286c:	4b69      	ldr	r3, [pc, #420]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a68      	ldr	r2, [pc, #416]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002872:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002876:	6013      	str	r3, [r2, #0]
 8002878:	4b66      	ldr	r3, [pc, #408]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a65      	ldr	r2, [pc, #404]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 800287e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002882:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d013      	beq.n	80028b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800288c:	f7ff fcc6 	bl	800221c <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002894:	f7ff fcc2 	bl	800221c <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b64      	cmp	r3, #100	@ 0x64
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e207      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028a6:	4b5b      	ldr	r3, [pc, #364]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d0f0      	beq.n	8002894 <HAL_RCC_OscConfig+0xc0>
 80028b2:	e014      	b.n	80028de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b4:	f7ff fcb2 	bl	800221c <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028bc:	f7ff fcae 	bl	800221c <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	@ 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e1f3      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ce:	4b51      	ldr	r3, [pc, #324]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f0      	bne.n	80028bc <HAL_RCC_OscConfig+0xe8>
 80028da:	e000      	b.n	80028de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d063      	beq.n	80029b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d00b      	beq.n	800290e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028f6:	4b47      	ldr	r3, [pc, #284]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028fe:	2b08      	cmp	r3, #8
 8002900:	d11c      	bne.n	800293c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002902:	4b44      	ldr	r3, [pc, #272]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d116      	bne.n	800293c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800290e:	4b41      	ldr	r3, [pc, #260]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d005      	beq.n	8002926 <HAL_RCC_OscConfig+0x152>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	68db      	ldr	r3, [r3, #12]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d001      	beq.n	8002926 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e1c7      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002926:	4b3b      	ldr	r3, [pc, #236]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	4937      	ldr	r1, [pc, #220]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002936:	4313      	orrs	r3, r2
 8002938:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800293a:	e03a      	b.n	80029b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d020      	beq.n	8002986 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002944:	4b34      	ldr	r3, [pc, #208]	@ (8002a18 <HAL_RCC_OscConfig+0x244>)
 8002946:	2201      	movs	r2, #1
 8002948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800294a:	f7ff fc67 	bl	800221c <HAL_GetTick>
 800294e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002950:	e008      	b.n	8002964 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002952:	f7ff fc63 	bl	800221c <HAL_GetTick>
 8002956:	4602      	mov	r2, r0
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d901      	bls.n	8002964 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e1a8      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002964:	4b2b      	ldr	r3, [pc, #172]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d0f0      	beq.n	8002952 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002970:	4b28      	ldr	r3, [pc, #160]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	691b      	ldr	r3, [r3, #16]
 800297c:	00db      	lsls	r3, r3, #3
 800297e:	4925      	ldr	r1, [pc, #148]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 8002980:	4313      	orrs	r3, r2
 8002982:	600b      	str	r3, [r1, #0]
 8002984:	e015      	b.n	80029b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002986:	4b24      	ldr	r3, [pc, #144]	@ (8002a18 <HAL_RCC_OscConfig+0x244>)
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800298c:	f7ff fc46 	bl	800221c <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002994:	f7ff fc42 	bl	800221c <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e187      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d036      	beq.n	8002a2c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d016      	beq.n	80029f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029c6:	4b15      	ldr	r3, [pc, #84]	@ (8002a1c <HAL_RCC_OscConfig+0x248>)
 80029c8:	2201      	movs	r2, #1
 80029ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029cc:	f7ff fc26 	bl	800221c <HAL_GetTick>
 80029d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029d2:	e008      	b.n	80029e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029d4:	f7ff fc22 	bl	800221c <HAL_GetTick>
 80029d8:	4602      	mov	r2, r0
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	1ad3      	subs	r3, r2, r3
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e167      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002a14 <HAL_RCC_OscConfig+0x240>)
 80029e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d0f0      	beq.n	80029d4 <HAL_RCC_OscConfig+0x200>
 80029f2:	e01b      	b.n	8002a2c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029f4:	4b09      	ldr	r3, [pc, #36]	@ (8002a1c <HAL_RCC_OscConfig+0x248>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029fa:	f7ff fc0f 	bl	800221c <HAL_GetTick>
 80029fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a00:	e00e      	b.n	8002a20 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a02:	f7ff fc0b 	bl	800221c <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d907      	bls.n	8002a20 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a10:	2303      	movs	r3, #3
 8002a12:	e150      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
 8002a14:	40023800 	.word	0x40023800
 8002a18:	42470000 	.word	0x42470000
 8002a1c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a20:	4b88      	ldr	r3, [pc, #544]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002a22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a24:	f003 0302 	and.w	r3, r3, #2
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1ea      	bne.n	8002a02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0304 	and.w	r3, r3, #4
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f000 8097 	beq.w	8002b68 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a3e:	4b81      	ldr	r3, [pc, #516]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10f      	bne.n	8002a6a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	60bb      	str	r3, [r7, #8]
 8002a4e:	4b7d      	ldr	r3, [pc, #500]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	4a7c      	ldr	r2, [pc, #496]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002a54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a58:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a5a:	4b7a      	ldr	r3, [pc, #488]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a62:	60bb      	str	r3, [r7, #8]
 8002a64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a66:	2301      	movs	r3, #1
 8002a68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a6a:	4b77      	ldr	r3, [pc, #476]	@ (8002c48 <HAL_RCC_OscConfig+0x474>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d118      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a76:	4b74      	ldr	r3, [pc, #464]	@ (8002c48 <HAL_RCC_OscConfig+0x474>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4a73      	ldr	r2, [pc, #460]	@ (8002c48 <HAL_RCC_OscConfig+0x474>)
 8002a7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a82:	f7ff fbcb 	bl	800221c <HAL_GetTick>
 8002a86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a88:	e008      	b.n	8002a9c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a8a:	f7ff fbc7 	bl	800221c <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d901      	bls.n	8002a9c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e10c      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a9c:	4b6a      	ldr	r3, [pc, #424]	@ (8002c48 <HAL_RCC_OscConfig+0x474>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d0f0      	beq.n	8002a8a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d106      	bne.n	8002abe <HAL_RCC_OscConfig+0x2ea>
 8002ab0:	4b64      	ldr	r3, [pc, #400]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab4:	4a63      	ldr	r2, [pc, #396]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ab6:	f043 0301 	orr.w	r3, r3, #1
 8002aba:	6713      	str	r3, [r2, #112]	@ 0x70
 8002abc:	e01c      	b.n	8002af8 <HAL_RCC_OscConfig+0x324>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	2b05      	cmp	r3, #5
 8002ac4:	d10c      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x30c>
 8002ac6:	4b5f      	ldr	r3, [pc, #380]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ac8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aca:	4a5e      	ldr	r2, [pc, #376]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002acc:	f043 0304 	orr.w	r3, r3, #4
 8002ad0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ad2:	4b5c      	ldr	r3, [pc, #368]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad6:	4a5b      	ldr	r2, [pc, #364]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ade:	e00b      	b.n	8002af8 <HAL_RCC_OscConfig+0x324>
 8002ae0:	4b58      	ldr	r3, [pc, #352]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ae2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ae4:	4a57      	ldr	r2, [pc, #348]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ae6:	f023 0301 	bic.w	r3, r3, #1
 8002aea:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aec:	4b55      	ldr	r3, [pc, #340]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002aee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af0:	4a54      	ldr	r2, [pc, #336]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002af2:	f023 0304 	bic.w	r3, r3, #4
 8002af6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d015      	beq.n	8002b2c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b00:	f7ff fb8c 	bl	800221c <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b06:	e00a      	b.n	8002b1e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b08:	f7ff fb88 	bl	800221c <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e0cb      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b1e:	4b49      	ldr	r3, [pc, #292]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b22:	f003 0302 	and.w	r3, r3, #2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d0ee      	beq.n	8002b08 <HAL_RCC_OscConfig+0x334>
 8002b2a:	e014      	b.n	8002b56 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b2c:	f7ff fb76 	bl	800221c <HAL_GetTick>
 8002b30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b32:	e00a      	b.n	8002b4a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b34:	f7ff fb72 	bl	800221c <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d901      	bls.n	8002b4a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b46:	2303      	movs	r3, #3
 8002b48:	e0b5      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b4a:	4b3e      	ldr	r3, [pc, #248]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002b4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1ee      	bne.n	8002b34 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b56:	7dfb      	ldrb	r3, [r7, #23]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d105      	bne.n	8002b68 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b5c:	4b39      	ldr	r3, [pc, #228]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b60:	4a38      	ldr	r2, [pc, #224]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002b62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b66:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	699b      	ldr	r3, [r3, #24]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f000 80a1 	beq.w	8002cb4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b72:	4b34      	ldr	r3, [pc, #208]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	f003 030c 	and.w	r3, r3, #12
 8002b7a:	2b08      	cmp	r3, #8
 8002b7c:	d05c      	beq.n	8002c38 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d141      	bne.n	8002c0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b86:	4b31      	ldr	r3, [pc, #196]	@ (8002c4c <HAL_RCC_OscConfig+0x478>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8c:	f7ff fb46 	bl	800221c <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b94:	f7ff fb42 	bl	800221c <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e087      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ba6:	4b27      	ldr	r3, [pc, #156]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1f0      	bne.n	8002b94 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	69da      	ldr	r2, [r3, #28]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
 8002bba:	431a      	orrs	r2, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc0:	019b      	lsls	r3, r3, #6
 8002bc2:	431a      	orrs	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc8:	085b      	lsrs	r3, r3, #1
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	041b      	lsls	r3, r3, #16
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bd4:	061b      	lsls	r3, r3, #24
 8002bd6:	491b      	ldr	r1, [pc, #108]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8002c4c <HAL_RCC_OscConfig+0x478>)
 8002bde:	2201      	movs	r2, #1
 8002be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be2:	f7ff fb1b 	bl	800221c <HAL_GetTick>
 8002be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002be8:	e008      	b.n	8002bfc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bea:	f7ff fb17 	bl	800221c <HAL_GetTick>
 8002bee:	4602      	mov	r2, r0
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d901      	bls.n	8002bfc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e05c      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bfc:	4b11      	ldr	r3, [pc, #68]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d0f0      	beq.n	8002bea <HAL_RCC_OscConfig+0x416>
 8002c08:	e054      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c0a:	4b10      	ldr	r3, [pc, #64]	@ (8002c4c <HAL_RCC_OscConfig+0x478>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c10:	f7ff fb04 	bl	800221c <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c18:	f7ff fb00 	bl	800221c <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e045      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c2a:	4b06      	ldr	r3, [pc, #24]	@ (8002c44 <HAL_RCC_OscConfig+0x470>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1f0      	bne.n	8002c18 <HAL_RCC_OscConfig+0x444>
 8002c36:	e03d      	b.n	8002cb4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d107      	bne.n	8002c50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e038      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
 8002c44:	40023800 	.word	0x40023800
 8002c48:	40007000 	.word	0x40007000
 8002c4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c50:	4b1b      	ldr	r3, [pc, #108]	@ (8002cc0 <HAL_RCC_OscConfig+0x4ec>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	699b      	ldr	r3, [r3, #24]
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d028      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c68:	429a      	cmp	r2, r3
 8002c6a:	d121      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d11a      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c7a:	68fa      	ldr	r2, [r7, #12]
 8002c7c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c80:	4013      	ands	r3, r2
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d111      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c96:	085b      	lsrs	r3, r3, #1
 8002c98:	3b01      	subs	r3, #1
 8002c9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d107      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002caa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d001      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	e000      	b.n	8002cb6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3718      	adds	r7, #24
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	40023800 	.word	0x40023800

08002cc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b084      	sub	sp, #16
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e0cc      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cd8:	4b68      	ldr	r3, [pc, #416]	@ (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 030f 	and.w	r3, r3, #15
 8002ce0:	683a      	ldr	r2, [r7, #0]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d90c      	bls.n	8002d00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ce6:	4b65      	ldr	r3, [pc, #404]	@ (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002ce8:	683a      	ldr	r2, [r7, #0]
 8002cea:	b2d2      	uxtb	r2, r2
 8002cec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cee:	4b63      	ldr	r3, [pc, #396]	@ (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 030f 	and.w	r3, r3, #15
 8002cf6:	683a      	ldr	r2, [r7, #0]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d001      	beq.n	8002d00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e0b8      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0302 	and.w	r3, r3, #2
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d020      	beq.n	8002d4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d005      	beq.n	8002d24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d18:	4b59      	ldr	r3, [pc, #356]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	4a58      	ldr	r2, [pc, #352]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d22:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0308 	and.w	r3, r3, #8
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d005      	beq.n	8002d3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d30:	4b53      	ldr	r3, [pc, #332]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	4a52      	ldr	r2, [pc, #328]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d36:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d3c:	4b50      	ldr	r3, [pc, #320]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	494d      	ldr	r1, [pc, #308]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d044      	beq.n	8002de4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d107      	bne.n	8002d72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d62:	4b47      	ldr	r3, [pc, #284]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d119      	bne.n	8002da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e07f      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d003      	beq.n	8002d82 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d7e:	2b03      	cmp	r3, #3
 8002d80:	d107      	bne.n	8002d92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d82:	4b3f      	ldr	r3, [pc, #252]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d109      	bne.n	8002da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e06f      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d92:	4b3b      	ldr	r3, [pc, #236]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e067      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002da2:	4b37      	ldr	r3, [pc, #220]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f023 0203 	bic.w	r2, r3, #3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	4934      	ldr	r1, [pc, #208]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002db0:	4313      	orrs	r3, r2
 8002db2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002db4:	f7ff fa32 	bl	800221c <HAL_GetTick>
 8002db8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dba:	e00a      	b.n	8002dd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dbc:	f7ff fa2e 	bl	800221c <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e04f      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd2:	4b2b      	ldr	r3, [pc, #172]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 020c 	and.w	r2, r3, #12
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d1eb      	bne.n	8002dbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002de4:	4b25      	ldr	r3, [pc, #148]	@ (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 030f 	and.w	r3, r3, #15
 8002dec:	683a      	ldr	r2, [r7, #0]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d20c      	bcs.n	8002e0c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002df2:	4b22      	ldr	r3, [pc, #136]	@ (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	b2d2      	uxtb	r2, r2
 8002df8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dfa:	4b20      	ldr	r3, [pc, #128]	@ (8002e7c <HAL_RCC_ClockConfig+0x1b8>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 030f 	and.w	r3, r3, #15
 8002e02:	683a      	ldr	r2, [r7, #0]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d001      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e032      	b.n	8002e72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d008      	beq.n	8002e2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e18:	4b19      	ldr	r3, [pc, #100]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	68db      	ldr	r3, [r3, #12]
 8002e24:	4916      	ldr	r1, [pc, #88]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0308 	and.w	r3, r3, #8
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d009      	beq.n	8002e4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e36:	4b12      	ldr	r3, [pc, #72]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	691b      	ldr	r3, [r3, #16]
 8002e42:	00db      	lsls	r3, r3, #3
 8002e44:	490e      	ldr	r1, [pc, #56]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002e46:	4313      	orrs	r3, r2
 8002e48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e4a:	f000 f821 	bl	8002e90 <HAL_RCC_GetSysClockFreq>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	4b0b      	ldr	r3, [pc, #44]	@ (8002e80 <HAL_RCC_ClockConfig+0x1bc>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	091b      	lsrs	r3, r3, #4
 8002e56:	f003 030f 	and.w	r3, r3, #15
 8002e5a:	490a      	ldr	r1, [pc, #40]	@ (8002e84 <HAL_RCC_ClockConfig+0x1c0>)
 8002e5c:	5ccb      	ldrb	r3, [r1, r3]
 8002e5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e62:	4a09      	ldr	r2, [pc, #36]	@ (8002e88 <HAL_RCC_ClockConfig+0x1c4>)
 8002e64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e66:	4b09      	ldr	r3, [pc, #36]	@ (8002e8c <HAL_RCC_ClockConfig+0x1c8>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f7ff f992 	bl	8002194 <HAL_InitTick>

  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	40023c00 	.word	0x40023c00
 8002e80:	40023800 	.word	0x40023800
 8002e84:	080040ac 	.word	0x080040ac
 8002e88:	200000dc 	.word	0x200000dc
 8002e8c:	200000e0 	.word	0x200000e0

08002e90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e94:	b094      	sub	sp, #80	@ 0x50
 8002e96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ea8:	4b79      	ldr	r3, [pc, #484]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f003 030c 	and.w	r3, r3, #12
 8002eb0:	2b08      	cmp	r3, #8
 8002eb2:	d00d      	beq.n	8002ed0 <HAL_RCC_GetSysClockFreq+0x40>
 8002eb4:	2b08      	cmp	r3, #8
 8002eb6:	f200 80e1 	bhi.w	800307c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d002      	beq.n	8002ec4 <HAL_RCC_GetSysClockFreq+0x34>
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d003      	beq.n	8002eca <HAL_RCC_GetSysClockFreq+0x3a>
 8002ec2:	e0db      	b.n	800307c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ec4:	4b73      	ldr	r3, [pc, #460]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ec8:	e0db      	b.n	8003082 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002eca:	4b73      	ldr	r3, [pc, #460]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ecc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ece:	e0d8      	b.n	8003082 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ed0:	4b6f      	ldr	r3, [pc, #444]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ed8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002eda:	4b6d      	ldr	r3, [pc, #436]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d063      	beq.n	8002fae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ee6:	4b6a      	ldr	r3, [pc, #424]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	099b      	lsrs	r3, r3, #6
 8002eec:	2200      	movs	r2, #0
 8002eee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ef0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ef4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ef8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002efa:	2300      	movs	r3, #0
 8002efc:	637b      	str	r3, [r7, #52]	@ 0x34
 8002efe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f02:	4622      	mov	r2, r4
 8002f04:	462b      	mov	r3, r5
 8002f06:	f04f 0000 	mov.w	r0, #0
 8002f0a:	f04f 0100 	mov.w	r1, #0
 8002f0e:	0159      	lsls	r1, r3, #5
 8002f10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f14:	0150      	lsls	r0, r2, #5
 8002f16:	4602      	mov	r2, r0
 8002f18:	460b      	mov	r3, r1
 8002f1a:	4621      	mov	r1, r4
 8002f1c:	1a51      	subs	r1, r2, r1
 8002f1e:	6139      	str	r1, [r7, #16]
 8002f20:	4629      	mov	r1, r5
 8002f22:	eb63 0301 	sbc.w	r3, r3, r1
 8002f26:	617b      	str	r3, [r7, #20]
 8002f28:	f04f 0200 	mov.w	r2, #0
 8002f2c:	f04f 0300 	mov.w	r3, #0
 8002f30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f34:	4659      	mov	r1, fp
 8002f36:	018b      	lsls	r3, r1, #6
 8002f38:	4651      	mov	r1, sl
 8002f3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f3e:	4651      	mov	r1, sl
 8002f40:	018a      	lsls	r2, r1, #6
 8002f42:	4651      	mov	r1, sl
 8002f44:	ebb2 0801 	subs.w	r8, r2, r1
 8002f48:	4659      	mov	r1, fp
 8002f4a:	eb63 0901 	sbc.w	r9, r3, r1
 8002f4e:	f04f 0200 	mov.w	r2, #0
 8002f52:	f04f 0300 	mov.w	r3, #0
 8002f56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f62:	4690      	mov	r8, r2
 8002f64:	4699      	mov	r9, r3
 8002f66:	4623      	mov	r3, r4
 8002f68:	eb18 0303 	adds.w	r3, r8, r3
 8002f6c:	60bb      	str	r3, [r7, #8]
 8002f6e:	462b      	mov	r3, r5
 8002f70:	eb49 0303 	adc.w	r3, r9, r3
 8002f74:	60fb      	str	r3, [r7, #12]
 8002f76:	f04f 0200 	mov.w	r2, #0
 8002f7a:	f04f 0300 	mov.w	r3, #0
 8002f7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f82:	4629      	mov	r1, r5
 8002f84:	024b      	lsls	r3, r1, #9
 8002f86:	4621      	mov	r1, r4
 8002f88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f8c:	4621      	mov	r1, r4
 8002f8e:	024a      	lsls	r2, r1, #9
 8002f90:	4610      	mov	r0, r2
 8002f92:	4619      	mov	r1, r3
 8002f94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f96:	2200      	movs	r2, #0
 8002f98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002fa0:	f7fd f924 	bl	80001ec <__aeabi_uldivmod>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	4613      	mov	r3, r2
 8002faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fac:	e058      	b.n	8003060 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fae:	4b38      	ldr	r3, [pc, #224]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	099b      	lsrs	r3, r3, #6
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	4611      	mov	r1, r2
 8002fba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fbe:	623b      	str	r3, [r7, #32]
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fc4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002fc8:	4642      	mov	r2, r8
 8002fca:	464b      	mov	r3, r9
 8002fcc:	f04f 0000 	mov.w	r0, #0
 8002fd0:	f04f 0100 	mov.w	r1, #0
 8002fd4:	0159      	lsls	r1, r3, #5
 8002fd6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fda:	0150      	lsls	r0, r2, #5
 8002fdc:	4602      	mov	r2, r0
 8002fde:	460b      	mov	r3, r1
 8002fe0:	4641      	mov	r1, r8
 8002fe2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002fe6:	4649      	mov	r1, r9
 8002fe8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ff8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ffc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003000:	ebb2 040a 	subs.w	r4, r2, sl
 8003004:	eb63 050b 	sbc.w	r5, r3, fp
 8003008:	f04f 0200 	mov.w	r2, #0
 800300c:	f04f 0300 	mov.w	r3, #0
 8003010:	00eb      	lsls	r3, r5, #3
 8003012:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003016:	00e2      	lsls	r2, r4, #3
 8003018:	4614      	mov	r4, r2
 800301a:	461d      	mov	r5, r3
 800301c:	4643      	mov	r3, r8
 800301e:	18e3      	adds	r3, r4, r3
 8003020:	603b      	str	r3, [r7, #0]
 8003022:	464b      	mov	r3, r9
 8003024:	eb45 0303 	adc.w	r3, r5, r3
 8003028:	607b      	str	r3, [r7, #4]
 800302a:	f04f 0200 	mov.w	r2, #0
 800302e:	f04f 0300 	mov.w	r3, #0
 8003032:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003036:	4629      	mov	r1, r5
 8003038:	028b      	lsls	r3, r1, #10
 800303a:	4621      	mov	r1, r4
 800303c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003040:	4621      	mov	r1, r4
 8003042:	028a      	lsls	r2, r1, #10
 8003044:	4610      	mov	r0, r2
 8003046:	4619      	mov	r1, r3
 8003048:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800304a:	2200      	movs	r2, #0
 800304c:	61bb      	str	r3, [r7, #24]
 800304e:	61fa      	str	r2, [r7, #28]
 8003050:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003054:	f7fd f8ca 	bl	80001ec <__aeabi_uldivmod>
 8003058:	4602      	mov	r2, r0
 800305a:	460b      	mov	r3, r1
 800305c:	4613      	mov	r3, r2
 800305e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003060:	4b0b      	ldr	r3, [pc, #44]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x200>)
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	0c1b      	lsrs	r3, r3, #16
 8003066:	f003 0303 	and.w	r3, r3, #3
 800306a:	3301      	adds	r3, #1
 800306c:	005b      	lsls	r3, r3, #1
 800306e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003070:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003072:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003074:	fbb2 f3f3 	udiv	r3, r2, r3
 8003078:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800307a:	e002      	b.n	8003082 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800307c:	4b05      	ldr	r3, [pc, #20]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x204>)
 800307e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003080:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003084:	4618      	mov	r0, r3
 8003086:	3750      	adds	r7, #80	@ 0x50
 8003088:	46bd      	mov	sp, r7
 800308a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800308e:	bf00      	nop
 8003090:	40023800 	.word	0x40023800
 8003094:	00f42400 	.word	0x00f42400
 8003098:	007a1200 	.word	0x007a1200

0800309c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030a0:	4b03      	ldr	r3, [pc, #12]	@ (80030b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80030a2:	681b      	ldr	r3, [r3, #0]
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	200000dc 	.word	0x200000dc

080030b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030b8:	f7ff fff0 	bl	800309c <HAL_RCC_GetHCLKFreq>
 80030bc:	4602      	mov	r2, r0
 80030be:	4b05      	ldr	r3, [pc, #20]	@ (80030d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	0a9b      	lsrs	r3, r3, #10
 80030c4:	f003 0307 	and.w	r3, r3, #7
 80030c8:	4903      	ldr	r1, [pc, #12]	@ (80030d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030ca:	5ccb      	ldrb	r3, [r1, r3]
 80030cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40023800 	.word	0x40023800
 80030d8:	080040bc 	.word	0x080040bc

080030dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030e0:	f7ff ffdc 	bl	800309c <HAL_RCC_GetHCLKFreq>
 80030e4:	4602      	mov	r2, r0
 80030e6:	4b05      	ldr	r3, [pc, #20]	@ (80030fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	0b5b      	lsrs	r3, r3, #13
 80030ec:	f003 0307 	and.w	r3, r3, #7
 80030f0:	4903      	ldr	r1, [pc, #12]	@ (8003100 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030f2:	5ccb      	ldrb	r3, [r1, r3]
 80030f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40023800 	.word	0x40023800
 8003100:	080040bc 	.word	0x080040bc

08003104 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d101      	bne.n	8003116 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e07b      	b.n	800320e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800311a:	2b00      	cmp	r3, #0
 800311c:	d108      	bne.n	8003130 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003126:	d009      	beq.n	800313c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	61da      	str	r2, [r3, #28]
 800312e:	e005      	b.n	800313c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003148:	b2db      	uxtb	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d106      	bne.n	800315c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7fe fefe 	bl	8001f58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2202      	movs	r2, #2
 8003160:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003172:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003184:	431a      	orrs	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800318e:	431a      	orrs	r2, r3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	f003 0302 	and.w	r3, r3, #2
 8003198:	431a      	orrs	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	431a      	orrs	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	699b      	ldr	r3, [r3, #24]
 80031a8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80031ac:	431a      	orrs	r2, r3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031b6:	431a      	orrs	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a1b      	ldr	r3, [r3, #32]
 80031bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031c0:	ea42 0103 	orr.w	r1, r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	430a      	orrs	r2, r1
 80031d2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	0c1b      	lsrs	r3, r3, #16
 80031da:	f003 0104 	and.w	r1, r3, #4
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e2:	f003 0210 	and.w	r2, r3, #16
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	69da      	ldr	r2, [r3, #28]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031fc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b08a      	sub	sp, #40	@ 0x28
 800321a:	af00      	add	r7, sp, #0
 800321c:	60f8      	str	r0, [r7, #12]
 800321e:	60b9      	str	r1, [r7, #8]
 8003220:	607a      	str	r2, [r7, #4]
 8003222:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003224:	2301      	movs	r3, #1
 8003226:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003228:	f7fe fff8 	bl	800221c <HAL_GetTick>
 800322c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003234:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800323c:	887b      	ldrh	r3, [r7, #2]
 800323e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003240:	7ffb      	ldrb	r3, [r7, #31]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d00c      	beq.n	8003260 <HAL_SPI_TransmitReceive+0x4a>
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800324c:	d106      	bne.n	800325c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d102      	bne.n	800325c <HAL_SPI_TransmitReceive+0x46>
 8003256:	7ffb      	ldrb	r3, [r7, #31]
 8003258:	2b04      	cmp	r3, #4
 800325a:	d001      	beq.n	8003260 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800325c:	2302      	movs	r3, #2
 800325e:	e17f      	b.n	8003560 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d005      	beq.n	8003272 <HAL_SPI_TransmitReceive+0x5c>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d002      	beq.n	8003272 <HAL_SPI_TransmitReceive+0x5c>
 800326c:	887b      	ldrh	r3, [r7, #2]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003272:	2301      	movs	r3, #1
 8003274:	e174      	b.n	8003560 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800327c:	2b01      	cmp	r3, #1
 800327e:	d101      	bne.n	8003284 <HAL_SPI_TransmitReceive+0x6e>
 8003280:	2302      	movs	r3, #2
 8003282:	e16d      	b.n	8003560 <HAL_SPI_TransmitReceive+0x34a>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2201      	movs	r2, #1
 8003288:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003292:	b2db      	uxtb	r3, r3
 8003294:	2b04      	cmp	r3, #4
 8003296:	d003      	beq.n	80032a0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2205      	movs	r2, #5
 800329c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	2200      	movs	r2, #0
 80032a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	887a      	ldrh	r2, [r7, #2]
 80032b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	887a      	ldrh	r2, [r7, #2]
 80032b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	68ba      	ldr	r2, [r7, #8]
 80032bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	887a      	ldrh	r2, [r7, #2]
 80032c2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	887a      	ldrh	r2, [r7, #2]
 80032c8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2200      	movs	r2, #0
 80032ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2200      	movs	r2, #0
 80032d4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032e0:	2b40      	cmp	r3, #64	@ 0x40
 80032e2:	d007      	beq.n	80032f4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80032f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032fc:	d17e      	bne.n	80033fc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d002      	beq.n	800330c <HAL_SPI_TransmitReceive+0xf6>
 8003306:	8afb      	ldrh	r3, [r7, #22]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d16c      	bne.n	80033e6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003310:	881a      	ldrh	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331c:	1c9a      	adds	r2, r3, #2
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003326:	b29b      	uxth	r3, r3
 8003328:	3b01      	subs	r3, #1
 800332a:	b29a      	uxth	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003330:	e059      	b.n	80033e6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f003 0302 	and.w	r3, r3, #2
 800333c:	2b02      	cmp	r3, #2
 800333e:	d11b      	bne.n	8003378 <HAL_SPI_TransmitReceive+0x162>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003344:	b29b      	uxth	r3, r3
 8003346:	2b00      	cmp	r3, #0
 8003348:	d016      	beq.n	8003378 <HAL_SPI_TransmitReceive+0x162>
 800334a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334c:	2b01      	cmp	r3, #1
 800334e:	d113      	bne.n	8003378 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003354:	881a      	ldrh	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003360:	1c9a      	adds	r2, r3, #2
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800336a:	b29b      	uxth	r3, r3
 800336c:	3b01      	subs	r3, #1
 800336e:	b29a      	uxth	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003374:	2300      	movs	r3, #0
 8003376:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 0301 	and.w	r3, r3, #1
 8003382:	2b01      	cmp	r3, #1
 8003384:	d119      	bne.n	80033ba <HAL_SPI_TransmitReceive+0x1a4>
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800338a:	b29b      	uxth	r3, r3
 800338c:	2b00      	cmp	r3, #0
 800338e:	d014      	beq.n	80033ba <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68da      	ldr	r2, [r3, #12]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800339a:	b292      	uxth	r2, r2
 800339c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033a2:	1c9a      	adds	r2, r3, #2
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	3b01      	subs	r3, #1
 80033b0:	b29a      	uxth	r2, r3
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80033b6:	2301      	movs	r3, #1
 80033b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80033ba:	f7fe ff2f 	bl	800221c <HAL_GetTick>
 80033be:	4602      	mov	r2, r0
 80033c0:	6a3b      	ldr	r3, [r7, #32]
 80033c2:	1ad3      	subs	r3, r2, r3
 80033c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d80d      	bhi.n	80033e6 <HAL_SPI_TransmitReceive+0x1d0>
 80033ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033d0:	d009      	beq.n	80033e6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	2201      	movs	r2, #1
 80033d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e0bc      	b.n	8003560 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d1a0      	bne.n	8003332 <HAL_SPI_TransmitReceive+0x11c>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d19b      	bne.n	8003332 <HAL_SPI_TransmitReceive+0x11c>
 80033fa:	e082      	b.n	8003502 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <HAL_SPI_TransmitReceive+0x1f4>
 8003404:	8afb      	ldrh	r3, [r7, #22]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d171      	bne.n	80034ee <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	330c      	adds	r3, #12
 8003414:	7812      	ldrb	r2, [r2, #0]
 8003416:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341c:	1c5a      	adds	r2, r3, #1
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003426:	b29b      	uxth	r3, r3
 8003428:	3b01      	subs	r3, #1
 800342a:	b29a      	uxth	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003430:	e05d      	b.n	80034ee <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	2b02      	cmp	r3, #2
 800343e:	d11c      	bne.n	800347a <HAL_SPI_TransmitReceive+0x264>
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003444:	b29b      	uxth	r3, r3
 8003446:	2b00      	cmp	r3, #0
 8003448:	d017      	beq.n	800347a <HAL_SPI_TransmitReceive+0x264>
 800344a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800344c:	2b01      	cmp	r3, #1
 800344e:	d114      	bne.n	800347a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	330c      	adds	r3, #12
 800345a:	7812      	ldrb	r2, [r2, #0]
 800345c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003462:	1c5a      	adds	r2, r3, #1
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800346c:	b29b      	uxth	r3, r3
 800346e:	3b01      	subs	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003476:	2300      	movs	r3, #0
 8003478:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	2b01      	cmp	r3, #1
 8003486:	d119      	bne.n	80034bc <HAL_SPI_TransmitReceive+0x2a6>
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800348c:	b29b      	uxth	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d014      	beq.n	80034bc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	68da      	ldr	r2, [r3, #12]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800349c:	b2d2      	uxtb	r2, r2
 800349e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034a4:	1c5a      	adds	r2, r3, #1
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80034b8:	2301      	movs	r3, #1
 80034ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80034bc:	f7fe feae 	bl	800221c <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	6a3b      	ldr	r3, [r7, #32]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d803      	bhi.n	80034d4 <HAL_SPI_TransmitReceive+0x2be>
 80034cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034d2:	d102      	bne.n	80034da <HAL_SPI_TransmitReceive+0x2c4>
 80034d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d109      	bne.n	80034ee <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2201      	movs	r2, #1
 80034de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2200      	movs	r2, #0
 80034e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e038      	b.n	8003560 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d19c      	bne.n	8003432 <HAL_SPI_TransmitReceive+0x21c>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d197      	bne.n	8003432 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003502:	6a3a      	ldr	r2, [r7, #32]
 8003504:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f000 f8b6 	bl	8003678 <SPI_EndRxTxTransaction>
 800350c:	4603      	mov	r3, r0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d008      	beq.n	8003524 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2220      	movs	r2, #32
 8003516:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2200      	movs	r2, #0
 800351c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003520:	2301      	movs	r3, #1
 8003522:	e01d      	b.n	8003560 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d10a      	bne.n	8003542 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800352c:	2300      	movs	r3, #0
 800352e:	613b      	str	r3, [r7, #16]
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	613b      	str	r3, [r7, #16]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	613b      	str	r3, [r7, #16]
 8003540:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e000      	b.n	8003560 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800355e:	2300      	movs	r3, #0
  }
}
 8003560:	4618      	mov	r0, r3
 8003562:	3728      	adds	r7, #40	@ 0x28
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b088      	sub	sp, #32
 800356c:	af00      	add	r7, sp, #0
 800356e:	60f8      	str	r0, [r7, #12]
 8003570:	60b9      	str	r1, [r7, #8]
 8003572:	603b      	str	r3, [r7, #0]
 8003574:	4613      	mov	r3, r2
 8003576:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003578:	f7fe fe50 	bl	800221c <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003580:	1a9b      	subs	r3, r3, r2
 8003582:	683a      	ldr	r2, [r7, #0]
 8003584:	4413      	add	r3, r2
 8003586:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003588:	f7fe fe48 	bl	800221c <HAL_GetTick>
 800358c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800358e:	4b39      	ldr	r3, [pc, #228]	@ (8003674 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	015b      	lsls	r3, r3, #5
 8003594:	0d1b      	lsrs	r3, r3, #20
 8003596:	69fa      	ldr	r2, [r7, #28]
 8003598:	fb02 f303 	mul.w	r3, r2, r3
 800359c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800359e:	e055      	b.n	800364c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80035a6:	d051      	beq.n	800364c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80035a8:	f7fe fe38 	bl	800221c <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	69bb      	ldr	r3, [r7, #24]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	69fa      	ldr	r2, [r7, #28]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d902      	bls.n	80035be <SPI_WaitFlagStateUntilTimeout+0x56>
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d13d      	bne.n	800363a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80035cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035d6:	d111      	bne.n	80035fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	689b      	ldr	r3, [r3, #8]
 80035dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80035e0:	d004      	beq.n	80035ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80035ea:	d107      	bne.n	80035fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80035fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003600:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003604:	d10f      	bne.n	8003626 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003614:	601a      	str	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003624:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2201      	movs	r2, #1
 800362a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e018      	b.n	800366c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d102      	bne.n	8003646 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003640:	2300      	movs	r3, #0
 8003642:	61fb      	str	r3, [r7, #28]
 8003644:	e002      	b.n	800364c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	3b01      	subs	r3, #1
 800364a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	4013      	ands	r3, r2
 8003656:	68ba      	ldr	r2, [r7, #8]
 8003658:	429a      	cmp	r2, r3
 800365a:	bf0c      	ite	eq
 800365c:	2301      	moveq	r3, #1
 800365e:	2300      	movne	r3, #0
 8003660:	b2db      	uxtb	r3, r3
 8003662:	461a      	mov	r2, r3
 8003664:	79fb      	ldrb	r3, [r7, #7]
 8003666:	429a      	cmp	r2, r3
 8003668:	d19a      	bne.n	80035a0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800366a:	2300      	movs	r3, #0
}
 800366c:	4618      	mov	r0, r3
 800366e:	3720      	adds	r7, #32
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	200000dc 	.word	0x200000dc

08003678 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b088      	sub	sp, #32
 800367c:	af02      	add	r7, sp, #8
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	2201      	movs	r2, #1
 800368c:	2102      	movs	r1, #2
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f7ff ff6a 	bl	8003568 <SPI_WaitFlagStateUntilTimeout>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d007      	beq.n	80036aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800369e:	f043 0220 	orr.w	r2, r3, #32
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80036a6:	2303      	movs	r3, #3
 80036a8:	e032      	b.n	8003710 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80036aa:	4b1b      	ldr	r3, [pc, #108]	@ (8003718 <SPI_EndRxTxTransaction+0xa0>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a1b      	ldr	r2, [pc, #108]	@ (800371c <SPI_EndRxTxTransaction+0xa4>)
 80036b0:	fba2 2303 	umull	r2, r3, r2, r3
 80036b4:	0d5b      	lsrs	r3, r3, #21
 80036b6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80036ba:	fb02 f303 	mul.w	r3, r2, r3
 80036be:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80036c8:	d112      	bne.n	80036f0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	9300      	str	r3, [sp, #0]
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	2200      	movs	r2, #0
 80036d2:	2180      	movs	r1, #128	@ 0x80
 80036d4:	68f8      	ldr	r0, [r7, #12]
 80036d6:	f7ff ff47 	bl	8003568 <SPI_WaitFlagStateUntilTimeout>
 80036da:	4603      	mov	r3, r0
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d016      	beq.n	800370e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036e4:	f043 0220 	orr.w	r2, r3, #32
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e00f      	b.n	8003710 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d00a      	beq.n	800370c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	3b01      	subs	r3, #1
 80036fa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003706:	2b80      	cmp	r3, #128	@ 0x80
 8003708:	d0f2      	beq.n	80036f0 <SPI_EndRxTxTransaction+0x78>
 800370a:	e000      	b.n	800370e <SPI_EndRxTxTransaction+0x96>
        break;
 800370c:	bf00      	nop
  }

  return HAL_OK;
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	3718      	adds	r7, #24
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}
 8003718:	200000dc 	.word	0x200000dc
 800371c:	165e9f81 	.word	0x165e9f81

08003720 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b082      	sub	sp, #8
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d101      	bne.n	8003732 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	e042      	b.n	80037b8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003738:	b2db      	uxtb	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d106      	bne.n	800374c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7fe fc4e 	bl	8001fe8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2224      	movs	r2, #36	@ 0x24
 8003750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	68da      	ldr	r2, [r3, #12]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003762:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f000 f973 	bl	8003a50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003778:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	695a      	ldr	r2, [r3, #20]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003788:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68da      	ldr	r2, [r3, #12]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003798:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2200      	movs	r2, #0
 800379e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2220      	movs	r2, #32
 80037a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2220      	movs	r2, #32
 80037ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3708      	adds	r7, #8
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08a      	sub	sp, #40	@ 0x28
 80037c4:	af02      	add	r7, sp, #8
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	603b      	str	r3, [r7, #0]
 80037cc:	4613      	mov	r3, r2
 80037ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037da:	b2db      	uxtb	r3, r3
 80037dc:	2b20      	cmp	r3, #32
 80037de:	d175      	bne.n	80038cc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d002      	beq.n	80037ec <HAL_UART_Transmit+0x2c>
 80037e6:	88fb      	ldrh	r3, [r7, #6]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d101      	bne.n	80037f0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e06e      	b.n	80038ce <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2200      	movs	r2, #0
 80037f4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2221      	movs	r2, #33	@ 0x21
 80037fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037fe:	f7fe fd0d 	bl	800221c <HAL_GetTick>
 8003802:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	88fa      	ldrh	r2, [r7, #6]
 8003808:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	88fa      	ldrh	r2, [r7, #6]
 800380e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003818:	d108      	bne.n	800382c <HAL_UART_Transmit+0x6c>
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	691b      	ldr	r3, [r3, #16]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d104      	bne.n	800382c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003822:	2300      	movs	r3, #0
 8003824:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	61bb      	str	r3, [r7, #24]
 800382a:	e003      	b.n	8003834 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003830:	2300      	movs	r3, #0
 8003832:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003834:	e02e      	b.n	8003894 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	9300      	str	r3, [sp, #0]
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	2200      	movs	r2, #0
 800383e:	2180      	movs	r1, #128	@ 0x80
 8003840:	68f8      	ldr	r0, [r7, #12]
 8003842:	f000 f848 	bl	80038d6 <UART_WaitOnFlagUntilTimeout>
 8003846:	4603      	mov	r3, r0
 8003848:	2b00      	cmp	r3, #0
 800384a:	d005      	beq.n	8003858 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2220      	movs	r2, #32
 8003850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e03a      	b.n	80038ce <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d10b      	bne.n	8003876 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	881b      	ldrh	r3, [r3, #0]
 8003862:	461a      	mov	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800386c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	3302      	adds	r3, #2
 8003872:	61bb      	str	r3, [r7, #24]
 8003874:	e007      	b.n	8003886 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003876:	69fb      	ldr	r3, [r7, #28]
 8003878:	781a      	ldrb	r2, [r3, #0]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	3301      	adds	r3, #1
 8003884:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800388a:	b29b      	uxth	r3, r3
 800388c:	3b01      	subs	r3, #1
 800388e:	b29a      	uxth	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003898:	b29b      	uxth	r3, r3
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1cb      	bne.n	8003836 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	9300      	str	r3, [sp, #0]
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	2200      	movs	r2, #0
 80038a6:	2140      	movs	r1, #64	@ 0x40
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f000 f814 	bl	80038d6 <UART_WaitOnFlagUntilTimeout>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d005      	beq.n	80038c0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2220      	movs	r2, #32
 80038b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e006      	b.n	80038ce <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2220      	movs	r2, #32
 80038c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80038c8:	2300      	movs	r3, #0
 80038ca:	e000      	b.n	80038ce <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80038cc:	2302      	movs	r3, #2
  }
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3720      	adds	r7, #32
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	b086      	sub	sp, #24
 80038da:	af00      	add	r7, sp, #0
 80038dc:	60f8      	str	r0, [r7, #12]
 80038de:	60b9      	str	r1, [r7, #8]
 80038e0:	603b      	str	r3, [r7, #0]
 80038e2:	4613      	mov	r3, r2
 80038e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038e6:	e03b      	b.n	8003960 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038e8:	6a3b      	ldr	r3, [r7, #32]
 80038ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038ee:	d037      	beq.n	8003960 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038f0:	f7fe fc94 	bl	800221c <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	6a3a      	ldr	r2, [r7, #32]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d302      	bcc.n	8003906 <UART_WaitOnFlagUntilTimeout+0x30>
 8003900:	6a3b      	ldr	r3, [r7, #32]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d101      	bne.n	800390a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e03a      	b.n	8003980 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b00      	cmp	r3, #0
 8003916:	d023      	beq.n	8003960 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	2b80      	cmp	r3, #128	@ 0x80
 800391c:	d020      	beq.n	8003960 <UART_WaitOnFlagUntilTimeout+0x8a>
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2b40      	cmp	r3, #64	@ 0x40
 8003922:	d01d      	beq.n	8003960 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0308 	and.w	r3, r3, #8
 800392e:	2b08      	cmp	r3, #8
 8003930:	d116      	bne.n	8003960 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003932:	2300      	movs	r3, #0
 8003934:	617b      	str	r3, [r7, #20]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	617b      	str	r3, [r7, #20]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	617b      	str	r3, [r7, #20]
 8003946:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	f000 f81d 	bl	8003988 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2208      	movs	r2, #8
 8003952:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e00f      	b.n	8003980 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	4013      	ands	r3, r2
 800396a:	68ba      	ldr	r2, [r7, #8]
 800396c:	429a      	cmp	r2, r3
 800396e:	bf0c      	ite	eq
 8003970:	2301      	moveq	r3, #1
 8003972:	2300      	movne	r3, #0
 8003974:	b2db      	uxtb	r3, r3
 8003976:	461a      	mov	r2, r3
 8003978:	79fb      	ldrb	r3, [r7, #7]
 800397a:	429a      	cmp	r2, r3
 800397c:	d0b4      	beq.n	80038e8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3718      	adds	r7, #24
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003988:	b480      	push	{r7}
 800398a:	b095      	sub	sp, #84	@ 0x54
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	330c      	adds	r3, #12
 8003996:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003998:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800399a:	e853 3f00 	ldrex	r3, [r3]
 800399e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80039a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	330c      	adds	r3, #12
 80039ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039b0:	643a      	str	r2, [r7, #64]	@ 0x40
 80039b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80039b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80039b8:	e841 2300 	strex	r3, r2, [r1]
 80039bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80039be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1e5      	bne.n	8003990 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	3314      	adds	r3, #20
 80039ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039cc:	6a3b      	ldr	r3, [r7, #32]
 80039ce:	e853 3f00 	ldrex	r3, [r3]
 80039d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	f023 0301 	bic.w	r3, r3, #1
 80039da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	3314      	adds	r3, #20
 80039e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039e4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80039e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80039ec:	e841 2300 	strex	r3, r2, [r1]
 80039f0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80039f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1e5      	bne.n	80039c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d119      	bne.n	8003a34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	330c      	adds	r3, #12
 8003a06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	e853 3f00 	ldrex	r3, [r3]
 8003a0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	f023 0310 	bic.w	r3, r3, #16
 8003a16:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	330c      	adds	r3, #12
 8003a1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a20:	61ba      	str	r2, [r7, #24]
 8003a22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a24:	6979      	ldr	r1, [r7, #20]
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	e841 2300 	strex	r3, r2, [r1]
 8003a2c:	613b      	str	r3, [r7, #16]
   return(result);
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d1e5      	bne.n	8003a00 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2220      	movs	r2, #32
 8003a38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003a42:	bf00      	nop
 8003a44:	3754      	adds	r7, #84	@ 0x54
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
	...

08003a50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a54:	b0c0      	sub	sp, #256	@ 0x100
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	691b      	ldr	r3, [r3, #16]
 8003a64:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a6c:	68d9      	ldr	r1, [r3, #12]
 8003a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	ea40 0301 	orr.w	r3, r0, r1
 8003a78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a7e:	689a      	ldr	r2, [r3, #8]
 8003a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	431a      	orrs	r2, r3
 8003a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	431a      	orrs	r2, r3
 8003a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003aa8:	f021 010c 	bic.w	r1, r1, #12
 8003aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003ab6:	430b      	orrs	r3, r1
 8003ab8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	695b      	ldr	r3, [r3, #20]
 8003ac2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aca:	6999      	ldr	r1, [r3, #24]
 8003acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	ea40 0301 	orr.w	r3, r0, r1
 8003ad6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	4b8f      	ldr	r3, [pc, #572]	@ (8003d1c <UART_SetConfig+0x2cc>)
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d005      	beq.n	8003af0 <UART_SetConfig+0xa0>
 8003ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	4b8d      	ldr	r3, [pc, #564]	@ (8003d20 <UART_SetConfig+0x2d0>)
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d104      	bne.n	8003afa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003af0:	f7ff faf4 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8003af4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003af8:	e003      	b.n	8003b02 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003afa:	f7ff fadb 	bl	80030b4 <HAL_RCC_GetPCLK1Freq>
 8003afe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b0c:	f040 810c 	bne.w	8003d28 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b14:	2200      	movs	r2, #0
 8003b16:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b1a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003b1e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003b22:	4622      	mov	r2, r4
 8003b24:	462b      	mov	r3, r5
 8003b26:	1891      	adds	r1, r2, r2
 8003b28:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b2a:	415b      	adcs	r3, r3
 8003b2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b2e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b32:	4621      	mov	r1, r4
 8003b34:	eb12 0801 	adds.w	r8, r2, r1
 8003b38:	4629      	mov	r1, r5
 8003b3a:	eb43 0901 	adc.w	r9, r3, r1
 8003b3e:	f04f 0200 	mov.w	r2, #0
 8003b42:	f04f 0300 	mov.w	r3, #0
 8003b46:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b4a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b4e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b52:	4690      	mov	r8, r2
 8003b54:	4699      	mov	r9, r3
 8003b56:	4623      	mov	r3, r4
 8003b58:	eb18 0303 	adds.w	r3, r8, r3
 8003b5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b60:	462b      	mov	r3, r5
 8003b62:	eb49 0303 	adc.w	r3, r9, r3
 8003b66:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003b76:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003b7a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003b7e:	460b      	mov	r3, r1
 8003b80:	18db      	adds	r3, r3, r3
 8003b82:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b84:	4613      	mov	r3, r2
 8003b86:	eb42 0303 	adc.w	r3, r2, r3
 8003b8a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b8c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003b90:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003b94:	f7fc fb2a 	bl	80001ec <__aeabi_uldivmod>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	4b61      	ldr	r3, [pc, #388]	@ (8003d24 <UART_SetConfig+0x2d4>)
 8003b9e:	fba3 2302 	umull	r2, r3, r3, r2
 8003ba2:	095b      	lsrs	r3, r3, #5
 8003ba4:	011c      	lsls	r4, r3, #4
 8003ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003baa:	2200      	movs	r2, #0
 8003bac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003bb0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003bb4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003bb8:	4642      	mov	r2, r8
 8003bba:	464b      	mov	r3, r9
 8003bbc:	1891      	adds	r1, r2, r2
 8003bbe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003bc0:	415b      	adcs	r3, r3
 8003bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bc4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003bc8:	4641      	mov	r1, r8
 8003bca:	eb12 0a01 	adds.w	sl, r2, r1
 8003bce:	4649      	mov	r1, r9
 8003bd0:	eb43 0b01 	adc.w	fp, r3, r1
 8003bd4:	f04f 0200 	mov.w	r2, #0
 8003bd8:	f04f 0300 	mov.w	r3, #0
 8003bdc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003be0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003be4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003be8:	4692      	mov	sl, r2
 8003bea:	469b      	mov	fp, r3
 8003bec:	4643      	mov	r3, r8
 8003bee:	eb1a 0303 	adds.w	r3, sl, r3
 8003bf2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003bf6:	464b      	mov	r3, r9
 8003bf8:	eb4b 0303 	adc.w	r3, fp, r3
 8003bfc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c0c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003c10:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c14:	460b      	mov	r3, r1
 8003c16:	18db      	adds	r3, r3, r3
 8003c18:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	eb42 0303 	adc.w	r3, r2, r3
 8003c20:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c22:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003c26:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003c2a:	f7fc fadf 	bl	80001ec <__aeabi_uldivmod>
 8003c2e:	4602      	mov	r2, r0
 8003c30:	460b      	mov	r3, r1
 8003c32:	4611      	mov	r1, r2
 8003c34:	4b3b      	ldr	r3, [pc, #236]	@ (8003d24 <UART_SetConfig+0x2d4>)
 8003c36:	fba3 2301 	umull	r2, r3, r3, r1
 8003c3a:	095b      	lsrs	r3, r3, #5
 8003c3c:	2264      	movs	r2, #100	@ 0x64
 8003c3e:	fb02 f303 	mul.w	r3, r2, r3
 8003c42:	1acb      	subs	r3, r1, r3
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003c4a:	4b36      	ldr	r3, [pc, #216]	@ (8003d24 <UART_SetConfig+0x2d4>)
 8003c4c:	fba3 2302 	umull	r2, r3, r3, r2
 8003c50:	095b      	lsrs	r3, r3, #5
 8003c52:	005b      	lsls	r3, r3, #1
 8003c54:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003c58:	441c      	add	r4, r3
 8003c5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c64:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003c68:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003c6c:	4642      	mov	r2, r8
 8003c6e:	464b      	mov	r3, r9
 8003c70:	1891      	adds	r1, r2, r2
 8003c72:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003c74:	415b      	adcs	r3, r3
 8003c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003c7c:	4641      	mov	r1, r8
 8003c7e:	1851      	adds	r1, r2, r1
 8003c80:	6339      	str	r1, [r7, #48]	@ 0x30
 8003c82:	4649      	mov	r1, r9
 8003c84:	414b      	adcs	r3, r1
 8003c86:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c88:	f04f 0200 	mov.w	r2, #0
 8003c8c:	f04f 0300 	mov.w	r3, #0
 8003c90:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003c94:	4659      	mov	r1, fp
 8003c96:	00cb      	lsls	r3, r1, #3
 8003c98:	4651      	mov	r1, sl
 8003c9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c9e:	4651      	mov	r1, sl
 8003ca0:	00ca      	lsls	r2, r1, #3
 8003ca2:	4610      	mov	r0, r2
 8003ca4:	4619      	mov	r1, r3
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	4642      	mov	r2, r8
 8003caa:	189b      	adds	r3, r3, r2
 8003cac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003cb0:	464b      	mov	r3, r9
 8003cb2:	460a      	mov	r2, r1
 8003cb4:	eb42 0303 	adc.w	r3, r2, r3
 8003cb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003cc8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003ccc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	18db      	adds	r3, r3, r3
 8003cd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cd6:	4613      	mov	r3, r2
 8003cd8:	eb42 0303 	adc.w	r3, r2, r3
 8003cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cde:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ce2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003ce6:	f7fc fa81 	bl	80001ec <__aeabi_uldivmod>
 8003cea:	4602      	mov	r2, r0
 8003cec:	460b      	mov	r3, r1
 8003cee:	4b0d      	ldr	r3, [pc, #52]	@ (8003d24 <UART_SetConfig+0x2d4>)
 8003cf0:	fba3 1302 	umull	r1, r3, r3, r2
 8003cf4:	095b      	lsrs	r3, r3, #5
 8003cf6:	2164      	movs	r1, #100	@ 0x64
 8003cf8:	fb01 f303 	mul.w	r3, r1, r3
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	00db      	lsls	r3, r3, #3
 8003d00:	3332      	adds	r3, #50	@ 0x32
 8003d02:	4a08      	ldr	r2, [pc, #32]	@ (8003d24 <UART_SetConfig+0x2d4>)
 8003d04:	fba2 2303 	umull	r2, r3, r2, r3
 8003d08:	095b      	lsrs	r3, r3, #5
 8003d0a:	f003 0207 	and.w	r2, r3, #7
 8003d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4422      	add	r2, r4
 8003d16:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d18:	e106      	b.n	8003f28 <UART_SetConfig+0x4d8>
 8003d1a:	bf00      	nop
 8003d1c:	40011000 	.word	0x40011000
 8003d20:	40011400 	.word	0x40011400
 8003d24:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d32:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003d36:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003d3a:	4642      	mov	r2, r8
 8003d3c:	464b      	mov	r3, r9
 8003d3e:	1891      	adds	r1, r2, r2
 8003d40:	6239      	str	r1, [r7, #32]
 8003d42:	415b      	adcs	r3, r3
 8003d44:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d4a:	4641      	mov	r1, r8
 8003d4c:	1854      	adds	r4, r2, r1
 8003d4e:	4649      	mov	r1, r9
 8003d50:	eb43 0501 	adc.w	r5, r3, r1
 8003d54:	f04f 0200 	mov.w	r2, #0
 8003d58:	f04f 0300 	mov.w	r3, #0
 8003d5c:	00eb      	lsls	r3, r5, #3
 8003d5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d62:	00e2      	lsls	r2, r4, #3
 8003d64:	4614      	mov	r4, r2
 8003d66:	461d      	mov	r5, r3
 8003d68:	4643      	mov	r3, r8
 8003d6a:	18e3      	adds	r3, r4, r3
 8003d6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d70:	464b      	mov	r3, r9
 8003d72:	eb45 0303 	adc.w	r3, r5, r3
 8003d76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003d7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d86:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d8a:	f04f 0200 	mov.w	r2, #0
 8003d8e:	f04f 0300 	mov.w	r3, #0
 8003d92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003d96:	4629      	mov	r1, r5
 8003d98:	008b      	lsls	r3, r1, #2
 8003d9a:	4621      	mov	r1, r4
 8003d9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003da0:	4621      	mov	r1, r4
 8003da2:	008a      	lsls	r2, r1, #2
 8003da4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003da8:	f7fc fa20 	bl	80001ec <__aeabi_uldivmod>
 8003dac:	4602      	mov	r2, r0
 8003dae:	460b      	mov	r3, r1
 8003db0:	4b60      	ldr	r3, [pc, #384]	@ (8003f34 <UART_SetConfig+0x4e4>)
 8003db2:	fba3 2302 	umull	r2, r3, r3, r2
 8003db6:	095b      	lsrs	r3, r3, #5
 8003db8:	011c      	lsls	r4, r3, #4
 8003dba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003dc4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003dc8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003dcc:	4642      	mov	r2, r8
 8003dce:	464b      	mov	r3, r9
 8003dd0:	1891      	adds	r1, r2, r2
 8003dd2:	61b9      	str	r1, [r7, #24]
 8003dd4:	415b      	adcs	r3, r3
 8003dd6:	61fb      	str	r3, [r7, #28]
 8003dd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ddc:	4641      	mov	r1, r8
 8003dde:	1851      	adds	r1, r2, r1
 8003de0:	6139      	str	r1, [r7, #16]
 8003de2:	4649      	mov	r1, r9
 8003de4:	414b      	adcs	r3, r1
 8003de6:	617b      	str	r3, [r7, #20]
 8003de8:	f04f 0200 	mov.w	r2, #0
 8003dec:	f04f 0300 	mov.w	r3, #0
 8003df0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003df4:	4659      	mov	r1, fp
 8003df6:	00cb      	lsls	r3, r1, #3
 8003df8:	4651      	mov	r1, sl
 8003dfa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003dfe:	4651      	mov	r1, sl
 8003e00:	00ca      	lsls	r2, r1, #3
 8003e02:	4610      	mov	r0, r2
 8003e04:	4619      	mov	r1, r3
 8003e06:	4603      	mov	r3, r0
 8003e08:	4642      	mov	r2, r8
 8003e0a:	189b      	adds	r3, r3, r2
 8003e0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e10:	464b      	mov	r3, r9
 8003e12:	460a      	mov	r2, r1
 8003e14:	eb42 0303 	adc.w	r3, r2, r3
 8003e18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e26:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003e28:	f04f 0200 	mov.w	r2, #0
 8003e2c:	f04f 0300 	mov.w	r3, #0
 8003e30:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003e34:	4649      	mov	r1, r9
 8003e36:	008b      	lsls	r3, r1, #2
 8003e38:	4641      	mov	r1, r8
 8003e3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e3e:	4641      	mov	r1, r8
 8003e40:	008a      	lsls	r2, r1, #2
 8003e42:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003e46:	f7fc f9d1 	bl	80001ec <__aeabi_uldivmod>
 8003e4a:	4602      	mov	r2, r0
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	4611      	mov	r1, r2
 8003e50:	4b38      	ldr	r3, [pc, #224]	@ (8003f34 <UART_SetConfig+0x4e4>)
 8003e52:	fba3 2301 	umull	r2, r3, r3, r1
 8003e56:	095b      	lsrs	r3, r3, #5
 8003e58:	2264      	movs	r2, #100	@ 0x64
 8003e5a:	fb02 f303 	mul.w	r3, r2, r3
 8003e5e:	1acb      	subs	r3, r1, r3
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	3332      	adds	r3, #50	@ 0x32
 8003e64:	4a33      	ldr	r2, [pc, #204]	@ (8003f34 <UART_SetConfig+0x4e4>)
 8003e66:	fba2 2303 	umull	r2, r3, r2, r3
 8003e6a:	095b      	lsrs	r3, r3, #5
 8003e6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e70:	441c      	add	r4, r3
 8003e72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e76:	2200      	movs	r2, #0
 8003e78:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e7a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003e7c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003e80:	4642      	mov	r2, r8
 8003e82:	464b      	mov	r3, r9
 8003e84:	1891      	adds	r1, r2, r2
 8003e86:	60b9      	str	r1, [r7, #8]
 8003e88:	415b      	adcs	r3, r3
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e90:	4641      	mov	r1, r8
 8003e92:	1851      	adds	r1, r2, r1
 8003e94:	6039      	str	r1, [r7, #0]
 8003e96:	4649      	mov	r1, r9
 8003e98:	414b      	adcs	r3, r1
 8003e9a:	607b      	str	r3, [r7, #4]
 8003e9c:	f04f 0200 	mov.w	r2, #0
 8003ea0:	f04f 0300 	mov.w	r3, #0
 8003ea4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ea8:	4659      	mov	r1, fp
 8003eaa:	00cb      	lsls	r3, r1, #3
 8003eac:	4651      	mov	r1, sl
 8003eae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003eb2:	4651      	mov	r1, sl
 8003eb4:	00ca      	lsls	r2, r1, #3
 8003eb6:	4610      	mov	r0, r2
 8003eb8:	4619      	mov	r1, r3
 8003eba:	4603      	mov	r3, r0
 8003ebc:	4642      	mov	r2, r8
 8003ebe:	189b      	adds	r3, r3, r2
 8003ec0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ec2:	464b      	mov	r3, r9
 8003ec4:	460a      	mov	r2, r1
 8003ec6:	eb42 0303 	adc.w	r3, r2, r3
 8003eca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ed6:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ed8:	f04f 0200 	mov.w	r2, #0
 8003edc:	f04f 0300 	mov.w	r3, #0
 8003ee0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003ee4:	4649      	mov	r1, r9
 8003ee6:	008b      	lsls	r3, r1, #2
 8003ee8:	4641      	mov	r1, r8
 8003eea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003eee:	4641      	mov	r1, r8
 8003ef0:	008a      	lsls	r2, r1, #2
 8003ef2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003ef6:	f7fc f979 	bl	80001ec <__aeabi_uldivmod>
 8003efa:	4602      	mov	r2, r0
 8003efc:	460b      	mov	r3, r1
 8003efe:	4b0d      	ldr	r3, [pc, #52]	@ (8003f34 <UART_SetConfig+0x4e4>)
 8003f00:	fba3 1302 	umull	r1, r3, r3, r2
 8003f04:	095b      	lsrs	r3, r3, #5
 8003f06:	2164      	movs	r1, #100	@ 0x64
 8003f08:	fb01 f303 	mul.w	r3, r1, r3
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	3332      	adds	r3, #50	@ 0x32
 8003f12:	4a08      	ldr	r2, [pc, #32]	@ (8003f34 <UART_SetConfig+0x4e4>)
 8003f14:	fba2 2303 	umull	r2, r3, r2, r3
 8003f18:	095b      	lsrs	r3, r3, #5
 8003f1a:	f003 020f 	and.w	r2, r3, #15
 8003f1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4422      	add	r2, r4
 8003f26:	609a      	str	r2, [r3, #8]
}
 8003f28:	bf00      	nop
 8003f2a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f34:	51eb851f 	.word	0x51eb851f

08003f38 <memset>:
 8003f38:	4402      	add	r2, r0
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d100      	bne.n	8003f42 <memset+0xa>
 8003f40:	4770      	bx	lr
 8003f42:	f803 1b01 	strb.w	r1, [r3], #1
 8003f46:	e7f9      	b.n	8003f3c <memset+0x4>

08003f48 <__libc_init_array>:
 8003f48:	b570      	push	{r4, r5, r6, lr}
 8003f4a:	4d0d      	ldr	r5, [pc, #52]	@ (8003f80 <__libc_init_array+0x38>)
 8003f4c:	4c0d      	ldr	r4, [pc, #52]	@ (8003f84 <__libc_init_array+0x3c>)
 8003f4e:	1b64      	subs	r4, r4, r5
 8003f50:	10a4      	asrs	r4, r4, #2
 8003f52:	2600      	movs	r6, #0
 8003f54:	42a6      	cmp	r6, r4
 8003f56:	d109      	bne.n	8003f6c <__libc_init_array+0x24>
 8003f58:	4d0b      	ldr	r5, [pc, #44]	@ (8003f88 <__libc_init_array+0x40>)
 8003f5a:	4c0c      	ldr	r4, [pc, #48]	@ (8003f8c <__libc_init_array+0x44>)
 8003f5c:	f000 f826 	bl	8003fac <_init>
 8003f60:	1b64      	subs	r4, r4, r5
 8003f62:	10a4      	asrs	r4, r4, #2
 8003f64:	2600      	movs	r6, #0
 8003f66:	42a6      	cmp	r6, r4
 8003f68:	d105      	bne.n	8003f76 <__libc_init_array+0x2e>
 8003f6a:	bd70      	pop	{r4, r5, r6, pc}
 8003f6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f70:	4798      	blx	r3
 8003f72:	3601      	adds	r6, #1
 8003f74:	e7ee      	b.n	8003f54 <__libc_init_array+0xc>
 8003f76:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f7a:	4798      	blx	r3
 8003f7c:	3601      	adds	r6, #1
 8003f7e:	e7f2      	b.n	8003f66 <__libc_init_array+0x1e>
 8003f80:	080040cc 	.word	0x080040cc
 8003f84:	080040cc 	.word	0x080040cc
 8003f88:	080040cc 	.word	0x080040cc
 8003f8c:	080040d0 	.word	0x080040d0

08003f90 <memcpy>:
 8003f90:	440a      	add	r2, r1
 8003f92:	4291      	cmp	r1, r2
 8003f94:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003f98:	d100      	bne.n	8003f9c <memcpy+0xc>
 8003f9a:	4770      	bx	lr
 8003f9c:	b510      	push	{r4, lr}
 8003f9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003fa2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003fa6:	4291      	cmp	r1, r2
 8003fa8:	d1f9      	bne.n	8003f9e <memcpy+0xe>
 8003faa:	bd10      	pop	{r4, pc}

08003fac <_init>:
 8003fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fae:	bf00      	nop
 8003fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fb2:	bc08      	pop	{r3}
 8003fb4:	469e      	mov	lr, r3
 8003fb6:	4770      	bx	lr

08003fb8 <_fini>:
 8003fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fba:	bf00      	nop
 8003fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fbe:	bc08      	pop	{r3}
 8003fc0:	469e      	mov	lr, r3
 8003fc2:	4770      	bx	lr
