/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [6:0] _02_;
  wire [3:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  reg [8:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_32z;
  wire [17:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_3z & celloutsig_1_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_3z[0] & celloutsig_0_16z);
  assign celloutsig_1_3z = !(celloutsig_1_1z[0] ? celloutsig_1_0z[0] : celloutsig_1_2z[2]);
  assign celloutsig_1_7z = !(in_data[140] ? celloutsig_1_1z[2] : celloutsig_1_6z);
  assign celloutsig_0_7z = !(in_data[17] ? _00_ : celloutsig_0_3z[2]);
  assign celloutsig_0_10z = !(celloutsig_0_3z[2] ? celloutsig_0_16z : celloutsig_0_16z);
  assign celloutsig_0_16z = ~in_data[47];
  assign celloutsig_0_13z = ~in_data[79];
  assign celloutsig_1_10z = celloutsig_1_8z | ~(celloutsig_1_6z);
  assign celloutsig_1_14z = celloutsig_1_0z[5] | ~(celloutsig_1_9z);
  assign celloutsig_0_26z = celloutsig_0_20z[4] | ~(celloutsig_0_9z);
  assign celloutsig_0_32z = { _01_[3:2], celloutsig_0_28z, celloutsig_0_22z } + celloutsig_0_12z[4:1];
  assign celloutsig_1_12z = { celloutsig_1_3z, celloutsig_1_2z } + { in_data[172:170], celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_18z = { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z } + { celloutsig_1_12z, celloutsig_1_14z };
  reg [3:0] _18_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _18_ <= 4'h0;
    else _18_ <= in_data[46:43];
  assign { _03_[3:2], _00_, _03_[0] } = _18_;
  reg [6:0] _19_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 7'h00;
    else _19_ <= { celloutsig_0_2z[7:4], celloutsig_0_3z };
  assign { _02_[6:5], _01_[3:2], _02_[2:0] } = _19_;
  assign celloutsig_0_3z = in_data[9:7] & in_data[64:62];
  assign celloutsig_0_24z = celloutsig_0_20z[3:1] & { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_1z = celloutsig_1_0z[5:3] / { 1'h1, celloutsig_1_0z[1:0] };
  assign celloutsig_1_6z = in_data[127:122] === { celloutsig_1_0z[6:2], celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_2z } === { in_data[136:135], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_11z = in_data[179:161] === { in_data[108], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_5z = { _03_[2], _00_, _03_[0], celloutsig_0_3z } === in_data[75:70];
  assign celloutsig_0_9z = { celloutsig_0_2z[6:1], celloutsig_0_3z } === { celloutsig_0_6z[10:3], celloutsig_0_16z };
  assign celloutsig_0_21z = { celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_11z } || { _03_[2], _00_, _03_[0] };
  assign celloutsig_0_28z = { in_data[29:28], celloutsig_0_3z } || { celloutsig_0_15z[4:2], celloutsig_0_16z, celloutsig_0_22z };
  assign celloutsig_0_2z = { celloutsig_0_1z[3:2], celloutsig_0_1z } % { 1'h1, celloutsig_0_1z[7:2], _03_[3:2], _00_, _03_[0] };
  assign celloutsig_0_20z = { celloutsig_0_15z[2], celloutsig_0_5z, celloutsig_0_15z } % { 1'h1, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_0_6z[12:0] = _03_[0] ? { _03_[3:2], _00_, 1'h1, celloutsig_0_1z } : { celloutsig_0_1z[6:1], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[152:118], celloutsig_1_1z, celloutsig_1_3z } != in_data[169:131];
  assign celloutsig_1_9z = { in_data[134:132], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z[7:5], celloutsig_1_0z[0] } != { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_0z = ~ in_data[123:116];
  assign celloutsig_0_15z = ~ { celloutsig_0_1z[8], _03_[3:2], _00_, _03_[0] };
  assign celloutsig_0_11z = celloutsig_0_3z[1] & celloutsig_0_10z;
  assign celloutsig_0_14z = celloutsig_0_3z[2] & celloutsig_0_13z;
  assign celloutsig_1_17z = { celloutsig_1_2z[1], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_9z } << { in_data[138:136], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_33z = { in_data[89:85], celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_21z } >> { celloutsig_0_6z[9:5], celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_24z, _02_[6:5], _01_[3:2], _02_[2:0] };
  assign celloutsig_0_18z = { celloutsig_0_3z[1:0], celloutsig_0_16z } >> _02_[2:0];
  assign celloutsig_1_2z = celloutsig_1_0z[7:4] >>> celloutsig_1_0z[6:3];
  assign celloutsig_0_12z = { celloutsig_0_2z[7:3], celloutsig_0_9z, celloutsig_0_16z } >>> { _03_[2], celloutsig_0_10z, celloutsig_0_9z, _03_[3:2], _00_, _03_[0] };
  assign celloutsig_0_22z = ~((celloutsig_0_11z & celloutsig_0_9z) | celloutsig_0_9z);
  assign celloutsig_0_25z = ~((_00_ & celloutsig_0_20z[1]) | celloutsig_0_11z);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_1z = 9'h000;
    else if (clkin_data[64]) celloutsig_0_1z = in_data[9:1];
  assign out_data[102:99] = { celloutsig_1_18z[3:1], celloutsig_1_10z } ^ celloutsig_1_17z[4:1];
  assign _01_[1:0] = { celloutsig_0_28z, celloutsig_0_22z };
  assign _02_[4:3] = _01_[3:2];
  assign _03_[1] = _00_;
  assign celloutsig_0_6z[14:13] = celloutsig_0_1z[8:7];
  assign { out_data[133:128], out_data[98:96], out_data[35:32], out_data[17:0] } = { celloutsig_1_18z, 3'h0, celloutsig_0_32z, celloutsig_0_33z };
endmodule
