Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep  3 11:39:51 2023
| Host         : DESKTOP-J9AK86M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mycpu_top_control_sets_placed.rpt
| Design       : mycpu_top
| Device       : xc7k70t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           11 |
| No           | No                    | Yes                    |             516 |          155 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1060 |          436 |
| Yes          | Yes                   | No                     |              32 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+--------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+---------------------------+--------------------+------------------+----------------+
|  clk_IBUF_BUFG | cpu_pre_read/E[0]         | cpu_regfile/resetn |                2 |              4 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_0[0]  | cpu_regfile/resetn |               11 |             32 |
|  clk_IBUF_BUFG | f_d/instr_d[31]_i_1_n_0   | cpu_regfile/resetn |                9 |             32 |
|  clk_IBUF_BUFG | resetn_IBUF               | cpu_regfile/resetn |               16 |             32 |
| ~clk_IBUF_BUFG |                           |                    |               11 |             32 |
| ~clk_IBUF_BUFG | m_w/E[0]                  | cpu_regfile/resetn |               28 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_18[0] | cpu_regfile/resetn |               15 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_10[0] | cpu_regfile/resetn |               10 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_12[0] | cpu_regfile/resetn |               10 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_15[0] | cpu_regfile/resetn |                8 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_16[0] | cpu_regfile/resetn |               18 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_19[0] | cpu_regfile/resetn |               13 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_2[0]  | cpu_regfile/resetn |               13 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_21[0] | cpu_regfile/resetn |               28 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_13[0] | cpu_regfile/resetn |               13 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_22[0] | cpu_regfile/resetn |               13 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_20[0] | cpu_regfile/resetn |               15 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_23[0] | cpu_regfile/resetn |               14 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_4[0]  | cpu_regfile/resetn |                9 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_11[0] | cpu_regfile/resetn |               11 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_14[0] | cpu_regfile/resetn |               28 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_1[0]  | cpu_regfile/resetn |               16 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_17[0] | cpu_regfile/resetn |                8 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_25[0] | cpu_regfile/resetn |               14 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_27[0] | cpu_regfile/resetn |                9 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_28[0] | cpu_regfile/resetn |                8 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_26[0] | cpu_regfile/resetn |                7 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_5[0]  | cpu_regfile/resetn |               11 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_3[0]  | cpu_regfile/resetn |               14 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_6[0]  | cpu_regfile/resetn |               10 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_30[0] | cpu_regfile/resetn |               23 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_7[0]  | cpu_regfile/resetn |               11 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_29[0] | cpu_regfile/resetn |                8 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_8[0]  | cpu_regfile/resetn |               11 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_9[0]  | cpu_regfile/resetn |               10 |             32 |
| ~clk_IBUF_BUFG | m_w/reg_write_w_reg_24[0] | cpu_regfile/resetn |                8 |             32 |
|  clk_IBUF_BUFG |                           | cpu_regfile/resetn |              155 |            516 |
+----------------+---------------------------+--------------------+------------------+----------------+


