
module rx_tb;
	reg clk, rx;
	wire dataReady;
	wire[7:0] data;

	initial begin
		clk = 1;
		rx = 1;
	end

	Receiver rxd(rx,clk,data,dataReady);
	
	always begin
		#100 clk = !clk;
		if($time >= 500)
			rx = 0;
		
	end
endmodule