#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Sep 12 08:39:40 2023
# Process ID: 21448
# Current directory: C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14984 C:\Users\gjk19\Desktop\Digital Circuit\Vivado Project\RISC CPU\RISC CPU.xpr
# Log file: C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/vivado.log
# Journal file: C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 849.176 ; gain = 127.434
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Risc_cpu_tb_behav -key {Behavioral:sim_1:Functional:Risc_cpu_tb} -tclbatch {Risc_cpu_tb.tcl} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}
WARNING: Simulation object /ALU_16bit_tb/infunc was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop1 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop2 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/incf was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inextended was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outresult was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outcf was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/A_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/B_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/I_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/General_register was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/Inst/clk was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Reset was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Count was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter1 was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter2 was not found in the design.
source Risc_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Risc_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 897.379 ; gain = 19.109
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_256x16b
Compiling module xil_defaultlib.Internal_rom
Compiling module xil_defaultlib.Double_edge_counter_2bit
Compiling module xil_defaultlib.Instruction_fetching
Compiling module xil_defaultlib.Double_edge_counter_1bit
Compiling module xil_defaultlib.Double_edge_counter_3bit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_decoder
Compiling module xil_defaultlib.Runtime_register
Compiling module xil_defaultlib.ALU_16bit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Risc_cpu
Compiling module xil_defaultlib.Risc_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Risc_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Risc_cpu_tb_behav -key {Behavioral:sim_1:Functional:Risc_cpu_tb} -tclbatch {Risc_cpu_tb.tcl} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}
WARNING: Simulation object /ALU_16bit_tb/infunc was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop1 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop2 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/incf was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inextended was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outresult was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outcf was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/A_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/B_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/I_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/General_register was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/Inst/clk was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Reset was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Count was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter1 was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter2 was not found in the design.
source Risc_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Risc_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 930.750 ; gain = 0.832
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2458] undeclared symbol Immediate_num_EN, assumed default net type wire [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3241] File C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v, Line Num 106, Node Immediate_num_EN is not annotated.
ERROR: [XSIM 43-3149] "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" Line 106. Implicit signal declaration not supported in this case. Please declare "Immediate_num_EN" explicitly before its usage. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_256x16b
Compiling module xil_defaultlib.Internal_rom
Compiling module xil_defaultlib.Double_edge_counter_2bit
Compiling module xil_defaultlib.Instruction_fetching
Compiling module xil_defaultlib.Double_edge_counter_1bit
Compiling module xil_defaultlib.Double_edge_counter_3bit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_decoder
Compiling module xil_defaultlib.Runtime_register
Compiling module xil_defaultlib.ALU_16bit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Risc_cpu
Compiling module xil_defaultlib.Risc_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Risc_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Risc_cpu_tb_behav -key {Behavioral:sim_1:Functional:Risc_cpu_tb} -tclbatch {Risc_cpu_tb.tcl} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}
WARNING: Simulation object /ALU_16bit_tb/infunc was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop1 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop2 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/incf was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inextended was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outresult was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outcf was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/A_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/B_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/I_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/General_register was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/Inst/clk was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Reset was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Count was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter1 was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter2 was not found in the design.
source Risc_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Risc_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_256x16b
Compiling module xil_defaultlib.Internal_rom
Compiling module xil_defaultlib.Double_edge_counter_2bit
Compiling module xil_defaultlib.Instruction_fetching
Compiling module xil_defaultlib.Double_edge_counter_1bit
Compiling module xil_defaultlib.Double_edge_counter_3bit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_decoder
Compiling module xil_defaultlib.Runtime_register
Compiling module xil_defaultlib.ALU_16bit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Risc_cpu
Compiling module xil_defaultlib.Risc_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Risc_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Risc_cpu_tb_behav -key {Behavioral:sim_1:Functional:Risc_cpu_tb} -tclbatch {Risc_cpu_tb.tcl} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}
WARNING: Simulation object /ALU_16bit_tb/infunc was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop1 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop2 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/incf was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inextended was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outresult was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outcf was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/A_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/B_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/I_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/General_register was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/Inst/clk was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Reset was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Count was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter1 was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter2 was not found in the design.
source Risc_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Risc_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Risc_cpu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.020 ; gain = 112.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Risc_cpu' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:23]
INFO: [Synth 8-638] synthesizing module 'Internal_rom' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256x16b' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/.Xil/Vivado-21448-DESKTOP-JB05U9D/realtime/rom_256x16b_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256x16b' (1#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/.Xil/Vivado-21448-DESKTOP-JB05U9D/realtime/rom_256x16b_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Internal_rom' (2#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v:23]
WARNING: [Synth 8-350] instance 'Internal_rom_Inst' of module 'Internal_rom' requires 5 connections, but only 4 given [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:48]
INFO: [Synth 8-638] synthesizing module 'Instruction_fetching' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v:22]
WARNING: [Synth 8-567] referenced signal 'Timer_count' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v:40]
WARNING: [Synth 8-567] referenced signal 'Reset' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v:40]
WARNING: [Synth 8-567] referenced signal 'Data_bus' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v:40]
INFO: [Synth 8-638] synthesizing module 'Double_edge_counter_2bit' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Double_edge_counter_2bit' (3#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Instruction_fetching' (4#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v:22]
WARNING: [Synth 8-350] instance 'Instruction_fetching_Inst' of module 'Instruction_fetching' requires 6 connections, but only 5 given [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:55]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:24]
WARNING: [Synth 8-567] referenced signal 'Timer_Count1' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:57]
WARNING: [Synth 8-567] referenced signal 'Reset1' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:57]
WARNING: [Synth 8-567] referenced signal 'Address_Bus_In' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:57]
WARNING: [Synth 8-567] referenced signal 'Timer_Count2' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:57]
WARNING: [Synth 8-567] referenced signal 'Reset2' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:57]
INFO: [Synth 8-638] synthesizing module 'Double_edge_counter_1bit' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Double_edge_counter_1bit' (5#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v:23]
INFO: [Synth 8-638] synthesizing module 'Double_edge_counter_3bit' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Double_edge_counter_3bit' (6#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (7#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:24]
WARNING: [Synth 8-350] instance 'Program_Counter_Inst' of module 'Program_Counter' requires 8 connections, but only 7 given [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:63]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder' (8#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v:23]
WARNING: [Synth 8-350] instance 'Instruction_decoder_Inst' of module 'Instruction_decoder' requires 13 connections, but only 12 given [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:73]
INFO: [Synth 8-638] synthesizing module 'Runtime_register' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v:23]
INFO: [Synth 8-256] done synthesizing module 'Runtime_register' (9#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v:23]
WARNING: [Synth 8-350] instance 'Runtime_register_Inst' of module 'Runtime_register' requires 13 connections, but only 12 given [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:88]
INFO: [Synth 8-638] synthesizing module 'ALU_16bit' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v:24]
INFO: [Synth 8-256] done synthesizing module 'ALU_16bit' (10#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v:24]
WARNING: [Synth 8-350] instance 'ALU_16bit_Inst' of module 'ALU_16bit' requires 8 connections, but only 7 given [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:103]
INFO: [Synth 8-638] synthesizing module 'Control_unit' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v:23]
WARNING: [Synth 8-567] referenced signal 'Timer_Count' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v:46]
WARNING: [Synth 8-567] referenced signal 'Reset' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v:46]
INFO: [Synth 8-256] done synthesizing module 'Control_unit' (11#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v:23]
WARNING: [Synth 8-350] instance 'Control_unit_Inst' of module 'Control_unit' requires 5 connections, but only 4 given [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:113]
INFO: [Synth 8-256] done synthesizing module 'Risc_cpu' (12#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:23]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[14]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[13]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[12]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[11]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[10]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[9]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.320 ; gain = 154.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Internal_rom_Inst:rst to constant 0 [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:48]
WARNING: [Synth 8-3295] tying undriven pin Instruction_fetching_Inst:rst to constant 0 [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:55]
WARNING: [Synth 8-3295] tying undriven pin Program_Counter_Inst:rst to constant 0 [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:63]
WARNING: [Synth 8-3295] tying undriven pin Instruction_decoder_Inst:rst to constant 0 [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:73]
WARNING: [Synth 8-3295] tying undriven pin Runtime_register_Inst:rst to constant 0 [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:88]
WARNING: [Synth 8-3295] tying undriven pin ALU_16bit_Inst:rst to constant 0 [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:103]
WARNING: [Synth 8-3295] tying undriven pin Control_unit_Inst:rst to constant 0 [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:113]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1101.320 ; gain = 154.930
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/rom_256x16b.dcp' for cell 'Internal_rom_Inst/rom_256x16b_Inst'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.637 ; gain = 527.246
33 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1473.637 ; gain = 531.449
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1480.492 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Risc_cpu' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:23]
INFO: [Synth 8-638] synthesizing module 'Internal_rom' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_256x16b' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/.Xil/Vivado-21448-DESKTOP-JB05U9D/realtime/rom_256x16b_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_256x16b' (1#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/.Xil/Vivado-21448-DESKTOP-JB05U9D/realtime/rom_256x16b_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Internal_rom' (2#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v:23]
INFO: [Synth 8-638] synthesizing module 'Instruction_fetching' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v:22]
WARNING: [Synth 8-567] referenced signal 'Timer_count' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v:40]
WARNING: [Synth 8-567] referenced signal 'Reset' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v:40]
WARNING: [Synth 8-567] referenced signal 'Data_bus' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v:40]
INFO: [Synth 8-638] synthesizing module 'Double_edge_counter_2bit' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Double_edge_counter_2bit' (3#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Instruction_fetching' (4#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v:22]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:24]
WARNING: [Synth 8-567] referenced signal 'Timer_Count1' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:57]
WARNING: [Synth 8-567] referenced signal 'Reset1' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:57]
WARNING: [Synth 8-567] referenced signal 'Address_Bus_In' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:57]
WARNING: [Synth 8-567] referenced signal 'Timer_Count2' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:57]
WARNING: [Synth 8-567] referenced signal 'Reset2' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:57]
INFO: [Synth 8-638] synthesizing module 'Double_edge_counter_1bit' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Double_edge_counter_1bit' (5#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v:23]
INFO: [Synth 8-638] synthesizing module 'Double_edge_counter_3bit' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Double_edge_counter_3bit' (6#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (7#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v:24]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder' (8#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'Runtime_register' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v:23]
INFO: [Synth 8-256] done synthesizing module 'Runtime_register' (9#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU_16bit' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v:24]
INFO: [Synth 8-256] done synthesizing module 'ALU_16bit' (10#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v:24]
INFO: [Synth 8-638] synthesizing module 'Control_unit' [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v:23]
WARNING: [Synth 8-567] referenced signal 'Timer_Count' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v:46]
WARNING: [Synth 8-567] referenced signal 'Reset' should be on the sensitivity list [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v:46]
INFO: [Synth 8-256] done synthesizing module 'Control_unit' (11#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v:23]
INFO: [Synth 8-256] done synthesizing module 'Risc_cpu' (12#1) [C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v:23]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[14]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[13]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[12]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[11]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[10]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[9]
WARNING: [Synth 8-3331] design Internal_rom has unconnected port Address_Bus[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1515.008 ; gain = 34.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1515.008 ; gain = 34.516
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/rom_256x16b.dcp' for cell 'Internal_rom_Inst/rom_256x16b_Inst'
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1515.008 ; gain = 34.516
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_256x16b
Compiling module xil_defaultlib.Internal_rom
Compiling module xil_defaultlib.Double_edge_counter_2bit
Compiling module xil_defaultlib.Instruction_fetching
Compiling module xil_defaultlib.Double_edge_counter_1bit
Compiling module xil_defaultlib.Double_edge_counter_3bit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_decoder
Compiling module xil_defaultlib.Runtime_register
Compiling module xil_defaultlib.ALU_16bit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Risc_cpu
Compiling module xil_defaultlib.Risc_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Risc_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Risc_cpu_tb_behav -key {Behavioral:sim_1:Functional:Risc_cpu_tb} -tclbatch {Risc_cpu_tb.tcl} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}
WARNING: Simulation object /ALU_16bit_tb/infunc was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop1 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop2 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/incf was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inextended was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outresult was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outcf was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/A_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/B_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/I_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/General_register was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/Inst/clk was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Reset was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Count was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter1 was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter2 was not found in the design.
source Risc_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Risc_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_256x16b
Compiling module xil_defaultlib.Internal_rom
Compiling module xil_defaultlib.Double_edge_counter_2bit
Compiling module xil_defaultlib.Instruction_fetching
Compiling module xil_defaultlib.Double_edge_counter_1bit
Compiling module xil_defaultlib.Double_edge_counter_3bit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_decoder
Compiling module xil_defaultlib.Runtime_register
Compiling module xil_defaultlib.ALU_16bit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Risc_cpu
Compiling module xil_defaultlib.Risc_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Risc_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Risc_cpu_tb_behav -key {Behavioral:sim_1:Functional:Risc_cpu_tb} -tclbatch {Risc_cpu_tb.tcl} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
WARNING: Simulation object /Risc_cpu_tb/Tb_Address_Bus was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Tb_Instruction was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}
WARNING: Simulation object /ALU_16bit_tb/infunc was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop1 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop2 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/incf was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inextended was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outresult was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outcf was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/A_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/B_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/I_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/General_register was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/Inst/clk was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Reset was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Count was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter1 was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter2 was not found in the design.
source Risc_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Risc_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_256x16b
Compiling module xil_defaultlib.Internal_rom
Compiling module xil_defaultlib.Double_edge_counter_2bit
Compiling module xil_defaultlib.Instruction_fetching
Compiling module xil_defaultlib.Double_edge_counter_1bit
Compiling module xil_defaultlib.Double_edge_counter_3bit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_decoder
Compiling module xil_defaultlib.Runtime_register
Compiling module xil_defaultlib.ALU_16bit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Risc_cpu
Compiling module xil_defaultlib.Risc_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Risc_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Risc_cpu_tb_behav -key {Behavioral:sim_1:Functional:Risc_cpu_tb} -tclbatch {Risc_cpu_tb.tcl} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
WARNING: Simulation object /Risc_cpu_tb/Tb_Address_Bus was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Tb_Instruction was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}
WARNING: Simulation object /ALU_16bit_tb/infunc was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop1 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop2 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/incf was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inextended was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outresult was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outcf was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/A_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/B_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/I_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/General_register was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/Inst/clk was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Reset was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Count was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter1 was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter2 was not found in the design.
source Risc_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Risc_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
save_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
save_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_256x16b
Compiling module xil_defaultlib.Internal_rom
Compiling module xil_defaultlib.Double_edge_counter_2bit
Compiling module xil_defaultlib.Instruction_fetching
Compiling module xil_defaultlib.Double_edge_counter_1bit
Compiling module xil_defaultlib.Double_edge_counter_3bit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_decoder
Compiling module xil_defaultlib.Runtime_register
Compiling module xil_defaultlib.ALU_16bit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Risc_cpu
Compiling module xil_defaultlib.Risc_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Risc_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Risc_cpu_tb_behav -key {Behavioral:sim_1:Functional:Risc_cpu_tb} -tclbatch {Risc_cpu_tb.tcl} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}
WARNING: Simulation object /ALU_16bit_tb/infunc was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop1 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop2 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/incf was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inextended was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outresult was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outcf was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/A_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/B_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/I_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/General_register was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/Inst/clk was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Reset was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Count was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter1 was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter2 was not found in the design.
source Risc_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Risc_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_256x16b
Compiling module xil_defaultlib.Internal_rom
Compiling module xil_defaultlib.Double_edge_counter_2bit
Compiling module xil_defaultlib.Instruction_fetching
Compiling module xil_defaultlib.Double_edge_counter_1bit
Compiling module xil_defaultlib.Double_edge_counter_3bit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_decoder
Compiling module xil_defaultlib.Runtime_register
Compiling module xil_defaultlib.ALU_16bit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Risc_cpu
Compiling module xil_defaultlib.Risc_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Risc_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Risc_cpu_tb_behav -key {Behavioral:sim_1:Functional:Risc_cpu_tb} -tclbatch {Risc_cpu_tb.tcl} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Reset was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Timer_Count was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/Reset was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/Count was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/clk_counter1 was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/clk_counter2 was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}
WARNING: Simulation object /ALU_16bit_tb/infunc was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop1 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop2 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/incf was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inextended was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outresult was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outcf was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/A_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/B_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/I_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/General_register was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/Inst/clk was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Reset was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Count was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter1 was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter2 was not found in the design.
source Risc_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Risc_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
create_wave_config
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
save_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_256x16b
Compiling module xil_defaultlib.Internal_rom
Compiling module xil_defaultlib.Double_edge_counter_2bit
Compiling module xil_defaultlib.Instruction_fetching
Compiling module xil_defaultlib.Double_edge_counter_1bit
Compiling module xil_defaultlib.Double_edge_counter_3bit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_decoder
Compiling module xil_defaultlib.Runtime_register
Compiling module xil_defaultlib.ALU_16bit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Risc_cpu
Compiling module xil_defaultlib.Risc_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Risc_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Risc_cpu_tb_behav -key {Behavioral:sim_1:Functional:Risc_cpu_tb} -tclbatch {Risc_cpu_tb.tcl} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Reset was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Timer_Count was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/Reset was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/Count was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/clk_counter1 was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/clk_counter2 was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}
WARNING: Simulation object /ALU_16bit_tb/infunc was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop1 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop2 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/incf was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inextended was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outresult was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outcf was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/A_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/B_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/I_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/General_register was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/Inst/clk was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Reset was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Count was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter1 was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter2 was not found in the design.
source Risc_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Risc_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav1.wcfg}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Risc_cpu_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/rom_256x16b.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim/Rom_Data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Risc_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_256x16b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/ALU_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_2bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Double_edge_counter_3bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Double_edge_counter_3bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Instruction_fetching.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetching
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Internal_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Internal_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Risc_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Risc_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Risc_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 267e0dac26bb47dab65e147e9dd68855 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Risc_cpu_tb_behav xil_defaultlib.Risc_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.rom_256x16b
Compiling module xil_defaultlib.Internal_rom
Compiling module xil_defaultlib.Double_edge_counter_2bit
Compiling module xil_defaultlib.Instruction_fetching
Compiling module xil_defaultlib.Double_edge_counter_1bit
Compiling module xil_defaultlib.Double_edge_counter_3bit
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_decoder
Compiling module xil_defaultlib.Runtime_register
Compiling module xil_defaultlib.ALU_16bit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Risc_cpu
Compiling module xil_defaultlib.Risc_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Risc_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Risc_cpu_tb_behav -key {Behavioral:sim_1:Functional:Risc_cpu_tb} -tclbatch {Risc_cpu_tb.tcl} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}} -view {{C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav1.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav.wcfg}
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Reset was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Timer_Count was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/Reset was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/Count was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/clk_counter1 was not found in the design.
WARNING: Simulation object /Risc_cpu_tb/Risc_cpu_Inst/Control_unit_Inst/Control_unit_Timer/clk_counter2 was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/ALU_16bit_tb_behav.wcfg}
WARNING: Simulation object /ALU_16bit_tb/infunc was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop1 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inop2 was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/incf was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/inextended was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outresult was not found in the design.
WARNING: Simulation object /ALU_16bit_tb/outcf was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Runtime_register_tb_behav.wcfg}
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/A_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/B_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/I_EN was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_a was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_out_b was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Address_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/Data_in was not found in the design.
WARNING: Simulation object /Runtime_register_tb/Runtime_register_test/General_register was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Counter_tb_behav.wcfg}
WARNING: Simulation object /Counter_tb/Inst/clk was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Reset was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/Count was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter1 was not found in the design.
WARNING: Simulation object /Counter_tb/Inst/clk_counter2 was not found in the design.
open_wave_config {C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/Risc_cpu_tb_behav1.wcfg}
source Risc_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module Risc_cpu_tb.Risc_cpu_Inst.Internal_rom_Inst.rom_256x16b_Inst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Risc_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1793.922 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 12 10:07:31 2023...
