--
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
-------------------------------------
entity HANDLE is--定义uart实体
    port
	 (
	   clkin:in std_logic;--clkin为50M
		FLAG_IN:in std_logic;--上一级传入的结束标志
		DATA_IN:IN STD_LOGIC_VECTOR(7 DOWNTO 0);--上一级传入的数据串
		flag_out,clkout:OUT std_logic;
		DATA_OUT:OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		SIGN:OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
	 );
end HANDLE;

architecture behave of HANDLE is
shared variable cnt:integer range 0 to 3:=0;
begin
	process(clkin)
	--variable cnt_bitch:integer range 0 to 60000:=0;
	begin
		if rising_edge(clkin) then
			case cnt is
				when 0 => 
							if (FLAG_IN = '0') then
								cnt:=0;
							elsif (FLAG_IN = '1') then
								cnt:=1;
							end if;

				when 1 =>
							if (FLAG_IN = '1') then
								cnt:=1;
								elsif (FLAG_IN = '0')then
								cnt:=2;
								end if;
				when 2 =>
							if (DATA_IN(7) = '0') then
								SIGN <= "1011"; -- 显示符号-
								--DATA_OUT(9 DOWNTO 6) <= DATA_IN(3 DOWNTO 0);
							elsif (DATA_IN(7) = '1') then
								SIGN <= "1111"; -- 不显示
								--DATA_OUT(5 DOWNTO 0) <= DATA_IN(5 DOWNTO 0);
							end if;
							flag_out<='1';
							cnt:=3;
				when 3 =>
							flag_out<='0';
							cnt:=0;

			end case;
		end if;
	end process;
	clkout<=not clkin;
end behave;