// Seed: 2955099001
module module_0 (
    module_0,
    id_2
);
  input wire id_2;
  assign module_1.id_6 = 0;
  inout wire id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output tri0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    input supply1 id_8,
    output tri1 id_9
);
  logic [1 : -1] id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wand id_7;
  inout tri1 id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  assign id_7 = (-1);
  assign id_6 = -1'b0 * id_3;
  module_0 modCall_1 (
      id_4,
      id_9
  );
  wire id_10;
  parameter id_11 = -1;
endmodule
