{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626792766436 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626792766454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 11:52:46 2021 " "Processing started: Tue Jul 20 11:52:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626792766454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792766454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipsProcessor -c mipsProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off mipsProcessor -c mipsProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792766454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626792767021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626792767021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Program_Counter.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Program_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file add_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_PC " "Found entity 1: Add_PC" {  } { { "Add_PC.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Add_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left2.v 1 1 " "Found 1 design units, including 1 entities, in source file left2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Left2 " "Found entity 1: Left2" {  } { { "Left2.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Left2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_26.v 1 1 " "Found 1 design units, including 1 entities, in source file left_26.v" { { "Info" "ISGN_ENTITY_NAME" "1 Left2_26 " "Found entity 1: Left2_26" {  } { { "Left_26.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Left_26.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "Registers.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780803 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1626792780805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sifn_ep.v 1 1 " "Found 1 design units, including 1 entities, in source file sifn_ep.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ep " "Found entity 1: sign_ep" {  } { { "Sifn_ep.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Sifn_ep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "AluControl.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/AluControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Add_32 " "Found entity 1: ALU_Add_32" {  } { { "Alu_add.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Alu_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Jump jump mipsProcessor.v(17) " "Verilog HDL Declaration information at mipsProcessor.v(17): object \"Jump\" differs only in case from object \"jump\" in the same scope" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1626792780816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file mipsprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 mipsProcessor " "Found entity 1: mipsProcessor" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockManager " "Found entity 1: ClockManager" {  } { { "Clock.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792780822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792780822 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mipsProcessor.v(38) " "Verilog HDL Instantiation warning at mipsProcessor.v(38): instance has no name" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1626792780824 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mipsProcessor.v(45) " "Verilog HDL Instantiation warning at mipsProcessor.v(45): instance has no name" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1626792780824 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "mipsProcessor.v(49) " "Verilog HDL Instantiation warning at mipsProcessor.v(49): instance has no name" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1626792780824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mipsProcessor " "Elaborating entity \"mipsProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626792780969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockManager ClockManager:clock " "Elaborating entity \"ClockManager\" for hierarchy \"ClockManager:clock\"" {  } { { "mipsProcessor.v" "clock" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792780973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:program_counter " "Elaborating entity \"PC\" for hierarchy \"PC:program_counter\"" {  } { { "mipsProcessor.v" "program_counter" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792780974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_PC Add_PC:NextAdress " "Elaborating entity \"Add_PC\" for hierarchy \"Add_PC:NextAdress\"" {  } { { "mipsProcessor.v" "NextAdress" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792780976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:Instruction_memory " "Elaborating entity \"ROM\" for hierarchy \"ROM:Instruction_memory\"" {  } { { "mipsProcessor.v" "Instruction_memory" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792780977 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 31 ROM.v(14) " "Verilog HDL warning at ROM.v(14): number of words (3) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "ROM.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/ROM.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1626792780978 "|mipsProcessor|ROM:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ROM.v(10) " "Net \"rom.data_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1626792780980 "|mipsProcessor|ROM:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ROM.v(10) " "Net \"rom.waddr_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1626792780980 "|mipsProcessor|ROM:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ROM.v(10) " "Net \"rom.we_a\" at ROM.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/ROM.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1626792780980 "|mipsProcessor|ROM:Instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:UC " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:UC\"" {  } { { "mipsProcessor.v" "UC" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792781004 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control.v(19) " "Verilog HDL assignment warning at Control.v(19): truncated value with size 3 to match size of target (2)" {  } { { "Control.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Control.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626792781004 "|mipsProcessor|Control_Unit:UC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control.v(29) " "Verilog HDL assignment warning at Control.v(29): truncated value with size 3 to match size of target (2)" {  } { { "Control.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Control.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626792781005 "|mipsProcessor|Control_Unit:UC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control.v(39) " "Verilog HDL assignment warning at Control.v(39): truncated value with size 3 to match size of target (2)" {  } { { "Control.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Control.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626792781005 "|mipsProcessor|Control_Unit:UC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control.v(49) " "Verilog HDL assignment warning at Control.v(49): truncated value with size 3 to match size of target (2)" {  } { { "Control.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Control.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626792781005 "|mipsProcessor|Control_Unit:UC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control.v(58) " "Verilog HDL assignment warning at Control.v(58): truncated value with size 3 to match size of target (2)" {  } { { "Control.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Control.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626792781005 "|mipsProcessor|Control_Unit:UC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control.v(67) " "Verilog HDL assignment warning at Control.v(67): truncated value with size 3 to match size of target (2)" {  } { { "Control.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Control.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626792781005 "|mipsProcessor|Control_Unit:UC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control.v(75) " "Verilog HDL assignment warning at Control.v(75): truncated value with size 3 to match size of target (2)" {  } { { "Control.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Control.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626792781005 "|mipsProcessor|Control_Unit:UC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control.v(83) " "Verilog HDL assignment warning at Control.v(83): truncated value with size 3 to match size of target (2)" {  } { { "Control.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Control.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626792781005 "|mipsProcessor|Control_Unit:UC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Control.v(91) " "Verilog HDL assignment warning at Control.v(91): truncated value with size 3 to match size of target (2)" {  } { { "Control.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Control.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1626792781005 "|mipsProcessor|Control_Unit:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:Rgst " "Elaborating entity \"MUX\" for hierarchy \"MUX:Rgst\"" {  } { { "mipsProcessor.v" "Rgst" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792781006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:comb_4 " "Elaborating entity \"Registers\" for hierarchy \"Registers:comb_4\"" {  } { { "mipsProcessor.v" "comb_4" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792781007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ep sign_ep:SignalExtend " "Elaborating entity \"sign_ep\" for hierarchy \"sign_ep:SignalExtend\"" {  } { { "mipsProcessor.v" "SignalExtend" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792781009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:Alu_in " "Elaborating entity \"MUX\" for hierarchy \"MUX:Alu_in\"" {  } { { "mipsProcessor.v" "Alu_in" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792781010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALUc " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALUc\"" {  } { { "mipsProcessor.v" "ALUc" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792781012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ULA " "Elaborating entity \"ALU\" for hierarchy \"ALU:ULA\"" {  } { { "mipsProcessor.v" "ULA" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792781013 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(15) " "Verilog HDL Case Statement warning at ALU.v(15): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/ALU.v" 15 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1626792781014 "|mipsProcessor|ALU:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:DataMemory " "Elaborating entity \"RAM\" for hierarchy \"RAM:DataMemory\"" {  } { { "mipsProcessor.v" "DataMemory" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792781015 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "RAM.v(10) " "Verilog HDL error at RAM.v(10): constant value overflow" {  } { { "RAM.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/RAM.v" 10 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1626792781017 "|mipsProcessor|RAM:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Left2 Left2:comb_5 " "Elaborating entity \"Left2\" for hierarchy \"Left2:comb_5\"" {  } { { "mipsProcessor.v" "comb_5" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792781021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Add_32 ALU_Add_32:FinalAdress " "Elaborating entity \"ALU_Add_32\" for hierarchy \"ALU_Add_32:FinalAdress\"" {  } { { "mipsProcessor.v" "FinalAdress" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792781023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Left2_26 Left2_26:comb_7 " "Elaborating entity \"Left2_26\" for hierarchy \"Left2_26:comb_7\"" {  } { { "mipsProcessor.v" "comb_7" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792781025 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Victor Pedrota/Documents/projeto/Mif2.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Victor Pedrota/Documents/projeto/Mif2.mif -- setting all initial values to 0" {  } {  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1626792781729 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Registers:comb_4\|register_rtl_0 " "Inferred RAM node \"Registers:comb_4\|register_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1626792781730 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Registers:comb_4\|register_rtl_1 " "Inferred RAM node \"Registers:comb_4\|register_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1626792781733 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RAM:DataMemory\|ram " "RAM logic \"RAM:DataMemory\|ram\" is uninferred due to inappropriate RAM size" {  } { { "RAM.v" "ram" { Text "C:/Users/Victor Pedrota/Documents/projeto/RAM.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1626792781734 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ROM:Instruction_memory\|rom " "RAM logic \"ROM:Instruction_memory\|rom\" is uninferred due to asynchronous read logic" {  } { { "ROM.v" "rom" { Text "C:/Users/Victor Pedrota/Documents/projeto/ROM.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1626792781734 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1626792781734 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Victor Pedrota/Documents/projeto/db/mipsProcessor.ram0_ROM_16bd8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Victor Pedrota/Documents/projeto/db/mipsProcessor.ram0_ROM_16bd8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1626792781736 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Registers:comb_4\|register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Registers:comb_4\|register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Mif2.mif " "Parameter INIT_FILE set to Mif2.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Registers:comb_4\|register_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"Registers:comb_4\|register_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Mif2.mif " "Parameter INIT_FILE set to Mif2.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626792781898 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1626792781898 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1626792781898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Registers:comb_4\|altsyncram:register_rtl_0 " "Elaborated megafunction instantiation \"Registers:comb_4\|altsyncram:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792782003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Registers:comb_4\|altsyncram:register_rtl_0 " "Instantiated megafunction \"Registers:comb_4\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Mif2.mif " "Parameter \"INIT_FILE\" = \"Mif2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782004 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626792782004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_26e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_26e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_26e1 " "Found entity 1: altsyncram_26e1" {  } { { "db/altsyncram_26e1.tdf" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/db/altsyncram_26e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626792782080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792782080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Registers:comb_4\|altsyncram:register_rtl_1 " "Elaborated megafunction instantiation \"Registers:comb_4\|altsyncram:register_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792782116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Registers:comb_4\|altsyncram:register_rtl_1 " "Instantiated megafunction \"Registers:comb_4\|altsyncram:register_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Mif2.mif " "Parameter \"INIT_FILE\" = \"Mif2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626792782117 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626792782117 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1626792782441 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Address_in_PC\[0\] GND " "Pin \"Address_in_PC\[0\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Address_in_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_in_PC\[1\] GND " "Pin \"Address_in_PC\[1\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Address_in_PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out_PC\[0\] GND " "Pin \"Address_out_PC\[0\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Address_out_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_out_PC\[1\] GND " "Pin \"Address_out_PC\[1\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Address_out_PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_Add_PC\[0\] GND " "Pin \"Address_Add_PC\[0\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Address_Add_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Address_Add_PC\[1\] GND " "Pin \"Address_Add_PC\[1\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Address_Add_PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[3\] GND " "Pin \"instruction\[3\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[4\] GND " "Pin \"instruction\[4\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[6\] GND " "Pin \"instruction\[6\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[7\] GND " "Pin \"instruction\[7\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[8\] GND " "Pin \"instruction\[8\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[9\] GND " "Pin \"instruction\[9\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[10\] GND " "Pin \"instruction\[10\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[13\] GND " "Pin \"instruction\[13\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[14\] GND " "Pin \"instruction\[14\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[15\] GND " "Pin \"instruction\[15\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[16\] GND " "Pin \"instruction\[16\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[17\] GND " "Pin \"instruction\[17\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[18\] GND " "Pin \"instruction\[18\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[20\] GND " "Pin \"instruction\[20\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[22\] GND " "Pin \"instruction\[22\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[23\] GND " "Pin \"instruction\[23\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[25\] GND " "Pin \"instruction\[25\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[26\] GND " "Pin \"instruction\[26\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[27\] GND " "Pin \"instruction\[27\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[28\] GND " "Pin \"instruction\[28\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[30\] GND " "Pin \"instruction\[30\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction\[31\] GND " "Pin \"instruction\[31\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[0\] GND " "Pin \"Read_Data_Mem\[0\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[1\] GND " "Pin \"Read_Data_Mem\[1\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[2\] GND " "Pin \"Read_Data_Mem\[2\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[3\] GND " "Pin \"Read_Data_Mem\[3\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[4\] GND " "Pin \"Read_Data_Mem\[4\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[5\] GND " "Pin \"Read_Data_Mem\[5\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[6\] GND " "Pin \"Read_Data_Mem\[6\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[7\] GND " "Pin \"Read_Data_Mem\[7\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[8\] GND " "Pin \"Read_Data_Mem\[8\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[9\] GND " "Pin \"Read_Data_Mem\[9\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[10\] GND " "Pin \"Read_Data_Mem\[10\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[11\] GND " "Pin \"Read_Data_Mem\[11\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[12\] GND " "Pin \"Read_Data_Mem\[12\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[13\] GND " "Pin \"Read_Data_Mem\[13\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[14\] GND " "Pin \"Read_Data_Mem\[14\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[15\] GND " "Pin \"Read_Data_Mem\[15\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[16\] GND " "Pin \"Read_Data_Mem\[16\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[17\] GND " "Pin \"Read_Data_Mem\[17\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[18\] GND " "Pin \"Read_Data_Mem\[18\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[19\] GND " "Pin \"Read_Data_Mem\[19\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[20\] GND " "Pin \"Read_Data_Mem\[20\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[21\] GND " "Pin \"Read_Data_Mem\[21\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[22\] GND " "Pin \"Read_Data_Mem\[22\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[23\] GND " "Pin \"Read_Data_Mem\[23\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[24\] GND " "Pin \"Read_Data_Mem\[24\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[25\] GND " "Pin \"Read_Data_Mem\[25\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[26\] GND " "Pin \"Read_Data_Mem\[26\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[27\] GND " "Pin \"Read_Data_Mem\[27\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[28\] GND " "Pin \"Read_Data_Mem\[28\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[29\] GND " "Pin \"Read_Data_Mem\[29\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[30\] GND " "Pin \"Read_Data_Mem\[30\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Read_Data_Mem\[31\] GND " "Pin \"Read_Data_Mem\[31\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|Read_Data_Mem[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[0\] GND " "Pin \"instruction_Left\[0\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[1\] GND " "Pin \"instruction_Left\[1\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[5\] GND " "Pin \"instruction_Left\[5\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[6\] GND " "Pin \"instruction_Left\[6\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[8\] GND " "Pin \"instruction_Left\[8\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[9\] GND " "Pin \"instruction_Left\[9\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[10\] GND " "Pin \"instruction_Left\[10\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[11\] GND " "Pin \"instruction_Left\[11\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[12\] GND " "Pin \"instruction_Left\[12\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[15\] GND " "Pin \"instruction_Left\[15\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[16\] GND " "Pin \"instruction_Left\[16\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[17\] GND " "Pin \"instruction_Left\[17\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[18\] GND " "Pin \"instruction_Left\[18\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[19\] GND " "Pin \"instruction_Left\[19\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[20\] GND " "Pin \"instruction_Left\[20\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[22\] GND " "Pin \"instruction_Left\[22\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[24\] GND " "Pin \"instruction_Left\[24\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[25\] GND " "Pin \"instruction_Left\[25\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruction_Left\[27\] GND " "Pin \"instruction_Left\[27\]\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|instruction_Left[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RegWrite VCC " "Pin \"RegWrite\" is stuck at VCC" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|RegWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemWrite GND " "Pin \"MemWrite\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|MemWrite"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemRead GND " "Pin \"MemRead\" is stuck at GND" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1626792782637 "|mipsProcessor|MemRead"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1626792782637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626792782746 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1626792783293 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Registers:comb_4\|altsyncram:register_rtl_1\|altsyncram_26e1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"Registers:comb_4\|altsyncram:register_rtl_1\|altsyncram_26e1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_26e1.tdf" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/db/altsyncram_26e1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 38 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792783302 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Registers:comb_4\|altsyncram:register_rtl_0\|altsyncram_26e1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"Registers:comb_4\|altsyncram:register_rtl_0\|altsyncram_26e1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_26e1.tdf" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/db/altsyncram_26e1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 38 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792783303 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Victor Pedrota/Documents/projeto/output_files/mipsProcessor.map.smsg " "Generated suppressed messages file C:/Users/Victor Pedrota/Documents/projeto/output_files/mipsProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792783368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626792783578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626792783578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "772 " "Implemented 772 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626792783706 ""} { "Info" "ICUT_CUT_TM_OPINS" "293 " "Implemented 293 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626792783706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "413 " "Implemented 413 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626792783706 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1626792783706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626792783706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626792783747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 11:53:03 2021 " "Processing ended: Tue Jul 20 11:53:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626792783747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626792783747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626792783747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626792783747 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1626792785368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626792785380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 11:53:04 2021 " "Processing started: Tue Jul 20 11:53:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626792785380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1626792785380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mipsProcessor -c mipsProcessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mipsProcessor -c mipsProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1626792785380 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1626792785581 ""}
{ "Info" "0" "" "Project  = mipsProcessor" {  } {  } 0 0 "Project  = mipsProcessor" 0 0 "Fitter" 0 0 1626792785582 ""}
{ "Info" "0" "" "Revision = mipsProcessor" {  } {  } 0 0 "Revision = mipsProcessor" 0 0 "Fitter" 0 0 1626792785582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1626792785683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1626792785686 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mipsProcessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"mipsProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1626792785705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626792785781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626792785781 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1626792786183 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1626792786191 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626792786388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626792786388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626792786388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626792786388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626792786388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626792786388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626792786388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626792786388 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626792786388 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1626792786388 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Pedrota/Documents/projeto/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626792786394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Pedrota/Documents/projeto/" { { 0 { 0 ""} 0 2118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626792786394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Pedrota/Documents/projeto/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626792786394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Pedrota/Documents/projeto/" { { 0 { 0 ""} 0 2122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626792786394 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Pedrota/Documents/projeto/" { { 0 { 0 ""} 0 2124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626792786394 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1626792786394 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1626792786398 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1626792786602 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "295 295 " "No exact pin location assignment(s) for 295 pins of 295 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1626792787668 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mipsProcessor.sdc " "Synopsys Design Constraints File file not found: 'mipsProcessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1626792788308 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1626792788308 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1626792788317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1626792788318 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1626792788320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClockManager:clock\|clk_output  " "Automatically promoted node ClockManager:clock\|clk_output " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626792788409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClockManager:clock\|clk_output~0 " "Destination node ClockManager:clock\|clk_output~0" {  } { { "Clock.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Clock.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Pedrota/Documents/projeto/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626792788409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_output~output " "Destination node clock_output~output" {  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Pedrota/Documents/projeto/" { { 0 { 0 ""} 0 1820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626792788409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1626792788409 ""}  } { { "Clock.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Clock.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Pedrota/Documents/projeto/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626792788409 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1626792788409 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ClockManager:clock\|clk_output~0 " "Destination node ClockManager:clock\|clk_output~0" {  } { { "Clock.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/Clock.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Pedrota/Documents/projeto/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1626792788409 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1626792788409 ""}  } { { "mipsProcessor.v" "" { Text "C:/Users/Victor Pedrota/Documents/projeto/mipsProcessor.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Victor Pedrota/Documents/projeto/" { { 0 { 0 ""} 0 2113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1626792788409 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1626792788936 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1626792788938 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1626792788938 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626792788941 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626792788944 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1626792788946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1626792788946 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1626792788947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1626792788993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1626792788995 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1626792788995 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "294 unused 2.5V 1 293 0 " "Number of I/O pins in group: 294 (unused VREF, 2.5V VCCIO, 1 input, 293 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1626792789004 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1626792789004 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1626792789004 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1626792789005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1626792789005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1626792789005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1626792789005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1626792789005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1626792789005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1626792789005 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1626792789005 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1626792789005 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1626792789005 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626792789606 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1626792789612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1626792793346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626792793653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1626792793706 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1626792818413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626792818414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1626792819126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y49 X22_Y60 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y49 to location X22_Y60" {  } { { "loc" "" { Generic "C:/Users/Victor Pedrota/Documents/projeto/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y49 to location X22_Y60"} { { 12 { 0 ""} 11 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1626792823845 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1626792823845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1626792825868 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1626792825868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626792825870 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.65 " "Total time spent on timing analysis during the Fitter is 0.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1626792826089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626792826114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626792826718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626792826719 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626792827196 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626792828051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Victor Pedrota/Documents/projeto/output_files/mipsProcessor.fit.smsg " "Generated suppressed messages file C:/Users/Victor Pedrota/Documents/projeto/output_files/mipsProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1626792829103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5768 " "Peak virtual memory: 5768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626792829643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 11:53:49 2021 " "Processing ended: Tue Jul 20 11:53:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626792829643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626792829643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626792829643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1626792829643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1626792830980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626792830994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 11:53:50 2021 " "Processing started: Tue Jul 20 11:53:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626792830994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1626792830994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mipsProcessor -c mipsProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mipsProcessor -c mipsProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1626792830994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1626792831519 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1626792835058 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1626792835242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626792835916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 11:53:55 2021 " "Processing ended: Tue Jul 20 11:53:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626792835916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626792835916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626792835916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1626792835916 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1626792836627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1626792837885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626792837903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 20 11:53:57 2021 " "Processing started: Tue Jul 20 11:53:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626792837903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1626792837903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mipsProcessor -c mipsProcessor " "Command: quartus_sta mipsProcessor -c mipsProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1626792837903 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1626792838181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1626792838496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1626792838496 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792838584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792838584 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mipsProcessor.sdc " "Synopsys Design Constraints File file not found: 'mipsProcessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1626792839194 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792839194 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockManager:clock\|clk_output ClockManager:clock\|clk_output " "create_clock -period 1.000 -name ClockManager:clock\|clk_output ClockManager:clock\|clk_output" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1626792839196 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1626792839196 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626792839196 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1626792839199 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626792839200 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1626792839201 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1626792839224 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626792839313 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626792839313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.198 " "Worst-case setup slack is -9.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.198            -638.112 ClockManager:clock\|clk_output  " "   -9.198            -638.112 ClockManager:clock\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.473              -1.473 CLK  " "   -1.473              -1.473 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792839320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.440 " "Worst-case hold slack is 0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 ClockManager:clock\|clk_output  " "    0.440               0.000 ClockManager:clock\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 CLK  " "    1.405               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792839330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626792839344 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626792839362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 CLK  " "   -3.000              -4.285 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -157.508 ClockManager:clock\|clk_output  " "   -2.693            -157.508 ClockManager:clock\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792839367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792839367 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1626792839597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1626792839620 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1626792840399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626792840538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626792840563 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626792840563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.291 " "Worst-case setup slack is -8.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.291            -571.443 ClockManager:clock\|clk_output  " "   -8.291            -571.443 ClockManager:clock\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.299              -1.299 CLK  " "   -1.299              -1.299 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792840566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.399 " "Worst-case hold slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 ClockManager:clock\|clk_output  " "    0.399               0.000 ClockManager:clock\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.285               0.000 CLK  " "    1.285               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792840587 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626792840607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626792840630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 CLK  " "   -3.000              -4.285 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -157.244 ClockManager:clock\|clk_output  " "   -2.649            -157.244 ClockManager:clock\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792840644 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1626792840847 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626792840967 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626792840972 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626792840972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.869 " "Worst-case setup slack is -3.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.869            -243.694 ClockManager:clock\|clk_output  " "   -3.869            -243.694 ClockManager:clock\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.187 CLK  " "   -0.187              -0.187 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792840975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.195 " "Worst-case hold slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 ClockManager:clock\|clk_output  " "    0.195               0.000 ClockManager:clock\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 CLK  " "    0.348               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792840983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792840983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626792841009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626792841017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792841039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792841039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.144 CLK  " "   -3.000              -4.144 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792841039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -116.000 ClockManager:clock\|clk_output  " "   -1.000            -116.000 ClockManager:clock\|clk_output " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626792841039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626792841039 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1626792842637 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1626792842699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626792843224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 20 11:54:03 2021 " "Processing ended: Tue Jul 20 11:54:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626792843224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626792843224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626792843224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1626792843224 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 119 s " "Quartus Prime Full Compilation was successful. 0 errors, 119 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1626792844121 ""}
