{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1532388401859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1532388401860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 23 19:26:41 2018 " "Processing started: Mon Jul 23 19:26:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1532388401860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388401860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPSProcessor -c MIPSProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388401860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1532388402064 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "ProcessorClockEnabler.qsys " "Elaborating Platform Designer system entity \"ProcessorClockEnabler.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388413255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.23.19:26:58 Progress: Loading Quartus/ProcessorClockEnabler.qsys " "2018.07.23.19:26:58 Progress: Loading Quartus/ProcessorClockEnabler.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388418442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.23.19:26:58 Progress: Reading input file " "2018.07.23.19:26:58 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388418869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.23.19:26:58 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\] " "2018.07.23.19:26:58 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388418936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.23.19:26:59 Progress: Parameterizing module altclkctrl_0 " "2018.07.23.19:26:59 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388419138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.23.19:26:59 Progress: Building connections " "2018.07.23.19:26:59 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388419142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.23.19:26:59 Progress: Parameterizing connections " "2018.07.23.19:26:59 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388419143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.23.19:26:59 Progress: Validating " "2018.07.23.19:26:59 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388419175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.23.19:26:59 Progress: Done reading input file " "2018.07.23.19:26:59 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388419988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.23.19:27:00 : ProcessorClockEnabler.altclkctrl_0: Targeting device family: Cyclone IV E. " "2018.07.23.19:27:00 : ProcessorClockEnabler.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388420147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.07.23.19:27:00 : ProcessorClockEnabler.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2018.07.23.19:27:00 : ProcessorClockEnabler.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388420147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProcessorClockEnabler: Generating ProcessorClockEnabler \"ProcessorClockEnabler\" for QUARTUS_SYNTH " "ProcessorClockEnabler: Generating ProcessorClockEnabler \"ProcessorClockEnabler\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388420760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity ProcessorClockEnabler_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity ProcessorClockEnabler_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388420920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"ProcessorClockEnabler\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"ProcessorClockEnabler\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388420955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProcessorClockEnabler: Done \"ProcessorClockEnabler\" with 2 modules, 2 files " "ProcessorClockEnabler: Done \"ProcessorClockEnabler\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388420955 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "ProcessorClockEnabler.qsys " "Finished elaborating Platform Designer system entity \"ProcessorClockEnabler.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v 1 1 " "Found 1 design units, including 1 entities, in source file ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorClockEnabler " "Found entity 1: ProcessorClockEnabler" {  } { { "ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessorClockEnabler_altclkctrl_0_sub " "Found entity 1: ProcessorClockEnabler_altclkctrl_0_sub" {  } { { "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423372 ""} { "Info" "ISGN_ENTITY_NAME" "2 ProcessorClockEnabler_altclkctrl_0 " "Found entity 2: ProcessorClockEnabler_altclkctrl_0" {  } { { "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RS232 " "Found entity 1: RS232" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../HDL/RegisterFile.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RegisterFile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../HDL/PC.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryModesPackage (SystemVerilog) " "Found design unit 1: MemoryModesPackage (SystemVerilog)" {  } { { "../HDL/Memory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423375 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../HDL/Memory.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv 3 1 " "Found 3 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPSInstructionPackage (SystemVerilog) " "Found design unit 1: MIPSInstructionPackage (SystemVerilog)" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423376 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ControlLinePackage (SystemVerilog) " "Found design unit 2: ControlLinePackage (SystemVerilog)" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../HDL/Control.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Control.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BranchModesPackage (SystemVerilog) " "Found design unit 1: BranchModesPackage (SystemVerilog)" {  } { { "../HDL/Branch.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423377 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch " "Found entity 1: Branch" {  } { { "../HDL/Branch.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Branch.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUFunctCodesPackage (SystemVerilog) " "Found design unit 1: ALUFunctCodesPackage (SystemVerilog)" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423379 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv 2 1 " "Found 2 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessorPackage (SystemVerilog) " "Found design unit 1: ProcessorPackage (SystemVerilog)" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423381 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM32Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM32Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM32Bit " "Found entity 1: RAM32Bit" {  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SerialCommandProcessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file SerialCommandProcessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SerialCommandProcessor " "Found entity 1: SerialCommandProcessor" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423383 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v " "File \"/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v\" is a duplicate of already analyzed file \"/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1532388423383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/ProcessorClockEnabler.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423383 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v /home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v " "File \"/home/imaustyn/Desktop/FPGAComputer/Quartus/db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v\" is a duplicate of already analyzed file \"/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1532388423411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/ProcessorClockEnabler/submodules/ProcessorClockEnabler_altclkctrl_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1532388423469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorClockEnabler ProcessorClockEnabler:pce " "Elaborating entity \"ProcessorClockEnabler\" for hierarchy \"ProcessorClockEnabler:pce\"" {  } { { "../HDL/Main.sv" "pce" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorClockEnabler_altclkctrl_0 ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"ProcessorClockEnabler_altclkctrl_0\" for hierarchy \"ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0\"" {  } { { "ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" "altclkctrl_0" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/ProcessorClockEnabler.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessorClockEnabler_altclkctrl_0_sub ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0\|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component " "Elaborating entity \"ProcessorClockEnabler_altclkctrl_0_sub\" for hierarchy \"ProcessorClockEnabler:pce\|ProcessorClockEnabler_altclkctrl_0:altclkctrl_0\|ProcessorClockEnabler_altclkctrl_0_sub:ProcessorClockEnabler_altclkctrl_0_sub_component\"" {  } { { "ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" "ProcessorClockEnabler_altclkctrl_0_sub_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/ProcessorClockEnabler/synthesis/submodules/ProcessorClockEnabler_altclkctrl_0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232 RS232:rs " "Elaborating entity \"RS232\" for hierarchy \"RS232:rs\"" {  } { { "../HDL/Main.sv" "rs" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423474 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RS232.sv(120) " "Verilog HDL Case Statement information at RS232.sv(120): all case item expressions in this case statement are onehot" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 120 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1532388423476 "|Main|RS232:rs"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RS232.sv(225) " "Verilog HDL Case Statement information at RS232.sv(225): all case item expressions in this case statement are onehot" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 225 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1532388423476 "|Main|RS232:rs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:processor " "Elaborating entity \"Processor\" for hierarchy \"Processor:processor\"" {  } { { "../HDL/Main.sv" "processor" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_pcAddress_d0 Processor.sv(221) " "Verilog HDL or VHDL warning at Processor.sv(221): object \"pc_pcAddress_d0\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532388423480 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instructionData_d0 Processor.sv(224) " "Verilog HDL or VHDL warning at Processor.sv(224): object \"instructionData_d0\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532388423480 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_rsIn_d1 Processor.sv(248) " "Verilog HDL or VHDL warning at Processor.sv(248): object \"instruction_rsIn_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532388423480 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_rtIn_d1 Processor.sv(249) " "Verilog HDL or VHDL warning at Processor.sv(249): object \"instruction_rtIn_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532388423480 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_readMode_d1 Processor.sv(253) " "Verilog HDL or VHDL warning at Processor.sv(253): object \"control_readMode_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532388423480 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_writeMode_d1 Processor.sv(254) " "Verilog HDL or VHDL warning at Processor.sv(254): object \"control_writeMode_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532388423480 "|Main|Processor:processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "control_unsignedLoad_d1 Processor.sv(255) " "Verilog HDL or VHDL warning at Processor.sv(255): object \"control_unsignedLoad_d1\" assigned a value but never read" {  } { { "../HDL/Processor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532388423480 "|Main|Processor:processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:processor\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"Processor:processor\|PC:pc\"" {  } { { "../HDL/Processor.sv" "pc" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:processor\|RegisterFile:registerFile " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:processor\|RegisterFile:registerFile\"" {  } { { "../HDL/Processor.sv" "registerFile" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:processor\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Processor:processor\|ALU:alu\"" {  } { { "../HDL/Processor.sv" "alu" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry ALU.sv(62) " "Verilog HDL or VHDL warning at ALU.sv(62): object \"carry\" assigned a value but never read" {  } { { "../HDL/ALU.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/ALU.sv" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532388423486 "|Main|Processor:processor|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch Processor:processor\|Branch:branch " "Elaborating entity \"Branch\" for hierarchy \"Processor:processor\|Branch:branch\"" {  } { { "../HDL/Processor.sv" "branch" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Processor:processor\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"Processor:processor\|Memory:mem\"" {  } { { "../HDL/Processor.sv" "mem" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM32Bit Processor:processor\|Memory:mem\|RAM32Bit:ram " "Elaborating entity \"RAM32Bit\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\"" {  } { { "../HDL/Memory.sv" "ram" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Memory.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM32Bit.v" "altsyncram_component" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65535 " "Parameter \"numwords_a\" = \"65535\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65535 " "Parameter \"numwords_b\" = \"65535\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1532388423540 ""}  } { { "RAM32Bit.v" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/RAM32Bit.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1532388423540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oni2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oni2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oni2 " "Found entity 1: altsyncram_oni2" {  } { { "db/altsyncram_oni2.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_oni2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oni2 Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_oni2:auto_generated " "Elaborating entity \"altsyncram_oni2\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_oni2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/imaustyn/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_oni2:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_oni2:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_oni2.tdf" "decode2" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_oni2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_oob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_oob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oob " "Found entity 1: mux_oob" {  } { { "db/mux_oob.tdf" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/mux_oob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1532388423705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oob Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_oni2:auto_generated\|mux_oob:mux4 " "Elaborating entity \"mux_oob\" for hierarchy \"Processor:processor\|Memory:mem\|RAM32Bit:ram\|altsyncram:altsyncram_component\|altsyncram_oni2:auto_generated\|mux_oob:mux4\"" {  } { { "db/altsyncram_oni2.tdf" "mux4" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/db/altsyncram_oni2.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Processor:processor\|Control:control " "Elaborating entity \"Control\" for hierarchy \"Processor:processor\|Control:control\"" {  } { { "../HDL/Processor.sv" "control" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Processor.sv" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialCommandProcessor SerialCommandProcessor:serialCP " "Elaborating entity \"SerialCommandProcessor\" for hierarchy \"SerialCommandProcessor:serialCP\"" {  } { { "../HDL/Main.sv" "serialCP" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "commandLength SerialCommandProcessor.sv(103) " "Verilog HDL or VHDL warning at SerialCommandProcessor.sv(103): object \"commandLength\" assigned a value but never read" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1532388423716 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TX_word SerialCommandProcessor.sv(44) " "Verilog HDL Always Construct warning at SerialCommandProcessor.sv(44): inferring latch(es) for variable \"TX_word\", which holds its previous value in one or more paths through the always construct" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532388423718 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TX_word_ready SerialCommandProcessor.sv(44) " "Verilog HDL Always Construct warning at SerialCommandProcessor.sv(44): inferring latch(es) for variable \"TX_word_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1532388423718 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SerialCommandProcessor.sv(199) " "Verilog HDL Case Statement information at SerialCommandProcessor.sv(199): all case item expressions in this case statement are onehot" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 199 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1532388423721 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INFO_STRING.data_a 0 SerialCommandProcessor.sv(31) " "Net \"INFO_STRING.data_a\" at SerialCommandProcessor.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1532388423724 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INFO_STRING.waddr_a 0 SerialCommandProcessor.sv(31) " "Net \"INFO_STRING.waddr_a\" at SerialCommandProcessor.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1532388423724 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "INFO_STRING.we_a 0 SerialCommandProcessor.sv(31) " "Net \"INFO_STRING.we_a\" at SerialCommandProcessor.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1532388423724 "|Main|SerialCommandProcessor:serialCP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "start_TX SerialCommandProcessor.sv(10) " "Output port \"start_TX\" at SerialCommandProcessor.sv(10) has no driver" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1532388423724 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word_ready SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word_ready\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423730 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[0\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[0\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423730 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[1\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[1\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423730 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[2\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[2\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423730 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[3\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[3\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423730 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[4\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[4\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423730 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[5\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[5\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423730 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[6\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[6\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423730 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[7\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[7\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423730 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[8\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[8\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423730 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[9\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[9\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423730 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[10\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[10\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[11\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[11\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[12\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[12\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[13\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[13\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[14\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[14\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[15\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[15\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[16\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[16\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[17\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[17\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[18\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[18\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[19\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[19\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[20\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[20\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[21\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[21\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[22\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[22\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[23\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[23\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[24\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[24\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[25\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[25\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423731 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[26\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[26\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423732 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[27\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[27\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423732 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[28\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[28\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423732 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[29\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[29\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423732 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[30\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[30\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423732 "|Main|SerialCommandProcessor:serialCP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TX_word\[31\] SerialCommandProcessor.sv(44) " "Inferred latch for \"TX_word\[31\]\" at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423732 "|Main|SerialCommandProcessor:serialCP"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[31\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[31\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "SerialCommandProcessor.sv(44) " "Constant driver at SerialCommandProcessor.sv(44)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 44 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[30\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[30\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[29\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[29\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[28\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[28\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[27\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[27\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[26\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[26\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[25\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[25\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[24\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[24\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[23\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[23\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[22\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[22\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[21\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[21\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[20\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[20\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[19\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[19\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[18\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[18\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[17\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[17\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[16\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[16\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[15\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[15\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "TX_word\[14\] SerialCommandProcessor.sv(136) " "Can't resolve multiple constant drivers for net \"TX_word\[14\]\" at SerialCommandProcessor.sv(136)" {  } { { "SerialCommandProcessor.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/Quartus/SerialCommandProcessor.sv" 136 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423736 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SerialCommandProcessor:serialCP " "Can't elaborate user hierarchy \"SerialCommandProcessor:serialCP\"" {  } { { "../HDL/Main.sv" "serialCP" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 125 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1532388423737 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "955 " "Peak virtual memory: 955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1532388423814 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 23 19:27:03 2018 " "Processing ended: Mon Jul 23 19:27:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1532388423814 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1532388423814 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1532388423814 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1532388423814 ""}
