INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link
	Log files: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary, at Tue Feb  6 21:52:16 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html', at Tue Feb  6 21:52:16 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [21:52:35] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo -keep --config /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [21:53:14] build_xd_ip_db started: /tools/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/hw.hpfm -clkid 0 -ip /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/iprepo/xilinx_com_hls_alveo_hls4ml_1_0,alveo_hls4ml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [21:53:34] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 486486 ; free virtual = 504861
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [21:53:35] cfgen started: /tools/Xilinx/Vitis/2022.2/bin/cfgen  -nk alveo_hls4ml:3:alveo_hls4ml_0,alveo_hls4ml_1,alveo_hls4ml_2 -slr alveo_hls4ml_0:SLR0 -slr alveo_hls4ml_1:SLR1 -slr alveo_hls4ml_2:SLR2 -sp alveo_hls4ml_0.in:HBM[0:3] -sp alveo_hls4ml_0.out:HBM[4:7] -sp alveo_hls4ml_1.in:HBM[8:11] -sp alveo_hls4ml_1.out:HBM[12:15] -sp alveo_hls4ml_2.in:HBM[16:19] -sp alveo_hls4ml_2.out:HBM[20:23] -dpa_mem_offload false -dmclkid 0 -r /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml, num: 3  {alveo_hls4ml_0 alveo_hls4ml_1 alveo_hls4ml_2}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_0, k_port: in, sptag: HBM[0:3]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_0, k_port: out, sptag: HBM[4:7]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: in, sptag: HBM[8:11]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_1, k_port: out, sptag: HBM[12:15]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: in, sptag: HBM[16:19]
INFO: [CFGEN 83-0]   kernel: alveo_hls4ml_2, k_port: out, sptag: HBM[20:23]
INFO: [CFGEN 83-0] SLR Specs: 
INFO: [CFGEN 83-0]   instance: alveo_hls4ml_0, SLR: SLR0
INFO: [CFGEN 83-0]   instance: alveo_hls4ml_1, SLR: SLR1
INFO: [CFGEN 83-0]   instance: alveo_hls4ml_2, SLR: SLR2
INFO: [SYSTEM_LINK 82-37] [21:53:44] cfgen finished successfully
Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 486487 ; free virtual = 504864
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [21:53:44] cf2bd started: /tools/Xilinx/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [21:53:54] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 429.336 ; gain = 0.000 ; free physical = 486465 ; free virtual = 504848
INFO: [v++ 60-1441] [21:53:54] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:18 ; elapsed = 00:01:20 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 486524 ; free virtual = 504907
INFO: [v++ 60-1443] [21:53:55] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -rtd /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw.rtd -nofilter /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/cf2sw_full.rtd -xclbin /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [21:54:04] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 486525 ; free virtual = 504912
INFO: [v++ 60-1443] [21:54:05] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [21:54:06] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.62 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 486502 ; free virtual = 504887
INFO: [v++ 60-1443] [21:54:06] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s --remote_ip_cache /home/ayvol/accelerator_wrapper/.ipcache --output_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int --log_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link --report_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link --config /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/vplConfig.ini -k /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link --no-info --iprepo /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xo/ip_repo/xilinx_com_hls_alveo_hls4ml_1_0 --messageDb /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link/vpl.pb /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link

****** vpl v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.2
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/.local/hw_platform
[21:55:10] Run vpl: Step create_project: Started
Creating Vivado project.
[21:55:50] Run vpl: Step create_project: Completed
[21:55:50] Run vpl: Step create_bd: Started
[21:57:07] Run vpl: Step create_bd: RUNNING...
[21:58:27] Run vpl: Step create_bd: RUNNING...
[21:59:44] Run vpl: Step create_bd: RUNNING...
[22:01:13] Run vpl: Step create_bd: RUNNING...
[22:01:20] Run vpl: Step create_bd: Completed
[22:01:21] Run vpl: Step update_bd: Started
[22:01:32] Run vpl: Step update_bd: Completed
[22:01:32] Run vpl: Step generate_target: Started
[22:02:48] Run vpl: Step generate_target: RUNNING...
[22:04:10] Run vpl: Step generate_target: RUNNING...
[22:05:31] Run vpl: Step generate_target: RUNNING...
[22:06:47] Run vpl: Step generate_target: RUNNING...
[22:08:04] Run vpl: Step generate_target: RUNNING...
[22:09:34] Run vpl: Step generate_target: RUNNING...
[22:11:03] Run vpl: Step generate_target: RUNNING...
[22:12:41] Run vpl: Step generate_target: RUNNING...
[22:14:12] Run vpl: Step generate_target: RUNNING...
[22:15:09] Run vpl: Step generate_target: Completed
[22:15:09] Run vpl: Step config_hw_runs: Started
[22:16:33] Run vpl: Step config_hw_runs: RUNNING...
[22:17:58] Run vpl: Step config_hw_runs: RUNNING...
[22:19:20] Run vpl: Step config_hw_runs: RUNNING...
[22:20:52] Run vpl: Step config_hw_runs: RUNNING...
[22:22:10] Run vpl: Step config_hw_runs: RUNNING...
[22:23:30] Run vpl: Step config_hw_runs: RUNNING...
[22:24:47] Run vpl: Step config_hw_runs: RUNNING...
[22:25:40] Run vpl: Step config_hw_runs: Completed
[22:25:41] Run vpl: Step synth: Started
[22:32:22] Block-level synthesis in progress, 0 of 161 jobs complete, 6 jobs running.
[22:32:55] Block-level synthesis in progress, 0 of 161 jobs complete, 8 jobs running.
[22:33:26] Block-level synthesis in progress, 0 of 161 jobs complete, 8 jobs running.
[22:33:58] Block-level synthesis in progress, 0 of 161 jobs complete, 8 jobs running.
[22:34:28] Block-level synthesis in progress, 0 of 161 jobs complete, 8 jobs running.
[22:35:03] Block-level synthesis in progress, 0 of 161 jobs complete, 8 jobs running.
[22:35:34] Block-level synthesis in progress, 0 of 161 jobs complete, 8 jobs running.
[22:36:06] Block-level synthesis in progress, 8 of 161 jobs complete, 0 jobs running.
[22:36:38] Block-level synthesis in progress, 8 of 161 jobs complete, 8 jobs running.
[22:37:10] Block-level synthesis in progress, 11 of 161 jobs complete, 8 jobs running.
[22:37:42] Block-level synthesis in progress, 13 of 161 jobs complete, 6 jobs running.
[22:38:12] Block-level synthesis in progress, 14 of 161 jobs complete, 7 jobs running.
[22:38:43] Block-level synthesis in progress, 20 of 161 jobs complete, 4 jobs running.
[22:39:17] Block-level synthesis in progress, 22 of 161 jobs complete, 6 jobs running.
[22:39:51] Block-level synthesis in progress, 25 of 161 jobs complete, 6 jobs running.
[22:40:23] Block-level synthesis in progress, 28 of 161 jobs complete, 5 jobs running.
[22:40:53] Block-level synthesis in progress, 32 of 161 jobs complete, 5 jobs running.
[22:41:28] Block-level synthesis in progress, 33 of 161 jobs complete, 7 jobs running.
[22:42:02] Block-level synthesis in progress, 35 of 161 jobs complete, 6 jobs running.
[22:42:33] Block-level synthesis in progress, 38 of 161 jobs complete, 5 jobs running.
[22:43:03] Block-level synthesis in progress, 38 of 161 jobs complete, 8 jobs running.
[22:43:35] Block-level synthesis in progress, 40 of 161 jobs complete, 6 jobs running.
[22:44:10] Block-level synthesis in progress, 43 of 161 jobs complete, 5 jobs running.
[22:44:42] Block-level synthesis in progress, 44 of 161 jobs complete, 7 jobs running.
[22:45:15] Block-level synthesis in progress, 47 of 161 jobs complete, 5 jobs running.
[22:45:48] Block-level synthesis in progress, 49 of 161 jobs complete, 6 jobs running.
[22:46:20] Block-level synthesis in progress, 52 of 161 jobs complete, 6 jobs running.
[22:46:52] Block-level synthesis in progress, 56 of 161 jobs complete, 4 jobs running.
[22:47:23] Block-level synthesis in progress, 60 of 161 jobs complete, 4 jobs running.
[22:47:56] Block-level synthesis in progress, 66 of 161 jobs complete, 3 jobs running.
[22:48:27] Block-level synthesis in progress, 70 of 161 jobs complete, 5 jobs running.
[22:49:01] Block-level synthesis in progress, 74 of 161 jobs complete, 5 jobs running.
[22:49:34] Block-level synthesis in progress, 82 of 161 jobs complete, 1 job running.
[22:50:06] Block-level synthesis in progress, 84 of 161 jobs complete, 7 jobs running.
[22:50:40] Block-level synthesis in progress, 86 of 161 jobs complete, 6 jobs running.
[22:51:12] Block-level synthesis in progress, 92 of 161 jobs complete, 2 jobs running.
[22:51:43] Block-level synthesis in progress, 95 of 161 jobs complete, 5 jobs running.
[22:52:15] Block-level synthesis in progress, 102 of 161 jobs complete, 1 job running.
[22:52:48] Block-level synthesis in progress, 108 of 161 jobs complete, 3 jobs running.
[22:53:20] Block-level synthesis in progress, 112 of 161 jobs complete, 5 jobs running.
[22:53:54] Block-level synthesis in progress, 113 of 161 jobs complete, 8 jobs running.
[22:54:25] Block-level synthesis in progress, 116 of 161 jobs complete, 5 jobs running.
[22:54:57] Block-level synthesis in progress, 120 of 161 jobs complete, 5 jobs running.
[22:55:30] Block-level synthesis in progress, 122 of 161 jobs complete, 6 jobs running.
[22:56:01] Block-level synthesis in progress, 122 of 161 jobs complete, 8 jobs running.
[22:56:32] Block-level synthesis in progress, 128 of 161 jobs complete, 2 jobs running.
[22:57:03] Block-level synthesis in progress, 129 of 161 jobs complete, 1 job running.
[22:57:34] Block-level synthesis in progress, 130 of 161 jobs complete, 0 jobs running.
[22:58:05] Block-level synthesis in progress, 130 of 161 jobs complete, 0 jobs running.
[22:58:35] Block-level synthesis in progress, 130 of 161 jobs complete, 0 jobs running.
[22:59:06] Block-level synthesis in progress, 130 of 161 jobs complete, 0 jobs running.
[22:59:36] Block-level synthesis in progress, 130 of 161 jobs complete, 0 jobs running.
[23:00:06] Block-level synthesis in progress, 130 of 161 jobs complete, 0 jobs running.
[23:00:37] Block-level synthesis in progress, 130 of 161 jobs complete, 8 jobs running.
[23:01:09] Block-level synthesis in progress, 130 of 161 jobs complete, 8 jobs running.
[23:01:44] Block-level synthesis in progress, 130 of 161 jobs complete, 8 jobs running.
[23:02:15] Block-level synthesis in progress, 130 of 161 jobs complete, 8 jobs running.
[23:02:46] Block-level synthesis in progress, 130 of 161 jobs complete, 8 jobs running.
[23:03:16] Block-level synthesis in progress, 130 of 161 jobs complete, 8 jobs running.
[23:03:52] Block-level synthesis in progress, 130 of 161 jobs complete, 8 jobs running.
[23:04:24] Block-level synthesis in progress, 130 of 161 jobs complete, 8 jobs running.
[23:04:58] Block-level synthesis in progress, 130 of 161 jobs complete, 8 jobs running.
[23:05:30] Block-level synthesis in progress, 137 of 161 jobs complete, 1 job running.
[23:06:02] Block-level synthesis in progress, 138 of 161 jobs complete, 7 jobs running.
[23:06:35] Block-level synthesis in progress, 139 of 161 jobs complete, 7 jobs running.
[23:07:05] Block-level synthesis in progress, 139 of 161 jobs complete, 8 jobs running.
[23:07:38] Block-level synthesis in progress, 146 of 161 jobs complete, 2 jobs running.
[23:08:10] Block-level synthesis in progress, 151 of 161 jobs complete, 4 jobs running.
[23:08:43] Block-level synthesis in progress, 154 of 161 jobs complete, 3 jobs running.
[23:09:14] Block-level synthesis in progress, 156 of 161 jobs complete, 1 job running.
[23:09:47] Block-level synthesis in progress, 156 of 161 jobs complete, 5 jobs running.
[23:10:18] Block-level synthesis in progress, 160 of 161 jobs complete, 1 job running.
[23:10:49] Block-level synthesis in progress, 160 of 161 jobs complete, 1 job running.
[23:11:20] Block-level synthesis in progress, 161 of 161 jobs complete, 0 jobs running.
[23:11:50] Top-level synthesis in progress.
[23:12:21] Top-level synthesis in progress.
[23:12:51] Top-level synthesis in progress.
[23:13:22] Top-level synthesis in progress.
[23:13:52] Top-level synthesis in progress.
[23:14:22] Top-level synthesis in progress.
[23:14:59] Top-level synthesis in progress.
[23:15:30] Top-level synthesis in progress.
[23:16:07] Top-level synthesis in progress.
[23:16:38] Top-level synthesis in progress.
[23:17:33] Run vpl: Step synth: Completed
[23:17:33] Run vpl: Step impl: Started
[23:30:57] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h 36m 47s 

[23:30:57] Starting logic optimization..
[23:31:58] Phase 1 Retarget
[23:32:29] Phase 2 Constant propagation
[23:32:59] Phase 3 Sweep
[23:33:30] Phase 4 BUFG optimization
[23:33:30] Phase 5 Shift Register Optimization
[23:33:30] Phase 6 Post Processing Netlist
[23:34:31] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 03m 34s 

[23:34:31] Starting logic placement..
[23:35:33] Phase 1 Placer Initialization
[23:35:33] Phase 1.1 Placer Initialization Netlist Sorting
[23:38:36] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[23:39:06] Phase 1.3 Build Placer Netlist Model
[23:41:39] Phase 1.4 Constrain Clocks/Macros
[23:42:09] Phase 2 Global Placement
[23:42:09] Phase 2.1 Floorplanning
[23:42:40] Phase 2.1.1 Partition Driven Placement
[23:42:40] Phase 2.1.1.1 PBP: Partition Driven Placement
[23:43:10] Phase 2.1.1.2 PBP: Clock Region Placement
[23:43:41] Phase 2.1.1.3 PBP: Discrete Incremental
[23:44:11] Phase 2.1.1.4 PBP: Compute Congestion
[23:44:11] Phase 2.1.1.5 PBP: Macro Placement
[23:44:42] Phase 2.1.1.6 PBP: UpdateTiming
[23:44:42] Phase 2.1.1.7 PBP: Add part constraints
[23:45:13] Phase 2.2 Physical Synthesis After Floorplan
[23:45:13] Phase 2.3 Update Timing before SLR Path Opt
[23:45:13] Phase 2.4 Post-Processing in Floorplanning
[23:45:13] Phase 2.5 Global Placement Core
[23:53:52] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[23:54:23] Phase 2.5.2 Physical Synthesis In Placer
[23:56:56] Phase 3 Detail Placement
[23:56:56] Phase 3.1 Commit Multi Column Macros
[23:56:56] Phase 3.2 Commit Most Macros & LUTRAMs
[23:58:28] Phase 3.3 Small Shape DP
[23:58:28] Phase 3.3.1 Small Shape Clustering
[23:58:58] Phase 3.3.2 Flow Legalize Slice Clusters
[23:58:58] Phase 3.3.3 Slice Area Swap
[23:58:58] Phase 3.3.3.1 Slice Area Swap Initial
[23:59:59] Phase 3.4 Place Remaining
[00:00:00] Phase 3.5 Re-assign LUT pins
[00:00:00] Phase 3.6 Pipeline Register Optimization
[00:00:00] Phase 3.7 Fast Optimization
[00:01:01] Phase 4 Post Placement Optimization and Clean-Up
[00:01:01] Phase 4.1 Post Commit Optimization
[00:02:32] Phase 4.1.1 Post Placement Optimization
[00:02:33] Phase 4.1.1.1 BUFG Insertion
[00:02:33] Phase 1 Physical Synthesis Initialization
[00:03:03] Phase 4.1.1.2 BUFG Replication
[00:03:03] Phase 4.1.1.3 Post Placement Timing Optimization
[00:06:37] Phase 4.1.1.4 Replication
[00:07:38] Phase 4.2 Post Placement Cleanup
[00:07:38] Phase 4.3 Placer Reporting
[00:07:38] Phase 4.3.1 Print Estimated Congestion
[00:08:09] Phase 4.4 Final Placement Cleanup
[00:11:12] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 36m 40s 

[00:11:12] Starting logic routing..
[00:12:14] Phase 1 Build RT Design
[00:14:16] Phase 2 Router Initialization
[00:14:16] Phase 2.1 Fix Topology Constraints
[00:14:16] Phase 2.2 Pre Route Cleanup
[00:14:16] Phase 2.3 Global Clock Net Routing
[00:14:46] Phase 2.4 Update Timing
[00:16:49] Phase 2.5 Update Timing for Bus Skew
[00:16:49] Phase 2.5.1 Update Timing
[00:17:50] Phase 3 Initial Routing
[00:17:50] Phase 3.1 Global Routing
[00:18:51] Phase 4 Rip-up And Reroute
[00:18:51] Phase 4.1 Global Iteration 0
[00:25:59] Phase 4.2 Global Iteration 1
[00:30:04] Phase 4.3 Global Iteration 2
[00:31:05] Phase 5 Delay and Skew Optimization
[00:31:05] Phase 5.1 Delay CleanUp
[00:31:05] Phase 5.1.1 Update Timing
[00:31:36] Phase 5.1.2 Update Timing
[00:32:37] Phase 5.2 Clock Skew Optimization
[00:33:07] Phase 6 Post Hold Fix
[00:33:07] Phase 6.1 Hold Fix Iter
[00:33:07] Phase 6.1.1 Update Timing
[00:34:08] Phase 7 Leaf Clock Prog Delay Opt
[00:35:32] Phase 7.1 Delay CleanUp
[00:35:32] Phase 7.1.1 Update Timing
[00:37:36] Phase 7.1.2 Update Timing
[00:37:36] Phase 7.2 Hold Fix Iter
[00:37:36] Phase 7.2.1 Update Timing
[00:38:37] Phase 8 Route finalize
[00:39:08] Phase 9 Verifying routed nets
[00:39:08] Phase 10 Depositing Routes
[00:39:39] Phase 11 Resolve XTalk
[00:40:09] Phase 12 Post Router Timing
[00:41:10] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 29m 58s 

[00:41:10] Starting bitstream generation..
[00:52:24] Creating bitmap...
[01:04:38] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[01:04:38] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 23m 27s 
WARNING: [ACCELERATOR-SLR-01] The compute unit alveo_hls4ml_1 is located in SLR1 while its port alveo_hls4ml_1/m_axi_gmem0 is connected to a memory in SLR0.
WARNING: [ACCELERATOR-SLR-01] The compute unit alveo_hls4ml_1 is located in SLR1 while its port alveo_hls4ml_1/m_axi_gmem1 is connected to a memory in SLR0.
WARNING: [ACCELERATOR-SLR-01] The compute unit alveo_hls4ml_2 is located in SLR2 while its port alveo_hls4ml_2/m_axi_gmem0 is connected to a memory in SLR0.
WARNING: [ACCELERATOR-SLR-01] The compute unit alveo_hls4ml_2 is located in SLR2 while its port alveo_hls4ml_2/m_axi_gmem1 is connected to a memory in SLR0.
Check VPL, containing 1 checks, has run: 0 errors, 4 warning violations
[01:06:02] Run vpl: Step impl: Completed
[01:06:04] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [01:07:04] Run run_link: Step vpl: Completed
Time (s): cpu = 00:01:53 ; elapsed = 03:12:58 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 486263 ; free virtual = 504357
INFO: [v++ 60-1443] [01:07:05] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/address_map.xml -sdsl /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/sdsl.dat -xclbin /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/xclbin_orig.xml -rtd /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd -o /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [01:07:25] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 486277 ; free virtual = 504376
INFO: [v++ 60-1443] [01:07:26] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.rtd --append-section :JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd --add-section BUILD_METADATA:JSON:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml --add-section SYSTEM_METADATA:RAW:/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 58011974 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2638 bytes
Format : JSON
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 33667 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/alveo_hls4ml.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 48672 bytes
Format : RAW
File   : '/home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (58129509 bytes) to the output file: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [01:07:30] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:04 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 486220 ; free virtual = 504375
INFO: [v++ 60-1443] [01:07:30] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.info --input /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [01:07:31] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.81 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 486216 ; free virtual = 504371
INFO: [v++ 60-1443] [01:07:31] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/link/run_link
INFO: [v++ 60-1441] [01:07:31] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.49 . Memory (MB): peak = 435.164 ; gain = 0.000 ; free physical = 486216 ; free virtual = 504371
INFO: [v++ 60-2331] SLR0 was specfied for compute unit alveo_hls4ml_0, and verified as such in implementation.
INFO: [v++ 60-2331] SLR1 was specfied for compute unit alveo_hls4ml_1, and verified as such in implementation.
INFO: [v++ 60-2331] SLR2 was specfied for compute unit alveo_hls4ml_2, and verified as such in implementation.
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/system_estimate_alveo_hls4ml.xtxt
INFO: [v++ 60-586] Created /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.ltx
INFO: [v++ 60-586] Created build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/v++_link_alveo_hls4ml_guidance.html
	Timing Report: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/vivado.log
	Steps Log File: /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/ayvol/accelerator_wrapper/build_dir.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 3h 15m 29s
INFO: [v++ 60-1653] Closing dispatch client.
