
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213974                       # Simulator instruction rate (inst/s)
host_mem_usage                              201522424                       # Number of bytes of host memory used
host_op_rate                                   240125                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46391.82                       # Real time elapsed on the host
host_tick_rate                               23082963                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9926649880                       # Number of instructions simulated
sim_ops                                   11139814602                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.workload.numSyscalls                  139                       # Number of system calls
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.workload.numSyscalls                  247                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2367809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4735457                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    79.910032                       # BTB Hit Percentage
system.switch_cpus0.branchPred.BTBHits      233837102                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBLookups    292625465                       # Number of BTB lookups
system.switch_cpus0.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.condIncorrect      4637565                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.condPredicted    403941558                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.indirectHits     15652307                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectLookups     15657291                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectMisses         4984                       # Number of indirect misses.
system.switch_cpus0.branchPred.lookups      478707877                       # Number of BP lookups
system.switch_cpus0.branchPred.usedRAS       20171718                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPredindirectMispredicted          128                       # Number of mispredicted indirect branches.
system.switch_cpus0.cc_regfile_reads        876966627                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       862297785                       # number of cc regfile writes
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.branchMispredicts      4636696                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.branches         454161771                       # Number of branches committed
system.switch_cpus0.commit.bw_lim_events    168047075                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.commitNonSpecStalls     20624077                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.commitSquashedInsts    117929604                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.committedInsts   3040216737                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    3386931375                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.committed_per_cycle::samples   2551291860                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.327536                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.222721                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0   1415938288     55.50%     55.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1    426568643     16.72%     72.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2    320897990     12.58%     84.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     42984231      1.68%     86.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4    108023458      4.23%     90.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5     20286613      0.80%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6     28108372      1.10%     92.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7     20437190      0.80%     93.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8    168047075      6.59%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   2551291860                       # Number of insts commited each cycle
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.function_calls     18411324                       # Number of function calls committed.
system.switch_cpus0.commit.int_insts       2897750087                       # Number of committed integer instructions.
system.switch_cpus0.commit.loads            718341922                       # Number of loads committed
system.switch_cpus0.commit.membars           22915255                       # Number of memory barriers committed
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2059261200     60.80%     60.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult    119180510      3.52%     64.32% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv      2291434      0.07%     64.39% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     38105768      1.13%     65.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp     25207355      0.74%     66.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt     10373632      0.31%     66.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     34373347      1.01%     67.58% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc     41364656      1.22%     68.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv      5787920      0.17%     68.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc     40396684      1.19%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      2291456      0.07%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    718341922     21.21%     91.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite    289955491      8.56%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   3386931375                       # Class of committed instruction
system.switch_cpus0.commit.refs            1008297413                       # Number of memory references committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.vec_insts        303503465                       # Number of committed Vector instructions.
system.switch_cpus0.committedInsts         3040216737                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           3386931375                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.844680                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844680                       # CPI: Total CPI of All Threads
system.switch_cpus0.decode.BlockedCycles   1675467456                       # Number of cycles decode is blocked
system.switch_cpus0.decode.BranchMispred          895                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.BranchResolved    228998737                       # Number of times decode resolved a branch
system.switch_cpus0.decode.DecodedInsts    3539158544                       # Number of instructions handled by decode
system.switch_cpus0.decode.IdleCycles       314425537                       # Number of cycles decode is idle
system.switch_cpus0.decode.RunCycles        460942373                       # Number of cycles decode is running
system.switch_cpus0.decode.SquashCycles       4669647                       # Number of cycles decode is squashing
system.switch_cpus0.decode.SquashedInsts         2339                       # Number of squashed instructions handled by decode
system.switch_cpus0.decode.UnblockCycles    112505878                       # Number of cycles decode is unblocking
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.fetch.Branches          478707877                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.CacheLines        491329553                       # Number of cache lines fetched
system.switch_cpus0.fetch.Cycles           2069753510                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.IcacheSquashes      2234294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.Insts            3260608836                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.MiscStallCycles          100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.SquashCycles        9341032                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.branchRate         0.186412                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.icacheStallCycles    493586710                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.predictedBranches    269661127                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.rate               1.269702                       # Number of inst fetches per cycle
system.switch_cpus0.fetch.rateDist::samples   2568010894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.413501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.683065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0      1861908758     72.50%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        54972877      2.14%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2       154010181      6.00%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        48874330      1.90%     82.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        51554713      2.01%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        20951064      0.82%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6        29972322      1.17%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7       136671155      5.32%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8       209095494      8.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   2568010894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.idleCycles                    347                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5380012                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       463089500                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.353354                       # Inst execution rate
system.switch_cpus0.iew.exec_refs          1056265086                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores         293206818                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      170973586                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    738216757                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     20697230                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts      2662281                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts    296200532                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts   3504754760                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    763058268                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      7804382                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts   3475429546                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents      13618824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     81596959                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       4669647                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     98399492                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       568347                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.lsq.thread0.forwLoads     29787592                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          465                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        44412                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads     27347397                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.squashedLoads     19874802                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.squashedStores      6245029                       # Number of stores squashed
system.switch_cpus0.iew.memOrderViolationEvents        44412                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      1733674                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      3646338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers       3078221801                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count           3445208827                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.719417                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers       2214526069                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.341586                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent            3445762138                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads      3882180068                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2505976951                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.183880                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.183880                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass          252      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2090108430     60.00%     60.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult    119189768      3.42%     63.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      2291434      0.07%     63.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     40395330      1.16%     64.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp     25208288      0.72%     65.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt     11321584      0.33%     65.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     35507122      1.02%     66.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc     41364668      1.19%     67.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv      6928894      0.20%     68.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc     48823596      1.40%     69.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2291456      0.07%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            3      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    765309983     21.97%     91.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite    294493120      8.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    3483233928                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           62522801                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017950                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        8285221     13.25%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt          109      0.00%     13.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      4178859      6.68%     19.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc      2884781      4.61%     24.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     24.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc      2194339      3.51%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      27105807     43.35%     71.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite     17873685     28.59%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses    3172528631                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   8869084723                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   3115244645                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   3187512166                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded        3484057529                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued       3483233928                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded     20697231                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    117823277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        28360                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        73154                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    223812278                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   2568010894                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.356394                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.931504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1197290207     46.62%     46.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1    671434529     26.15%     72.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2    210691997      8.20%     80.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3    113682392      4.43%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4    114377945      4.45%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     65195238      2.54%     92.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6    129309247      5.04%     97.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     38209935      1.49%     98.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     27819404      1.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   2568010894                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.356394                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses     373227846                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads    727945188                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses    329964182                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes    435110215                       # Number of vector instruction queue writes
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.memDep0.conflictingLoads     61706662                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     13886062                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    738216757                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores    296200532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads     4099582205                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes     237708434                       # number of misc regfile writes
system.switch_cpus0.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.rename.BlockCycles      423659949                       # Number of cycles rename is blocking
system.switch_cpus0.rename.CommittedMaps   3774554851                       # Number of HB maps that are committed
system.switch_cpus0.rename.IQFullEvents     237682817                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.IdleCycles       362903604                       # Number of cycles rename is idle
system.switch_cpus0.rename.LQFullEvents      24831143                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.ROBFullEvents       142662                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.RenameLookups   6229183428                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.RenamedInsts    3520903977                       # Number of instructions processed by rename
system.switch_cpus0.rename.RenamedOperands   3942313507                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RunCycles        519041542                       # Number of cycles rename is running
system.switch_cpus0.rename.SQFullEvents      16624113                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.SquashCycles       4669647                       # Number of cycles rename is squashing
system.switch_cpus0.rename.UnblockCycles    330759625                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.UndoneMaps       167758541                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.int_rename_lookups   3895483487                       # Number of integer rename lookups
system.switch_cpus0.rename.serializeStallCycles    926976523                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.serializingInsts     28210630                       # count of serializing insts renamed
system.switch_cpus0.rename.skidInsts        714605565                       # count of insts added to the skid buffer
system.switch_cpus0.rename.tempSerializingInsts     20697235                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.vec_rename_lookups    497064565                       # Number of vector rename lookups
system.switch_cpus0.rob.rob_reads          5888103957                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         7026441478                       # The number of ROB writes
system.switch_cpus0.timesIdled                      9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.vec_regfile_reads       407077325                       # number of vector regfile reads
system.switch_cpus0.vec_regfile_writes      264644643                       # number of vector regfile writes
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    37.168502                       # BTB Hit Percentage
system.switch_cpus1.branchPred.BTBHits      178924676                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBLookups    481387908                       # Number of BTB lookups
system.switch_cpus1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.condIncorrect      3493094                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.condPredicted    472762572                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.indirectHits     27609293                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectLookups     27620990                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectMisses        11697                       # Number of indirect misses.
system.switch_cpus1.branchPred.lookups      598346457                       # Number of BP lookups
system.switch_cpus1.branchPred.usedRAS       35576037                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPredindirectMispredicted          205                       # Number of mispredicted indirect branches.
system.switch_cpus1.cc_regfile_reads        889348266                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       860177932                       # number of cc regfile writes
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.branchMispredicts      3491743                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.branches         572951137                       # Number of branches committed
system.switch_cpus1.commit.bw_lim_events    198146279                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.commitNonSpecStalls     36366338                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.commitSquashedInsts    179827687                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.committedInsts   2903881349                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    3296990097                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.committed_per_cycle::samples   2544643000                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.295659                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.398650                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0   1590402171     62.50%     62.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    404087514     15.88%     78.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2    111663005      4.39%     82.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     78170324      3.07%     85.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     63387510      2.49%     88.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     29563915      1.16%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     36030220      1.42%     90.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     33192062      1.30%     92.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8    198146279      7.79%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   2544643000                       # Number of insts commited each cycle
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.function_calls     32464077                       # Number of function calls committed.
system.switch_cpus1.commit.int_insts       2665123497                       # Number of committed integer instructions.
system.switch_cpus1.commit.loads            651951544                       # Number of loads committed
system.switch_cpus1.commit.membars           40406356                       # Number of memory barriers committed
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1849275635     56.09%     56.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult     12162356      0.37%     56.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     67197279      2.04%     58.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp     44447742      1.35%     59.84% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt     18292373      0.55%     60.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     60610084      1.84%     62.24% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc     72940397      2.21%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv     10206941      0.31%     64.76% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc     63282172      1.92%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu      4040512      0.12%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    651951544     19.77%     86.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    442583062     13.42%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   3296990097                       # Class of committed instruction
system.switch_cpus1.commit.refs            1094534606                       # Number of memory references committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.vec_insts        514728574                       # Number of committed Vector instructions.
system.switch_cpus1.committedInsts         2903881349                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           3296990097                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.884338                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.884338                       # CPI: Total CPI of All Threads
system.switch_cpus1.decode.BlockedCycles   1846768440                       # Number of cycles decode is blocked
system.switch_cpus1.decode.BranchMispred         1366                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.BranchResolved    178527144                       # Number of times decode resolved a branch
system.switch_cpus1.decode.DecodedInsts    3508352336                       # Number of instructions handled by decode
system.switch_cpus1.decode.IdleCycles       188529656                       # Number of cycles decode is idle
system.switch_cpus1.decode.RunCycles        424975468                       # Number of cycles decode is running
system.switch_cpus1.decode.SquashCycles       3505668                       # Number of cycles decode is squashing
system.switch_cpus1.decode.SquashedInsts         5671                       # Number of squashed instructions handled by decode
system.switch_cpus1.decode.UnblockCycles    104231833                       # Number of cycles decode is unblocking
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.fetch.Branches          598346457                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.CacheLines        388503378                       # Number of cache lines fetched
system.switch_cpus1.fetch.Cycles           2173453589                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.IcacheSquashes       839608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.Insts            3132224329                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.MiscStallCycles           88                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.SquashCycles        7014038                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.branchRate         0.233000                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.icacheStallCycles    391050341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.predictedBranches    242110006                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.rate               1.219708                       # Number of inst fetches per cycle
system.switch_cpus1.fetch.rateDist::samples   2568011066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.379259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.717150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0      1904853736     74.18%     74.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        92276329      3.59%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        48646871      1.89%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        63796371      2.48%     82.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        85827479      3.34%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        25798477      1.00%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        28263782      1.10%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        29277165      1.14%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       289270856     11.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   2568011066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.idleCycles                    175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      3921789                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       586320967                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.332347                       # Inst execution rate
system.switch_cpus1.iew.exec_refs          1155403624                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores         447964102                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       19877719                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    680633949                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     36494995                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        79168                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts    452280953                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts   3476817759                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    707439522                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5605631                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts   3421482059                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents           139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      1599990                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       3505668                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      1612955                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          282                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.lsq.thread0.forwLoads     16568554                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           53                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        18929                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     28418055                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.squashedLoads     28682405                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.squashedStores      9697890                       # Number of stores squashed
system.switch_cpus1.iew.memOrderViolationEvents        18929                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      1868442                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2053347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers       3400308961                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count           3390838423                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.588373                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers       2000650597                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.320414                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent            3391717205                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads      3254729044                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2037239188                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.130790                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.130790                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1892125081     55.21%     55.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult     12162955      0.35%     55.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     55.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     71269758      2.08%     57.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp     44449118      1.30%     58.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt     19260135      0.56%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     62573347      1.83%     61.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc     72940411      2.13%     63.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv     12218775      0.36%     63.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc     78266584      2.28%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      4040512      0.12%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            8      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    707467947     20.64%     86.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    450312996     13.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    3427087691                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           70427530                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.020550                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        5136440      7.29%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            35      0.00%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt          177      0.00%      7.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      8721428     12.38%     19.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc      4710322      6.69%     26.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            2      0.00%     26.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc      1997082      2.84%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     29.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      20693802     29.38%     58.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     29168242     41.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses    2886311695                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   8292630577                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   2829524270                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   2909599370                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded        3440322761                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued       3427087691                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded     36494998                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    179827661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         9255                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       128660                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    377755539                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   2568011066                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.334530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.022011                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1434414757     55.86%     55.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    365421571     14.23%     70.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    215105484      8.38%     78.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    143374038      5.58%     84.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4    150698412      5.87%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     82430923      3.21%     93.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     88347643      3.44%     96.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     49446987      1.93%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     38771251      1.51%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   2568011066                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.334530                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses     611203462                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads   1199992655                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses    561314153                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes    747064690                       # Number of vector instruction queue writes
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walks                0                       # Table walker walks requested
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.memDep0.conflictingLoads     18149189                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     24249707                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    680633949                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    452280953                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads     5227030269                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes     419159182                       # number of misc regfile writes
system.switch_cpus1.numCycles              2568011241                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.rename.BlockCycles       27840880                       # Number of cycles rename is blocking
system.switch_cpus1.rename.CommittedMaps   3614521575                       # Number of HB maps that are committed
system.switch_cpus1.rename.IQFullEvents      12864576                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.IdleCycles       238021384                       # Number of cycles rename is idle
system.switch_cpus1.rename.LQFullEvents     169807580                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.ROBFullEvents        18309                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.RenameLookups   6652630858                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.RenamedInsts    3487049242                       # Number of instructions processed by rename
system.switch_cpus1.rename.RenamedOperands   3860071365                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RunCycles        479656744                       # Number of cycles rename is running
system.switch_cpus1.rename.SQFullEvents         16455                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.SquashCycles       3505668                       # Number of cycles rename is squashing
system.switch_cpus1.rename.UnblockCycles    262763106                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.UndoneMaps       245549787                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.int_rename_lookups   3255843784                       # Number of integer rename lookups
system.switch_cpus1.rename.serializeStallCycles   1556223276                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.serializingInsts     49725718                       # count of serializing insts renamed
system.switch_cpus1.rename.skidInsts        538370155                       # count of insts added to the skid buffer
system.switch_cpus1.rename.tempSerializingInsts     36495243                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.vec_rename_lookups    867614916                       # Number of vector rename lookups
system.switch_cpus1.rob.rob_reads          5823311294                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         6977004126                       # The number of ROB writes
system.switch_cpus1.timesIdled                      4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.vec_regfile_reads       709511144                       # number of vector regfile reads
system.switch_cpus1.vec_regfile_writes      454752193                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests         4994                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           12                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15272272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          728                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     30544543                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            740                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2327530                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1078853                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1288793                       # Transaction distribution
system.membus.trans_dist::ReadExReq             40281                       # Transaction distribution
system.membus.trans_dist::ReadExResp            40281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2327530                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3553715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3549553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7103268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7103268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    220624640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    220548352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    441172992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               441172992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2367811                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2367811    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2367811                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7846185168                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7848858124                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        22414504301                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus0.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus0.data     87551104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus1.data     64071424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         151629312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus1.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         6784                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     68995328                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       68995328                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus0.data       683993                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus1.data       500558                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1184604                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       539026                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            539026                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus0.inst         2749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus0.data     81757697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.inst         3586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus1.data     59831708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            141595740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus0.inst         2749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus1.inst         3586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            6335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      64429789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            64429789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      64429789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.inst         2749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus0.data     81757697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.inst         3586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus1.data     59831708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           206025529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1078052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus0.data::samples   1367566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus1.data::samples   1000591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000392631324                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        60962                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        60962                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            4346229                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1017963                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1184604                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    539026                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2369208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1078052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   945                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           144935                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           153440                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           155969                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           161209                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           154860                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           151015                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           157138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           161081                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           161673                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           145812                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          133773                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          130437                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          139747                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          136400                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          141114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          139660                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            67506                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            68614                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            66774                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            69612                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            66158                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            63474                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            71454                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            74126                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            77452                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            71581                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           60872                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           56436                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           66528                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           60802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           68782                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           67858                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 50559899190                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11841315000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            94964830440                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    21348.94                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40098.94                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1405610                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 492562                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                59.35                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.69                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2369208                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1078052                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1155264                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1158736                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  28721                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  25208                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    169                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    155                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 48965                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 49365                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 60715                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 60881                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 61177                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 61173                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 61184                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 61168                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 61127                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 61135                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 61145                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 61225                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 61375                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 62100                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 61881                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 60987                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 60966                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 60966                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   483                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1548118                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   142.471331                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   129.920598                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    96.181271                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       114540      7.40%      7.40% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1353312     87.42%     94.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        25047      1.62%     96.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        10976      0.71%     97.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        12123      0.78%     97.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        13120      0.85%     98.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        18919      1.22%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           45      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           36      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1548118                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        60962                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     38.847725                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    36.867416                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    12.473190                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              2      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11            48      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          388      0.64%      0.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1333      2.19%      2.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         3197      5.24%      8.15% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         5296      8.69%     16.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         7064     11.59%     28.42% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         8051     13.21%     41.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         8122     13.32%     54.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         7141     11.71%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         5966      9.79%     76.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         4653      7.63%     84.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         3308      5.43%     89.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         2301      3.77%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         1528      2.51%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1050      1.72%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          625      1.03%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          379      0.62%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          227      0.37%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83          115      0.19%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           82      0.13%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91           42      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::92-95           22      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99           14      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::100-103            7      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::108-111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        60962                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        60962                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.683623                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.660262                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.897944                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           11592     19.02%     19.02% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             351      0.58%     19.59% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           46755     76.70%     96.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             385      0.63%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1823      2.99%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              11      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              43      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        60962                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             151568832                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  60480                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               68993856                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              151629312                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            68995328                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      141.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       64.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   141.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    64.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.61                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    1.11                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070859854748                       # Total gap between requests
system.mem_ctrls0.avgGap                    621281.75                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus0.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus0.data     87524224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus1.data     64037824                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     68993856                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus0.inst 2749.190472438724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus0.data 81732596.035459473729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.inst 3585.900616224422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus1.data 59800331.391476847231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 64428414.256796628237                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus0.data      1367986                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus1.data      1001116                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1078052                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.inst      1779132                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus0.data  51841431822                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.inst      2123812                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus1.data  43119495674                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24852411813714                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.inst     38676.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus0.data     37896.17                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.inst     35396.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus1.data     43071.43                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  23053073.33                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   55.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          5431283760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          2886795780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         8058318240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2768223420                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    366516165690                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    102565303200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      572758758570                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       534.858330                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 263115218817                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 771987148907                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5622293040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2988312030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         8851079580                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2859087960                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    372129778770                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     97838034240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      574821254100                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       536.784346                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 250794657357                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 784307710367                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus0.data     87419264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus1.data     64026496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         151450496                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     69097856                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       69097856                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus0.data       682963                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus1.data       500207                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1183207                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       539827                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            539827                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus0.inst         2152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus0.data     81634581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.inst         2271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus1.data     59789753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            141428757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus0.inst         2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus1.inst         2271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            4423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      64525532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            64525532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      64525532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.inst         2152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus0.data     81634581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.inst         2271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus1.data     59789753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           205954289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1079654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus0.data::samples   1365513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus1.data::samples    999935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000326429238                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        61059                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        61059                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            4342565                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1019454                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1183207                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    539827                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2366414                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1079654                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   892                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           144360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           152795                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           155768                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           160989                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           154351                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           150236                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           157670                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           160679                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           161483                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           145992                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          133345                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          130940                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          140267                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          136288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          141223                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          139136                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            68000                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            68361                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            67318                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            70484                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            66502                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            62762                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            72236                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            73514                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            77502                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            71236                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           60238                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           57146                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           66932                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           61608                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           68442                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           67344                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.04                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 50552334183                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               11827610000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            94905871683                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    21370.48                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40120.48                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1403777                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 493328                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.34                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.69                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2366414                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1079654                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1153775                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1157405                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  28871                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  25217                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    131                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    119                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 48953                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 49361                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 60858                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 61033                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 61292                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 61282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 61258                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 61241                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 61236                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 61251                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 61253                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 61273                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 61425                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 62226                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 61996                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 61081                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 61063                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 61059                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   486                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1548040                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   142.431172                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   129.907276                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    96.065217                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       114515      7.40%      7.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1353381     87.43%     94.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        24956      1.61%     96.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        11152      0.72%     97.16% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        12175      0.79%     97.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        12810      0.83%     98.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        18952      1.22%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           55      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           44      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1548040                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        61059                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     38.740923                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    36.744049                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.515565                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11            52      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          392      0.64%      0.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1419      2.32%      3.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         3250      5.32%      8.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         5356      8.77%     17.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         7249     11.87%     29.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         8022     13.14%     42.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         7965     13.04%     55.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         7101     11.63%     66.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         5974      9.78%     76.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         4625      7.57%     84.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         3227      5.29%     89.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         2360      3.87%     93.34% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1604      2.63%     95.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          970      1.59%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          617      1.01%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          353      0.58%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          229      0.38%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83          133      0.22%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           76      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           39      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           14      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           17      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        61059                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        61059                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.681669                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.658161                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.900788                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           11690     19.15%     19.15% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             351      0.57%     19.72% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           46724     76.52%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             408      0.67%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1821      2.98%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              16      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              49      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        61059                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             151393408                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  57088                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               69096000                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              151450496                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            69097856                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      141.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       64.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   141.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    64.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.61                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    1.10                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860471908                       # Total gap between requests
system.mem_ctrls1.avgGap                    621497.01                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus0.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus0.data     87392832                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus1.data     63995840                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     69096000                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus0.inst 2151.540369734653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus0.data 81609898.469374328852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.inst 2271.070390275468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus1.data 59761125.544739462435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 64523799.213188201189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus0.data      1365926                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus1.data      1000414                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1079654                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.inst      1801494                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus0.data  51803060716                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.inst      1515736                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus1.data  43099493737                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24869428284922                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.inst     50041.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus0.data     37925.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.inst     39887.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus1.data     43081.66                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  23034628.02                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   55.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          5435717700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2889148680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         8058732360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2768938560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    366765346320                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    102355418880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      572805970980                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       534.902418                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 262566640704                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 772535727020                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5617302180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2985663120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         8831094720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2866703940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    371951486190                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     97988050560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      574772969190                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       536.739256                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 251188834656                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 783913533068                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   2000204364                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    491329497                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2491533861                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   2000204364                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    491329497                       # number of overall hits
system.cpu0.icache.overall_hits::total     2491533861                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           929                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          874                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total          929                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst      4637874                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4637874                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst      4637874                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4637874                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   2000205238                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    491329552                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2491534790                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   2000205238                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    491329552                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2491534790                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 84324.981818                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  4992.329386                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 84324.981818                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  4992.329386                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          226                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.200000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          294                       # number of writebacks
system.cpu0.icache.writebacks::total              294                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      3962334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3962334                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      3962334                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3962334                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90053.045455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 90053.045455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90053.045455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 90053.045455                       # average overall mshr miss latency
system.cpu0.icache.replacements                   294                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   2000204364                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    491329497                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2491533861                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          929                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst      4637874                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4637874                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    491329552                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2491534790                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 84324.981818                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  4992.329386                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      3962334                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3962334                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 90053.045455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 90053.045455                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.407622                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2491534779                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              918                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2714090.173203                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   601.668876                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    21.738746                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.964213                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.034838                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999051                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          622                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          622                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996795                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      97169857728                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     97169857728                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    633389752                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    915178006                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1548567758                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    633389752                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    915178006                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1548567758                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6152120                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     43261908                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49414028                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6152120                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     43261908                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49414028                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 1466201896659                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1466201896659                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 1466201896659                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1466201896659                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    639541872                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    958439914                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1597981786                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    639541872                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    958439914                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1597981786                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.009620                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.045138                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.030923                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.009620                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.045138                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.030923                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 33891.290617                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29671.774514                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 33891.290617                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29671.774514                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        61636                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     85225024                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             3166                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets         566419                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.468099                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   150.462862                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4301284                       # number of writebacks
system.cpu0.dcache.writebacks::total          4301284                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     34366166                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     34366166                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     34366166                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     34366166                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8895742                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8895742                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8895742                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8895742                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 200164443134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 200164443134                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 200164443134                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 200164443134                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.009281                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005567                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.009281                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005567                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 22501.152027                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22501.152027                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 22501.152027                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22501.152027                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15047773                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    453503589                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    645848777                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1099352366                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5814047                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     43127153                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     48941200                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 1460810475042                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1460810475042                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    688975930                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1148293566                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.012658                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.062596                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.042621                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 33872.175032                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29848.276606                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     34247189                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     34247189                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      8879964                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      8879964                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 199947703215                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 199947703215                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.012889                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007733                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 22516.724529                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22516.724529                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    179886163                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    269329229                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     449215392                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       338073                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       134755                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       472828                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   5391421617                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5391421617                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    269463984                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    449688220                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.001876                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.000500                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001051                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 40009.065467                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11402.500734                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data       118977                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       118977                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        15778                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        15778                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    216739919                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    216739919                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13736.843643                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13736.843643                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data     13495618                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data     20623899                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     34119517                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           73                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          236                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          309                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      4065750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4065750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data     20624135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     34119826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 17227.754237                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13157.766990                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus0.data          139                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          139                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           97                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           97                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       987039                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       987039                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10175.659794                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10175.659794                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data     13495691                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data     20623938                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     34119629                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data     20623938                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     34119629                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1631854944                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15048029                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           108.443102                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   135.724589                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   120.274723                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.530174                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.469823                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      53334127741                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     53334127741                       # Number of data accesses
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   929139312276                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1982756209                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    388503303                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2371259512                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1982756209                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    388503303                       # number of overall hits
system.cpu1.icache.overall_hits::total     2371259512                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          875                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst           73                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           948                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          875                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst           73                       # number of overall misses
system.cpu1.icache.overall_misses::total          948                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst      6075273                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6075273                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst      6075273                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6075273                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1982757084                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    388503376                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2371260460                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1982757084                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    388503376                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2371260460                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 83222.917808                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  6408.515823                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 83222.917808                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  6408.515823                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          232                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    46.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          300                       # number of writebacks
system.cpu1.icache.writebacks::total              300                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      4411443                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4411443                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      4411443                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4411443                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90029.448980                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 90029.448980                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90029.448980                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 90029.448980                       # average overall mshr miss latency
system.cpu1.icache.replacements                   300                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1982756209                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    388503303                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2371259512                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          875                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst           73                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst      6075273                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6075273                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1982757084                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    388503376                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2371260460                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 83222.917808                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  6408.515823                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      4411443                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4411443                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 90029.448980                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 90029.448980                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          623.960432                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2371260436                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              924                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         2566299.173160                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   598.555481                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    25.404950                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.959224                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.040713                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999937                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      92479158864                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     92479158864                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    668258472                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data   1015705149                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1683963621                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    668258472                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data   1015705149                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1683963621                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4657654                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     20641348                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      25299002                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4657654                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     20641348                       # number of overall misses
system.cpu1.dcache.overall_misses::total     25299002                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 569785750456                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 569785750456                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 569785750456                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 569785750456                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    672916126                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data   1036346497                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1709262623                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    672916126                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data   1036346497                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1709262623                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.006922                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.019917                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014801                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.006922                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.019917                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014801                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 27604.095937                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 22522.064327                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 27604.095937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 22522.064327                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        22695                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         4476                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              279                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             38                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    81.344086                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   117.789474                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4708334                       # number of writebacks
system.cpu1.dcache.writebacks::total          4708334                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     14265135                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14265135                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     14265135                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14265135                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      6376213                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      6376213                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      6376213                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      6376213                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 150335140725                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 150335140725                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 150335140725                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 150335140725                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.006153                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003730                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.006153                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003730                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 23577.496662                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23577.496662                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 23577.496662                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23577.496662                       # average overall mshr miss latency
system.cpu1.dcache.replacements              11033837                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    380656690                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    609497755                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      990154445                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3905543                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     20631770                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     24537313                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 569361108537                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 569361108537                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    384562233                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    630129525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1014691758                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010156                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.032742                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024182                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 27596.328795                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23203.889869                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     14257914                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     14257914                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6373856                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6373856                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 150255153453                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 150255153453                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.010115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006282                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23573.666153                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23573.666153                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    287601782                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    406207394                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     693809176                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       752111                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data         9578                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       761689                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    424641919                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    424641919                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    288353893                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    406216972                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    694570865                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002608                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.000024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001097                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 44335.134579                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total   557.500396                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         7221                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7221                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data         2357                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2357                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     79987272                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     79987272                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 33936.050912                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 33936.050912                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data     22466553                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data     36366303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total     58832856                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           98                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          367                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          465                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      4582830                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4582830                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data     22466651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data     36366670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total     58833321                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12487.275204                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9855.548387                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus1.data          239                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          239                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      1319805                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1319805                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 10310.976562                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10310.976562                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data     22466651                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data     36366090                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total     58832741                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data     22466651                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data     36366090                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total     58832741                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          255.999312                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1812663311                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         11034093                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           164.278415                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   148.006306                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   107.993006                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.578150                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.421848                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      58472752013                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     58472752013                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      7528881                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      5375576                       # number of demand (read+write) hits
system.l2.demand_hits::total                 12904458                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      7528881                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      5375576                       # number of overall hits
system.l2.overall_hits::total                12904458                       # number of overall hits
system.l2.demand_misses::.switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data      1366956                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data      1000765                       # number of demand (read+write) misses
system.l2.demand_misses::total                2367811                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data      1366956                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data      1000765                       # number of overall misses
system.l2.overall_misses::total               2367811                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus0.inst      3893529                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data 121922523801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      4348476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  94555765395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     216486531201                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      3893529                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data 121922523801                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      4348476                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  94555765395                       # number of overall miss cycles
system.l2.overall_miss_latency::total    216486531201                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      8895837                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      6376341                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15272269                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      8895837                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      6376341                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15272269                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.153662                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.156950                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155040                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.153662                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.156950                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155040                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 94964.121951                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 89192.720030                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 88744.408163                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 94483.485529                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91428.974357                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 94964.121951                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 89192.720030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 88744.408163                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 94483.485529                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91428.974357                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1078854                       # number of writebacks
system.l2.writebacks::total                   1078854                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data      1366956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data      1000765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2367811                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data      1366956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data      1000765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2367811                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      3541338                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data 110225189483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      3930623                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  85995005686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196227667130                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      3541338                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data 110225189483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      3930623                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  85995005686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 196227667130                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.153662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.156950                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155040                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.153662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.156950                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155040                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86374.097561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 80635.506544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 80216.795918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 85929.269795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82873.027927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86374.097561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 80635.506544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 80216.795918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 85929.269795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82873.027927                       # average overall mshr miss latency
system.l2.replacements                        2368089                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4810827                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4810827                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4810827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4810827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           93                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               93                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           93                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           93                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          298                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           298                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data        83572                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         1640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85212                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data        39556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          725                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               40281                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data   3707404386                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     62916960                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3770321346                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data       123128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.321259                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.306554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.320982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 93725.462281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 86782.013793                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93600.490206                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data        39556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          40281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data   3369198501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     56722596                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3425921097                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.321259                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.306554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.320982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 85175.409571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 78238.063448                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85050.547330                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus0.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               90                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      3893529                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      4348476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      8242005                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst           42                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst           49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             91                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.976190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 94964.121951                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 88744.408163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91577.833333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           41                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           90                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      3541338                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      3930623                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7471961                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.976190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 86374.097561                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 80216.795918                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83021.788889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      7445309                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      5373936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12819245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data      1327400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data      1000040                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2327440                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data 118215119415                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  94492848435                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 212707967850                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      8772709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      6373976                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15146685                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.151310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.156894                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.153660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 89057.646086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 94489.068872                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91391.386180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data      1327400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data      1000040                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2327440                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 106855990982                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  85938283090                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 192794274072                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.151310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.156894                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.153660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 80500.219212                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 85934.845696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82835.335851                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    43677572                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2400857                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.192492                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.182954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1506.200993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     1091.072021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst     0.369129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data 17058.129870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     1.021100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 13106.023932                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.045966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.520573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.399964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2003                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17623                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12879                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 491070521                       # Number of tag accesses
system.l2.tags.data_accesses                491070521                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.switch_cpus1.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15146777                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5889681                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           93                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11750585                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            93                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15146685                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     26687513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     19129023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              45816813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        11008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1440382336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1130242176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2570648064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2368091                       # Total snoops (count)
system.tol2bus.snoopTraffic                 138093568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17640362                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000326                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018086                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17634626     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5724      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17640362                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20761688991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13298544361                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            102165                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       18551275438                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91740                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
