# VE270 Lecture 8 Counter

## Asynchronous Binary Counter

### T-Flip-Flops implementation

<img src="./ve270_note_pic/l8astc.png" alt="Drawing" style="width: 300px;"/>

### D-Flip-Flops implementation

<img src="./ve270_note_pic/l8asdc.png" alt="Drawing" style="width: 350px;"/>

### Problem: Delays

<img src="./ve270_note_pic/l8asdl.png" alt="Drawing" style="width: 350px;"/>

<div style="page-break-after: always;"></div>

## Synchronous Binary Counter

### Design (With D-Flip-Flop)

<img src="./ve270_note_pic/l8sydesign.png" alt="Drawing" style="width: 350px;"/>

With the Present State as the D flip flop output.

Apply K-Map method:

<img src="./ve270_note_pic/l8sykmap.png" alt="Drawing" style="width: 450px;"/>

So we get $D_n = Q_n \oplus (Q_{n-1} \cdots Q_n)$

<img src="./ve270_note_pic/l8sy3bc.png" alt="Drawing" style="width: 350px;"/>

<div style="page-break-after: always;"></div>

### External Control

<img src="./ve270_note_pic/l8syext.png" alt="Drawing" style="width: 500px;"/>

### Customize Counting Sequence

<img src="./ve270_note_pic/l8sycust.png" alt="Drawing" style="width: 450px;"/>

### Clock Divider

Divide by $n$, let the load is activated by $n-1$.

<img src="./ve270_note_pic/l8sydv6.png" alt="Drawing" style="width: 450px;"/>

<div style="page-break-after: always;"></div>

### Output Synchronization

<img src="./ve270_note_pic/l8syoptsyn.png" alt="Drawing" style="width: 450px;"/>

Since the output clock signal may have delay by the gate, so we give a D-Flip-Flop to synchronize the signal to the output.

The output still have delay, but the delay is smaller, not deleted.

### Up/Down Counter

<img src="./ve270_note_pic/l8syupdn.png" alt="Drawing" style="width: 350px;"/>

### Alternative Design Counter with Control

<img src="./ve270_note_pic/l8syanother.png" alt="Drawing" style="width: 300px;"/>

