<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml FPAsim_OK_TOP.twx FPAsim_OK_TOP.ncd -o FPAsim_OK_TOP.twr
FPAsim_OK_TOP.pcf

</twCmdLine><twDesign>FPAsim_OK_TOP.ncd</twDesign><twDesignPath>FPAsim_OK_TOP.ncd</twDesignPath><twPCF>FPAsim_OK_TOP.pcf</twPCF><twPcfPath>FPAsim_OK_TOP.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg676"><twDevName>xc7k160t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="5.920" period="9.920" constraintValue="4.960" deviceLimit="2.000" physResource="label_okHost/mmcm0/CLKIN1" logResource="label_okHost/mmcm0/CLKIN1" locationPin="MMCME2_ADV_X0Y2.CLKIN1" clockNet="label_okHost/okUH0_ibufg"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="5.920" period="9.920" constraintValue="4.960" deviceLimit="2.000" physResource="label_okHost/mmcm0/CLKIN1" logResource="label_okHost/mmcm0/CLKIN1" locationPin="MMCME2_ADV_X0Y2.CLKIN1" clockNet="label_okHost/okUH0_ibufg"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.671" period="9.920" constraintValue="9.920" deviceLimit="1.249" freqLimit="800.641" physResource="label_okHost/mmcm0/CLKIN1" logResource="label_okHost/mmcm0/CLKIN1" locationPin="MMCME2_ADV_X0Y2.CLKIN1" clockNet="label_okHost/okUH0_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="11"><twPinLimitBanner>Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="12" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="MaterCLK/mmcm_adv_inst/CLKIN1" logResource="MaterCLK/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="MaterCLK/clkin1"/><twPinLimit anchorID="13" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="MaterCLK/mmcm_adv_inst/CLKIN1" logResource="MaterCLK/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="MaterCLK/clkin1"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="3.751" period="5.000" constraintValue="5.000" deviceLimit="1.249" freqLimit="800.641" physResource="MaterCLK/mmcm_adv_inst/CLKIN1" logResource="MaterCLK/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="MaterCLK/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="15" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_ui_clk = PERIOD TIMEGRP &quot;ui_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.800</twMinPer></twConstHead><twPinLimitRpt anchorID="16"><twPinLimitBanner>Component Switching Limit Checks: TS_ui_clk = PERIOD TIMEGRP &quot;ui_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="17" type="MINHIGHPULSE" name="Trpw" slack="9.200" period="10.000" constraintValue="5.000" deviceLimit="0.400" physResource="count&lt;3&gt;/SR" logResource="count_0/SR" locationPin="SLICE_X22Y137.SR" clockNet="reset_BUFG"/><twPinLimit anchorID="18" type="MINHIGHPULSE" name="Trpw" slack="9.200" period="10.000" constraintValue="5.000" deviceLimit="0.400" physResource="count&lt;3&gt;/SR" logResource="count_1/SR" locationPin="SLICE_X22Y137.SR" clockNet="reset_BUFG"/><twPinLimit anchorID="19" type="MINHIGHPULSE" name="Trpw" slack="9.200" period="10.000" constraintValue="5.000" deviceLimit="0.400" physResource="count&lt;3&gt;/SR" logResource="count_2/SR" locationPin="SLICE_X22Y137.SR" clockNet="reset_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="20" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_label_okHost_mmcm0_clk0 = PERIOD TIMEGRP &quot;label_okHost_mmcm0_clk0&quot;         TS_okHostClk PHASE 1.488 ns HIGH 50%;</twConstName><twItemCnt>30211</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5498</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.481</twMinPer></twConstHead><twPathRptBanner iPaths="65" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/core0/core0/a0/atmel_status_fuses_6 (SLICE_X5Y108.CE), 65 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.439</twSlack><twSrc BELType="RAM">label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType="FF">label_okHost/core0/core0/a0/atmel_status_fuses_6</twDest><twTotPathDel>6.405</twTotPathDel><twClkSkew dest = "0.774" src = "0.777">0.003</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.128" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.073</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType='FF'>label_okHost/core0/core0/a0/atmel_status_fuses_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X0Y40.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>RAMB18_X0Y40.DO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twComp><twBEL>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y101.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_REG1</twComp><twBEL>label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID</twComp><twBEL>label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_in_port_1</twComp><twBEL>label_okHost/core0/core0/a0/_n0185_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0185_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_valid</twComp><twBEL>label_okHost/core0/core0/a0/_n0206_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0206_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_fuses&lt;17&gt;</twComp><twBEL>label_okHost/core0/core0/a0/atmel_status_fuses_6</twBEL></twPathDel><twLogDel>2.925</twLogDel><twRouteDel>3.480</twRouteDel><twTotDel>6.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.462</twSlack><twSrc BELType="RAM">label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType="FF">label_okHost/core0/core0/a0/atmel_status_fuses_6</twDest><twTotPathDel>6.382</twTotPathDel><twClkSkew dest = "0.774" src = "0.777">0.003</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.128" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.073</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType='FF'>label_okHost/core0/core0/a0/atmel_status_fuses_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X0Y40.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>RAMB18_X0Y40.DO6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twComp><twBEL>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_instr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y101.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_REG1</twComp><twBEL>label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID</twComp><twBEL>label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_in_port_1</twComp><twBEL>label_okHost/core0/core0/a0/_n0185_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0185_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_valid</twComp><twBEL>label_okHost/core0/core0/a0/_n0206_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0206_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_fuses&lt;17&gt;</twComp><twBEL>label_okHost/core0/core0/a0/atmel_status_fuses_6</twBEL></twPathDel><twLogDel>2.924</twLogDel><twRouteDel>3.458</twRouteDel><twTotDel>6.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.499</twSlack><twSrc BELType="RAM">label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType="FF">label_okHost/core0/core0/a0/atmel_status_fuses_6</twDest><twTotPathDel>6.345</twTotPathDel><twClkSkew dest = "0.774" src = "0.777">0.003</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.128" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.073</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType='FF'>label_okHost/core0/core0/a0/atmel_status_fuses_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X0Y40.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>RAMB18_X0Y40.DO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twComp><twBEL>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_REG1</twComp><twBEL>label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/sy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID</twComp><twBEL>label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_port_id&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_in_port_1</twComp><twBEL>label_okHost/core0/core0/a0/_n0185_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0185_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_valid</twComp><twBEL>label_okHost/core0/core0/a0/_n0206_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0206_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_fuses&lt;17&gt;</twComp><twBEL>label_okHost/core0/core0/a0/atmel_status_fuses_6</twBEL></twPathDel><twLogDel>2.665</twLogDel><twRouteDel>3.680</twRouteDel><twTotDel>6.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="65" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/core0/core0/a0/atmel_status_fuses_14 (SLICE_X5Y108.CE), 65 paths
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.439</twSlack><twSrc BELType="RAM">label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType="FF">label_okHost/core0/core0/a0/atmel_status_fuses_14</twDest><twTotPathDel>6.405</twTotPathDel><twClkSkew dest = "0.774" src = "0.777">0.003</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.128" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.073</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType='FF'>label_okHost/core0/core0/a0/atmel_status_fuses_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X0Y40.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>RAMB18_X0Y40.DO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twComp><twBEL>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y101.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_REG1</twComp><twBEL>label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID</twComp><twBEL>label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_in_port_1</twComp><twBEL>label_okHost/core0/core0/a0/_n0185_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0185_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_valid</twComp><twBEL>label_okHost/core0/core0/a0/_n0206_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0206_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_fuses&lt;17&gt;</twComp><twBEL>label_okHost/core0/core0/a0/atmel_status_fuses_14</twBEL></twPathDel><twLogDel>2.925</twLogDel><twRouteDel>3.480</twRouteDel><twTotDel>6.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.462</twSlack><twSrc BELType="RAM">label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType="FF">label_okHost/core0/core0/a0/atmel_status_fuses_14</twDest><twTotPathDel>6.382</twTotPathDel><twClkSkew dest = "0.774" src = "0.777">0.003</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.128" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.073</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType='FF'>label_okHost/core0/core0/a0/atmel_status_fuses_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X0Y40.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>RAMB18_X0Y40.DO6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twComp><twBEL>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_instr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y101.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_REG1</twComp><twBEL>label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID</twComp><twBEL>label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_in_port_1</twComp><twBEL>label_okHost/core0/core0/a0/_n0185_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0185_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_valid</twComp><twBEL>label_okHost/core0/core0/a0/_n0206_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0206_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_fuses&lt;17&gt;</twComp><twBEL>label_okHost/core0/core0/a0/atmel_status_fuses_14</twBEL></twPathDel><twLogDel>2.924</twLogDel><twRouteDel>3.458</twRouteDel><twTotDel>6.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.499</twSlack><twSrc BELType="RAM">label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType="FF">label_okHost/core0/core0/a0/atmel_status_fuses_14</twDest><twTotPathDel>6.345</twTotPathDel><twClkSkew dest = "0.774" src = "0.777">0.003</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.128" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.073</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType='FF'>label_okHost/core0/core0/a0/atmel_status_fuses_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X0Y40.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>RAMB18_X0Y40.DO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twComp><twBEL>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_REG1</twComp><twBEL>label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/sy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID</twComp><twBEL>label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_port_id&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_in_port_1</twComp><twBEL>label_okHost/core0/core0/a0/_n0185_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0185_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_valid</twComp><twBEL>label_okHost/core0/core0/a0/_n0206_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0206_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_fuses&lt;17&gt;</twComp><twBEL>label_okHost/core0/core0/a0/atmel_status_fuses_14</twBEL></twPathDel><twLogDel>2.665</twLogDel><twRouteDel>3.680</twRouteDel><twTotDel>6.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="65" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/core0/core0/a0/atmel_status_fuses_7 (SLICE_X5Y108.CE), 65 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.439</twSlack><twSrc BELType="RAM">label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType="FF">label_okHost/core0/core0/a0/atmel_status_fuses_7</twDest><twTotPathDel>6.405</twTotPathDel><twClkSkew dest = "0.774" src = "0.777">0.003</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.128" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.073</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType='FF'>label_okHost/core0/core0/a0/atmel_status_fuses_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X0Y40.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>RAMB18_X0Y40.DO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twComp><twBEL>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y101.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_REG1</twComp><twBEL>label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID</twComp><twBEL>label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_in_port_1</twComp><twBEL>label_okHost/core0/core0/a0/_n0185_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0185_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_valid</twComp><twBEL>label_okHost/core0/core0/a0/_n0206_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0206_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_fuses&lt;17&gt;</twComp><twBEL>label_okHost/core0/core0/a0/atmel_status_fuses_7</twBEL></twPathDel><twLogDel>2.925</twLogDel><twRouteDel>3.480</twRouteDel><twTotDel>6.405</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.462</twSlack><twSrc BELType="RAM">label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType="FF">label_okHost/core0/core0/a0/atmel_status_fuses_7</twDest><twTotPathDel>6.382</twTotPathDel><twClkSkew dest = "0.774" src = "0.777">0.003</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.128" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.073</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType='FF'>label_okHost/core0/core0/a0/atmel_status_fuses_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X0Y40.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>RAMB18_X0Y40.DO6</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twComp><twBEL>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y101.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_instr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y101.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_REG1</twComp><twBEL>label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y101.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/sy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y101.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID</twComp><twBEL>label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y98.B1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.856</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_port_id&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_in_port_1</twComp><twBEL>label_okHost/core0/core0/a0/_n0185_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0185_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_valid</twComp><twBEL>label_okHost/core0/core0/a0/_n0206_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0206_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_fuses&lt;17&gt;</twComp><twBEL>label_okHost/core0/core0/a0/atmel_status_fuses_7</twBEL></twPathDel><twLogDel>2.924</twLogDel><twRouteDel>3.458</twRouteDel><twTotDel>6.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.499</twSlack><twSrc BELType="RAM">label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType="FF">label_okHost/core0/core0/a0/atmel_status_fuses_7</twDest><twTotPathDel>6.345</twTotPathDel><twClkSkew dest = "0.774" src = "0.777">0.003</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.128" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.073</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twSrc><twDest BELType='FF'>label_okHost/core0/core0/a0/atmel_status_fuses_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB18_X0Y40.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>RAMB18_X0Y40.DO5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.080</twDelInfo><twComp>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twComp><twBEL>label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y101.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.997</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_REG1</twComp><twBEL>label_okHost/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/sy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y101.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pc0/KCPSM6_PORT_ID</twComp><twBEL>label_okHost/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.719</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_port_id&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_okHost/core0/core0/a0/pico_in_port_1</twComp><twBEL>label_okHost/core0/core0/a0/_n0185_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y103.A4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0185_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y103.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.182</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_valid</twComp><twBEL>label_okHost/core0/core0/a0/_n0206_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y108.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.579</twDelInfo><twComp>label_okHost/core0/core0/a0/_n0206_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y108.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>label_okHost/core0/core0/a0/atmel_status_fuses&lt;17&gt;</twComp><twBEL>label_okHost/core0/core0/a0/atmel_status_fuses_7</twBEL></twPathDel><twLogDel>2.665</twLogDel><twRouteDel>3.680</twRouteDel><twTotDel>6.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_label_okHost_mmcm0_clk0 = PERIOD TIMEGRP &quot;label_okHost_mmcm0_clk0&quot;
        TS_okHostClk PHASE 1.488 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okPipeIn_FIFO_vp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y31.DIADI2), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">label_okPipeIn_Vp/ep_dataout_2</twSrc><twDest BELType="RAM">okPipeIn_FIFO_vp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.067</twTotPathDel><twClkSkew dest = "0.356" src = "0.298">-0.058</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okPipeIn_Vp/ep_dataout_2</twSrc><twDest BELType='RAM'>okPipeIn_FIFO_vp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="11.408">okClk</twSrcClk><twPathDel><twSite>SLICE_X38Y156.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>ep_dataout_Vp&lt;3&gt;</twComp><twBEL>label_okPipeIn_Vp/ep_dataout_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y31.DIADI2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.245</twDelInfo><twComp>ep_dataout_Vp&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y31.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>okPipeIn_FIFO_vp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>okPipeIn_FIFO_vp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.178</twLogDel><twRouteDel>0.245</twRouteDel><twTotDel>0.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>-265.7</twPctLog><twPctRoute>365.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (SLICE_X55Y108.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.009</twSlack><twSrc BELType="FF">okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twSrc><twDest BELType="FF">okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twDest><twTotPathDel>0.200</twTotPathDel><twClkSkew dest = "0.671" src = "0.480">-0.191</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twSrc><twDest BELType='FF'>okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="11.408">okClk</twSrcClk><twPathDel><twSite>SLICE_X56Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;8&gt;</twComp><twBEL>okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y108.D6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y108.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D&lt;5&gt;</twComp><twBEL>okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6]_XOR_6_o_xo&lt;0&gt;1</twBEL><twBEL>okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.133</twRouteDel><twTotDel>0.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okPipeIn_FIFO_conf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y32.DIADI20), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.010</twSlack><twSrc BELType="FF">label_okPipeIn_conf/ep_dataout_20</twSrc><twDest BELType="RAM">okPipeIn_FIFO_conf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.222</twTotPathDel><twClkSkew dest = "0.764" src = "0.552">-0.212</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okPipeIn_conf/ep_dataout_20</twSrc><twDest BELType='RAM'>okPipeIn_FIFO_conf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="11.408">okClk</twSrcClk><twPathDel><twSite>SLICE_X38Y148.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>ep_dataout&lt;23&gt;</twComp><twBEL>label_okPipeIn_conf/ep_dataout_20</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y32.DIADI20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.400</twDelInfo><twComp>ep_dataout&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y32.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>okPipeIn_FIFO_conf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>okPipeIn_FIFO_conf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.178</twLogDel><twRouteDel>0.400</twRouteDel><twTotDel>0.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.408">okClk</twDestClk><twPctLog>-80.2</twPctLog><twPctRoute>180.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="45"><twPinLimitBanner>Component Switching Limit Checks: TS_label_okHost_mmcm0_clk0 = PERIOD TIMEGRP &quot;label_okHost_mmcm0_clk0&quot;
        TS_okHostClk PHASE 1.488 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="46" type="MINPERIOD" name="Trper_CLKA" slack="7.737" period="9.920" constraintValue="9.920" deviceLimit="2.183" freqLimit="458.085" physResource="label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK" logResource="label_okHost/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK" locationPin="RAMB18_X0Y40.RDCLK" clockNet="okClk"/><twPinLimit anchorID="47" type="MINPERIOD" name="Trper_CLKA" slack="7.737" period="9.920" constraintValue="9.920" deviceLimit="2.183" freqLimit="458.085" physResource="okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" logResource="okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL" locationPin="RAMB36_X3Y22.CLKARDCLKL" clockNet="okClk"/><twPinLimit anchorID="48" type="MINPERIOD" name="Trper_CLKA" slack="7.737" period="9.920" constraintValue="9.920" deviceLimit="2.183" freqLimit="458.085" physResource="okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" logResource="okPipeIn_FIFO_squid/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU" locationPin="RAMB36_X3Y22.CLKARDCLKU" clockNet="okClk"/></twPinLimitRpt></twConst><twConst anchorID="49" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_MaterCLK_clkout2 = PERIOD TIMEGRP &quot;MaterCLK_clkout2&quot; TS_okSysClk / 0.025         HIGH 50%;</twConstName><twItemCnt>18938443</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>43882</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.561</twMinPer></twConstHead><twPathRptBanner iPaths="282658" iCriticalPaths="0" sType="EndPoint">Paths for end point label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7 (SLICE_X62Y137.C1), 282658 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>186.439</twSlack><twSrc BELType="FF">label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType="FF">label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7</twDest><twTotPathDel>13.345</twTotPathDel><twClkSkew dest = "1.162" src = "1.274">0.112</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType='FF'>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;3&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_28&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_1233</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1233</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y113.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1011</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_611</twBEL><twBEL>label_FPA_sim/label_TES/Mmux_n1087_5_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_5_f711</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_32&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6&lt;5&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>label_FPA_sim/label_TES/n1087&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y85.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>label_ila/U0/iTRIG_IN&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_TES/Msub_n1092_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Vtes_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y98.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut&lt;5&gt;</twBEL><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.283</twDelInfo><twComp>label_FPA_sim/label_SQUID/out_perfect_squid&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X98Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/Mram_squid_Ram155_RAMD_O</twComp><twBEL>label_FPA_sim/label_SQUID_table/Mram_squid_Ram155_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y140.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/N994</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y140.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y137.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_122</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_112</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y137.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD&lt;11&gt;71</twBEL><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7</twBEL></twPathDel><twLogDel>1.521</twLogDel><twRouteDel>11.824</twRouteDel><twTotDel>13.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>186.525</twSlack><twSrc BELType="FF">label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType="FF">label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7</twDest><twTotPathDel>13.259</twTotPathDel><twClkSkew dest = "1.162" src = "1.274">0.112</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType='FF'>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;3&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_28&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_1233</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1233</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y113.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1011</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_611</twBEL><twBEL>label_FPA_sim/label_TES/Mmux_n1087_5_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_5_f711</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_32&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6&lt;5&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>label_FPA_sim/label_TES/n1087&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y85.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>label_ila/U0/iTRIG_IN&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_TES/Msub_n1092_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Vtes_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y98.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut&lt;5&gt;</twBEL><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y132.B6</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.155</twDelInfo><twComp>label_FPA_sim/label_SQUID/out_perfect_squid&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMD_O</twComp><twBEL>label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y132.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/N958</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y132.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_121</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y137.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.289</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_121</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_112</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y137.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD&lt;11&gt;71</twBEL><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7</twBEL></twPathDel><twLogDel>1.521</twLogDel><twRouteDel>11.738</twRouteDel><twTotDel>13.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>186.541</twSlack><twSrc BELType="FF">label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType="FF">label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7</twDest><twTotPathDel>13.243</twTotPathDel><twClkSkew dest = "1.162" src = "1.274">0.112</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType='FF'>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;3&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_28&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_1233</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1233</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y113.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1011</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_611</twBEL><twBEL>label_FPA_sim/label_TES/Mmux_n1087_5_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_5_f711</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_32&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6&lt;5&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>label_FPA_sim/label_TES/n1087&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y85.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>label_ila/U0/iTRIG_IN&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_TES/Msub_n1092_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Vtes_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y98.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut&lt;5&gt;</twBEL><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y140.B6</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.434</twDelInfo><twComp>label_FPA_sim/label_SQUID/out_perfect_squid&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y140.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMD_O</twComp><twBEL>label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMB</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y140.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.559</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/N988</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y140.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y137.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_122</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_112</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX7_7</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y137.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.020</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD&lt;11&gt;71</twBEL><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_7</twBEL></twPathDel><twLogDel>1.521</twLogDel><twRouteDel>11.722</twRouteDel><twTotDel>13.243</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="282658" iCriticalPaths="0" sType="EndPoint">Paths for end point label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8 (SLICE_X64Y138.A5), 282658 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>186.625</twSlack><twSrc BELType="FF">label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType="FF">label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8</twDest><twTotPathDel>13.160</twTotPathDel><twClkSkew dest = "1.163" src = "1.274">0.111</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType='FF'>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;3&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_28&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_1233</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1233</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y113.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1011</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_611</twBEL><twBEL>label_FPA_sim/label_TES/Mmux_n1087_5_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_5_f711</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_32&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6&lt;5&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>label_FPA_sim/label_TES/n1087&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y85.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>label_ila/U0/iTRIG_IN&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_TES/Msub_n1092_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Vtes_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y98.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut&lt;5&gt;</twBEL><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y132.C6</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.375</twDelInfo><twComp>label_FPA_sim/label_SQUID/out_perfect_squid&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMD_O</twComp><twBEL>label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y133.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/N959</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y137.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_112</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y138.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD&lt;11&gt;81</twBEL><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8</twBEL></twPathDel><twLogDel>1.523</twLogDel><twRouteDel>11.637</twRouteDel><twTotDel>13.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>186.705</twSlack><twSrc BELType="FF">label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType="FF">label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8</twDest><twTotPathDel>13.080</twTotPathDel><twClkSkew dest = "1.163" src = "1.274">0.111</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType='FF'>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;3&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_28&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_1233</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1233</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y113.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1011</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_611</twBEL><twBEL>label_FPA_sim/label_TES/Mmux_n1087_5_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_5_f711</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_32&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6&lt;5&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>label_FPA_sim/label_TES/n1087&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y85.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>label_ila/U0/iTRIG_IN&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_TES/Msub_n1092_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Vtes_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y98.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut&lt;5&gt;</twBEL><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y140.C6</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.558</twDelInfo><twComp>label_FPA_sim/label_SQUID/out_perfect_squid&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y140.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMD_O</twComp><twBEL>label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X103Y140.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/N989</twComp></twPathDel><twPathDel><twSite>SLICE_X103Y140.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_122</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y137.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_122</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_112</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y138.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD&lt;11&gt;81</twBEL><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8</twBEL></twPathDel><twLogDel>1.523</twLogDel><twRouteDel>11.557</twRouteDel><twTotDel>13.080</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>186.764</twSlack><twSrc BELType="FF">label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType="FF">label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8</twDest><twTotPathDel>13.021</twTotPathDel><twClkSkew dest = "1.163" src = "1.274">0.111</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType='FF'>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;3&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y121.A3</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.247</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_31&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_1131</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1131</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y113.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1010</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_610</twBEL><twBEL>label_FPA_sim/label_TES/Mmux_n1087_5_f7_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.852</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_5_f710</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_32&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6&lt;5&gt;101</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y85.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>label_FPA_sim/label_TES/n1087&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y85.BMUX</twSite><twDelType>Taxb</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>label_ila/U0/iTRIG_IN&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_TES/Msub_n1092_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y98.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.045</twDelInfo><twComp>Vtes_out&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y98.BMUX</twSite><twDelType>Topab</twDelType><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut&lt;4&gt;</twBEL><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y132.C6</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.375</twDelInfo><twComp>label_FPA_sim/label_SQUID/out_perfect_squid&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMD_O</twComp><twBEL>label_FPA_sim/label_SQUID_table/Mram_squid_Ram149_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y133.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.683</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/N959</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y137.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_121</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_112</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y138.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX8_7</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD&lt;11&gt;81</twBEL><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_8</twBEL></twPathDel><twLogDel>1.576</twLogDel><twRouteDel>11.445</twRouteDel><twTotDel>13.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="282658" iCriticalPaths="0" sType="EndPoint">Paths for end point label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6 (SLICE_X62Y137.A5), 282658 paths
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>186.634</twSlack><twSrc BELType="FF">label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType="FF">label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6</twDest><twTotPathDel>13.150</twTotPathDel><twClkSkew dest = "1.162" src = "1.274">0.112</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType='FF'>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;3&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_28&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_1233</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1233</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y113.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1011</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_611</twBEL><twBEL>label_FPA_sim/label_TES/Mmux_n1087_5_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_5_f711</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_32&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6&lt;5&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>label_FPA_sim/label_TES/n1087&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y85.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>label_ila/U0/iTRIG_IN&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_TES/Msub_n1092_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Vtes_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y98.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut&lt;5&gt;</twBEL><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y139.A6</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.462</twDelInfo><twComp>label_FPA_sim/label_SQUID/out_perfect_squid&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y139.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/Mram_squid_Ram153_RAMD_O</twComp><twBEL>label_FPA_sim/label_SQUID_table/Mram_squid_Ram153_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y140.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.571</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/N981</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y136.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y136.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX1_112</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y137.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y137.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD&lt;11&gt;61</twBEL><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6</twBEL></twPathDel><twLogDel>1.523</twLogDel><twRouteDel>11.627</twRouteDel><twTotDel>13.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>186.655</twSlack><twSrc BELType="FF">label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType="FF">label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6</twDest><twTotPathDel>13.129</twTotPathDel><twClkSkew dest = "1.162" src = "1.274">0.112</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType='FF'>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;3&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_28&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_1233</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1233</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y113.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1011</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_611</twBEL><twBEL>label_FPA_sim/label_TES/Mmux_n1087_5_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_5_f711</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_32&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6&lt;5&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>label_FPA_sim/label_TES/n1087&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y85.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>label_ila/U0/iTRIG_IN&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_TES/Msub_n1092_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Vtes_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y98.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut&lt;5&gt;</twBEL><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y140.A6</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.454</twDelInfo><twComp>label_FPA_sim/label_SQUID/out_perfect_squid&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X104Y140.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/Mram_squid_Ram156_RAMD_O</twComp><twBEL>label_FPA_sim/label_SQUID_table/Mram_squid_Ram156_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y140.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/N999</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y136.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y136.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX1_112</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y137.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y137.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD&lt;11&gt;61</twBEL><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6</twBEL></twPathDel><twLogDel>1.523</twLogDel><twRouteDel>11.606</twRouteDel><twTotDel>13.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>186.655</twSlack><twSrc BELType="FF">label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType="FF">label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6</twDest><twTotPathDel>13.129</twTotPathDel><twClkSkew dest = "1.162" src = "1.274">0.112</twClkSkew><twDelConst>200.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_FPA_sim/label_TES/pixel_delayed_6_0</twSrc><twDest BELType='FF'>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X37Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X37Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;3&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>160</twFanCnt><twDelInfo twEdge="twRising">1.488</twDelInfo><twComp>label_FPA_sim/label_TES/pixel_delayed_6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_28&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_1233</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y113.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1233</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y113.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_1011</twComp><twBEL>label_FPA_sim/label_TES/Mmux_n1087_611</twBEL><twBEL>label_FPA_sim/label_TES/Mmux_n1087_5_f7_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.849</twDelInfo><twComp>label_FPA_sim/label_TES/Mmux_n1087_5_f711</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>Vo_32&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_TES/pixel_delayed_6&lt;5&gt;111</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y85.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>label_FPA_sim/label_TES/n1087&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y85.CMUX</twSite><twDelType>Tbxc</twDelType><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>label_ila/U0/iTRIG_IN&lt;9&gt;</twComp><twBEL>label_FPA_sim/label_TES/Msub_n1092_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y98.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>Vtes_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y98.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_lut&lt;5&gt;</twBEL><twBEL>label_FPA_sim/label_SQUID/Msub_out_perfect_squid_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X108Y140.A6</twSite><twDelType>net</twDelType><twFanCnt>1024</twFanCnt><twDelInfo twEdge="twRising">3.436</twDelInfo><twComp>label_FPA_sim/label_SQUID/out_perfect_squid&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X108Y140.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMD_O</twComp><twBEL>label_FPA_sim/label_SQUID_table/Mram_squid_Ram154_RAMA</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y140.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.576</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/N987</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122</twBEL></twPathDel><twPathDel><twSite>SLICE_X79Y136.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.198</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_122</twComp></twPathDel><twPathDel><twSite>SLICE_X79Y136.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX1_112</twComp><twBEL>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y137.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/inst_LPM_MUX6_7</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y137.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD&lt;7&gt;</twComp><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_ADDRESS_RD&lt;11&gt;61</twBEL><twBEL>label_FPA_sim/label_SQUID_table/squid_Ram_Data_RD_6</twBEL></twPathDel><twLogDel>1.523</twLogDel><twRouteDel>11.606</twRouteDel><twTotDel>13.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MaterCLK_clkout2 = PERIOD TIMEGRP &quot;MaterCLK_clkout2&quot; TS_okSysClk / 0.025
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAMB36_X2Y13.DIBDI0), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.063</twTotPathDel><twClkSkew dest = "0.350" src = "0.287">-0.063</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X46Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>label_ila/U0/I_NO_D.U_ILA/iDATA&lt;23&gt;</twComp><twBEL>label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y13.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.241</twDelInfo><twComp>label_ila/U0/I_NO_D.U_ILA/iDATA&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y13.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twComp><twBEL>label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.178</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>-282.5</twPctLog><twPctRoute>382.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36 (RAMB36_X2Y13.DIBDI1), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.063</twTotPathDel><twClkSkew dest = "0.350" src = "0.287">-0.063</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X46Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>label_ila/U0/I_NO_D.U_ILA/iDATA&lt;23&gt;</twComp><twBEL>label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y13.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.241</twDelInfo><twComp>label_ila/U0/I_NO_D.U_ILA/iDATA&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y13.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twComp><twBEL>label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[22].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.178</twLogDel><twRouteDel>0.241</twRouteDel><twTotDel>0.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>-282.5</twPctLog><twPctRoute>382.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36 (RAMB36_X2Y41.DIBDI0), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.001</twSlack><twSrc BELType="FF">label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.330</twTotPathDel><twClkSkew dest = "0.799" src = "0.470">-0.329</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X44Y187.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X44Y187.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>label_ila/U0/I_NO_D.U_ILA/iDATA&lt;51&gt;</twComp><twBEL>label_ila/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y41.DIBDI0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.508</twDelInfo><twComp>label_ila/U0/I_NO_D.U_ILA/iDATA&lt;50&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y41.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36</twComp><twBEL>label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_1/I_B36KGT0.G_RAMB36[51].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.178</twLogDel><twRouteDel>0.508</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="200.000">CLK_5Mhz</twDestClk><twPctLog>-53.9</twPctLog><twPctRoute>153.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="74"><twPinLimitBanner>Component Switching Limit Checks: TS_MaterCLK_clkout2 = PERIOD TIMEGRP &quot;MaterCLK_clkout2&quot; TS_okSysClk / 0.025
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="75" type="MINPERIOD" name="Trper_CLKB" slack="197.817" period="200.000" constraintValue="200.000" deviceLimit="2.183" freqLimit="458.085" physResource="label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X1Y6.CLKBWRCLKL" clockNet="CLK_5Mhz"/><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="197.817" period="200.000" constraintValue="200.000" deviceLimit="2.183" freqLimit="458.085" physResource="label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKU" logResource="label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[20].u_ramb36/U_RAMB36/CLKBWRCLKU" locationPin="RAMB36_X1Y6.CLKBWRCLKU" clockNet="CLK_5Mhz"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKB" slack="197.817" period="200.000" constraintValue="200.000" deviceLimit="2.183" freqLimit="458.085" physResource="label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="label_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_EQ_48K_OR_64K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X5Y3.CLKBWRCLKL" clockNet="CLK_5Mhz"/></twPinLimitRpt></twConst><twConst anchorID="78" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_MaterCLK_clkout0 = PERIOD TIMEGRP &quot;MaterCLK_clkout0&quot; TS_okSysClk / 0.4 HIGH         50%;</twConstName><twItemCnt>5908</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>180</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.405</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point led_temp_0 (SLICE_X0Y87.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.095</twSlack><twSrc BELType="FF">vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">led_temp_0</twDest><twTotPathDel>5.294</twTotPathDel><twClkSkew dest = "3.248" src = "3.135">-0.113</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>led_temp_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X64Y105.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>SYNC_OUT&lt;0&gt;</twComp><twBEL>vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>SYNC_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>valid_vp</twComp><twBEL>reset1</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.535</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>reset_BUFG</twComp><twBEL>reset_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>955</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>reset_BUFG</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>led_temp&lt;3&gt;</twComp><twBEL>led_temp_0</twBEL></twPathDel><twLogDel>0.776</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>5.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">GLOBAL_CLK</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point led_temp_1 (SLICE_X0Y87.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.095</twSlack><twSrc BELType="FF">vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">led_temp_1</twDest><twTotPathDel>5.294</twTotPathDel><twClkSkew dest = "3.248" src = "3.135">-0.113</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>led_temp_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X64Y105.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>SYNC_OUT&lt;0&gt;</twComp><twBEL>vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>SYNC_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>valid_vp</twComp><twBEL>reset1</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.535</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>reset_BUFG</twComp><twBEL>reset_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>955</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>reset_BUFG</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>led_temp&lt;3&gt;</twComp><twBEL>led_temp_1</twBEL></twPathDel><twLogDel>0.776</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>5.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">GLOBAL_CLK</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point led_temp_2 (SLICE_X0Y87.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.095</twSlack><twSrc BELType="FF">vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">led_temp_2</twDest><twTotPathDel>5.294</twTotPathDel><twClkSkew dest = "3.248" src = "3.135">-0.113</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.194" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>led_temp_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X64Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_5Mhz</twSrcClk><twPathDel><twSite>SLICE_X64Y105.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>SYNC_OUT&lt;0&gt;</twComp><twBEL>vio_conf/U0/I_VIO/GEN_SYNC_OUT[0].SYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y121.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>SYNC_OUT&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.053</twDelInfo><twComp>valid_vp</twComp><twBEL>reset1</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.I0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.535</twDelInfo><twComp>reset</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y31.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.120</twDelInfo><twComp>reset_BUFG</twComp><twBEL>reset_BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y87.SR</twSite><twDelType>net</twDelType><twFanCnt>955</twFanCnt><twDelInfo twEdge="twRising">1.875</twDelInfo><twComp>reset_BUFG</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y87.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>led_temp&lt;3&gt;</twComp><twBEL>led_temp_2</twBEL></twPathDel><twLogDel>0.776</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>5.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">GLOBAL_CLK</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_MaterCLK_clkout0 = PERIOD TIMEGRP &quot;MaterCLK_clkout0&quot; TS_okSysClk / 0.4 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point led_temp_3 (SLICE_X0Y87.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.210</twSlack><twSrc BELType="FF">led_temp_3</twSrc><twDest BELType="FF">led_temp_3</twDest><twTotPathDel>0.210</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>led_temp_3</twSrc><twDest BELType='FF'>led_temp_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">GLOBAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>led_temp&lt;3&gt;</twComp><twBEL>led_temp_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.143</twDelInfo><twComp>led_temp&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y87.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>led_temp&lt;3&gt;</twComp><twBEL>led_temp[3]_INV_6_o1_INV_0</twBEL><twBEL>led_temp_3</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.143</twRouteDel><twTotDel>0.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">GLOBAL_CLK</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point led_temp_0 (SLICE_X0Y87.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.219</twSlack><twSrc BELType="FF">led_temp_0</twSrc><twDest BELType="FF">led_temp_0</twDest><twTotPathDel>0.219</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>led_temp_0</twSrc><twDest BELType='FF'>led_temp_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">GLOBAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X0Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>led_temp&lt;3&gt;</twComp><twBEL>led_temp_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y87.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>led_temp&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y87.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>led_temp&lt;3&gt;</twComp><twBEL>led_temp[0]_INV_3_o1_INV_0</twBEL><twBEL>led_temp_0</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">GLOBAL_CLK</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point count_3 (SLICE_X22Y137.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">count_3</twSrc><twDest BELType="FF">count_3</twDest><twTotPathDel>0.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>count_3</twSrc><twDest BELType='FF'>count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">GLOBAL_CLK</twSrcClk><twPathDel><twSite>SLICE_X22Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>count&lt;3&gt;</twComp><twBEL>count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y137.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.139</twDelInfo><twComp>count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y137.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.018</twDelInfo><twComp>count&lt;3&gt;</twComp><twBEL>Mcount_count_lut&lt;3&gt;</twBEL><twBEL>Mcount_count_cy&lt;3&gt;</twBEL><twBEL>count_3</twBEL></twPathDel><twLogDel>0.100</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.239</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">GLOBAL_CLK</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="91"><twPinLimitBanner>Component Switching Limit Checks: TS_MaterCLK_clkout0 = PERIOD TIMEGRP &quot;MaterCLK_clkout0&quot; TS_okSysClk / 0.4 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="92" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="10.900" period="12.500" constraintValue="12.500" deviceLimit="1.600" freqLimit="625.000" physResource="MaterCLK/clkout1_buf/I0" logResource="MaterCLK/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y2.I0" clockNet="MaterCLK/clkout0"/><twPinLimit anchorID="93" type="MINHIGHPULSE" name="Trpw" slack="11.700" period="12.500" constraintValue="6.250" deviceLimit="0.400" physResource="count&lt;3&gt;/SR" logResource="count_0/SR" locationPin="SLICE_X22Y137.SR" clockNet="reset_BUFG"/><twPinLimit anchorID="94" type="MINHIGHPULSE" name="Trpw" slack="11.700" period="12.500" constraintValue="6.250" deviceLimit="0.400" physResource="count&lt;3&gt;/SR" logResource="count_1/SR" locationPin="SLICE_X22Y137.SR" clockNet="reset_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="95" twConstType="OFFSETINDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.302</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/iob_regs[29].regin0 (ILOGIC_X0Y143.D), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twConstOffIn anchorID="97" twDataPathType="twDataPathMaxDelay"><twSlack>0.698</twSlack><twSrc BELType="PAD">okUHU&lt;29&gt;</twSrc><twDest BELType="FF">label_okHost/iob_regs[29].regin0</twDest><twClkDel>-1.680</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;34&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;29&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;29&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[29].regin0</twDest><twLogLvls>1</twLogLvls><twSrcSite>B26.PAD</twSrcSite><twPathDel><twSite>B26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.934</twDelInfo><twComp>okUHU&lt;29&gt;</twComp><twBEL>okUHU&lt;29&gt;</twBEL><twBEL>label_okHost/iob_regs[29].iobf0/IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y143.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>label_okHost/iobf0_o&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y143.CLK</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>label_okHost/okHC&lt;34&gt;</twComp><twBEL>label_okHost/iob_regs[29].regin0</twBEL></twPathDel><twLogDel>0.943</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.943</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[29].regin0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-6.743</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y143.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.846</twLogDel><twRouteDel>4.166</twRouteDel><twTotDel>-1.680</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/iob_regs[14].regin0 (ILOGIC_X0Y147.D), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twConstOffIn anchorID="99" twDataPathType="twDataPathMaxDelay"><twSlack>0.705</twSlack><twSrc BELType="PAD">okUHU&lt;14&gt;</twSrc><twDest BELType="FF">label_okHost/iob_regs[14].regin0</twDest><twClkDel>-1.678</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;19&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;14&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;14&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[14].regin0</twDest><twLogLvls>1</twLogLvls><twSrcSite>A25.PAD</twSrcSite><twPathDel><twSite>A25.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.929</twDelInfo><twComp>okUHU&lt;14&gt;</twComp><twBEL>okUHU&lt;14&gt;</twBEL><twBEL>label_okHost/iob_regs[14].iobf0/IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y147.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>label_okHost/iobf0_o&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y147.CLK</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>label_okHost/okHC&lt;19&gt;</twComp><twBEL>label_okHost/iob_regs[14].regin0</twBEL></twPathDel><twLogDel>0.938</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[14].regin0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-6.743</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y147.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.846</twLogDel><twRouteDel>4.168</twRouteDel><twTotDel>-1.678</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/iob_regs[10].regin0 (ILOGIC_X0Y141.D), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twConstOffIn anchorID="101" twDataPathType="twDataPathMaxDelay"><twSlack>0.707</twSlack><twSrc BELType="PAD">okUHU&lt;10&gt;</twSrc><twDest BELType="FF">label_okHost/iob_regs[10].regin0</twDest><twClkDel>-1.680</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;15&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;10&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;10&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[10].regin0</twDest><twLogLvls>1</twLogLvls><twSrcSite>A24.PAD</twSrcSite><twPathDel><twSite>A24.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.925</twDelInfo><twComp>okUHU&lt;10&gt;</twComp><twBEL>okUHU&lt;10&gt;</twBEL><twBEL>label_okHost/iob_regs[10].iobf0/IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y141.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>label_okHost/iobf0_o&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y141.CLK</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>label_okHost/okHC&lt;15&gt;</twComp><twBEL>label_okHost/iob_regs[10].regin0</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.934</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[10].regin0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-6.743</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.846</twLogDel><twRouteDel>4.166</twRouteDel><twTotDel>-1.680</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/iob_regs[22].regin0 (ILOGIC_X0Y103.D), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twConstOffIn anchorID="103" twDataPathType="twDataPathMinDelay"><twSlack>0.947</twSlack><twSrc BELType="PAD">okUHU&lt;22&gt;</twSrc><twDest BELType="FF">label_okHost/iob_regs[22].regin0</twDest><twClkDel>-0.564</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;27&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;22&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;22&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[22].regin0</twDest><twLogLvls>1</twLogLvls><twSrcSite>K22.PAD</twSrcSite><twPathDel><twSite>K22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.112</twDelInfo><twComp>okUHU&lt;22&gt;</twComp><twBEL>okUHU&lt;22&gt;</twBEL><twBEL>label_okHost/iob_regs[22].iobf0/IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y103.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/iobf0_o&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y103.CLK</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">-0.074</twDelInfo><twComp>label_okHost/okHC&lt;27&gt;</twComp><twBEL>label_okHost/iob_regs[22].regin0</twBEL></twPathDel><twLogDel>0.038</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.038</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[22].regin0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.017</twRouteDel><twTotDel>-0.564</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/iob_regs[24].regin0 (ILOGIC_X0Y102.D), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstOffIn anchorID="105" twDataPathType="twDataPathMinDelay"><twSlack>0.948</twSlack><twSrc BELType="PAD">okUHU&lt;24&gt;</twSrc><twDest BELType="FF">label_okHost/iob_regs[24].regin0</twDest><twClkDel>-0.563</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;29&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;24&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;24&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[24].regin0</twDest><twLogLvls>1</twLogLvls><twSrcSite>K23.PAD</twSrcSite><twPathDel><twSite>K23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>okUHU&lt;24&gt;</twComp><twBEL>okUHU&lt;24&gt;</twBEL><twBEL>label_okHost/iob_regs[24].iobf0/IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/iobf0_o&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">-0.074</twDelInfo><twComp>label_okHost/okHC&lt;29&gt;</twComp><twBEL>label_okHost/iob_regs[24].regin0</twBEL></twPathDel><twLogDel>0.040</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[24].regin0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.018</twRouteDel><twTotDel>-0.563</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/iob_regs[28].regin0 (ILOGIC_X0Y106.D), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstOffIn anchorID="107" twDataPathType="twDataPathMinDelay"><twSlack>0.955</twSlack><twSrc BELType="PAD">okUHU&lt;28&gt;</twSrc><twDest BELType="FF">label_okHost/iob_regs[28].regin0</twDest><twClkDel>-0.565</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;33&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;28&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;28&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[28].regin0</twDest><twLogLvls>1</twLogLvls><twSrcSite>J24.PAD</twSrcSite><twPathDel><twSite>J24.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>okUHU&lt;28&gt;</twComp><twBEL>okUHU&lt;28&gt;</twBEL><twBEL>label_okHost/iob_regs[28].iobf0/IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y106.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/iobf0_o&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y106.CLK</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">-0.074</twDelInfo><twComp>label_okHost/okHC&lt;33&gt;</twComp><twBEL>label_okHost/iob_regs[28].regin0</twBEL></twPathDel><twLogDel>0.045</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.045</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[28].regin0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y106.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>-0.565</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="108" twConstType="OFFSETOUTDELAY" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.707</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;29&gt; (B26.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="109"><twConstOffOut anchorID="110" twDataPathType="twDataPathMaxDelay"><twSlack>5.293</twSlack><twSrc BELType="FF">label_okHost/iob_regs[29].regout0</twSrc><twDest BELType="PAD">okUHU&lt;29&gt;</twDest><twClkDel>-0.565</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;29&gt;</twClkDest><twDataDel>1.617</twDataDel><twDataSrc>label_okHost/regout0_q&lt;29&gt;</twDataSrc><twDataDest>okUHU&lt;29&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;29&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[29].regout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y143.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>-0.565</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[29].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;29&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y143.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>label_okHost/regout0_q&lt;29&gt;</twComp><twBEL>label_okHost/iob_regs[29].regout0</twBEL></twPathDel><twPathDel><twSite>B26.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regout0_q&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>B26.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>okUHU&lt;29&gt;</twComp><twBEL>label_okHost/iob_regs[29].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;29&gt;</twBEL></twPathDel><twLogDel>1.617</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.617</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="111"><twConstOffOut anchorID="112" twDataPathType="twDataPathMaxDelay"><twSlack>5.657</twSlack><twSrc BELType="FF">label_okHost/iob_regs[29].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;29&gt;</twDest><twClkDel>-0.565</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;29&gt;</twClkDest><twDataDel>1.253</twDataDel><twDataSrc>label_okHost/regout0_q&lt;29&gt;</twDataSrc><twDataDest>okUHU&lt;29&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;29&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[29].regvalid</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y143.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>-0.565</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[29].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;29&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y143.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y143.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>label_okHost/regout0_q&lt;29&gt;</twComp><twBEL>label_okHost/iob_regs[29].regvalid</twBEL></twPathDel><twPathDel><twSite>B26.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regvalid_q&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>B26.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.013</twDelInfo><twComp>okUHU&lt;29&gt;</twComp><twBEL>label_okHost/iob_regs[29].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;29&gt;</twBEL></twPathDel><twLogDel>1.253</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.253</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;14&gt; (A25.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="113"><twConstOffOut anchorID="114" twDataPathType="twDataPathMaxDelay"><twSlack>5.296</twSlack><twSrc BELType="FF">label_okHost/iob_regs[14].regout0</twSrc><twDest BELType="PAD">okUHU&lt;14&gt;</twDest><twClkDel>-0.563</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;14&gt;</twClkDest><twDataDel>1.612</twDataDel><twDataSrc>label_okHost/regout0_q&lt;14&gt;</twDataSrc><twDataDest>okUHU&lt;14&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;14&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[14].regout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y147.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.018</twRouteDel><twTotDel>-0.563</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[14].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;14&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y147.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>label_okHost/regout0_q&lt;14&gt;</twComp><twBEL>label_okHost/iob_regs[14].regout0</twBEL></twPathDel><twPathDel><twSite>A25.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regout0_q&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>A25.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>okUHU&lt;14&gt;</twComp><twBEL>label_okHost/iob_regs[14].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;14&gt;</twBEL></twPathDel><twLogDel>1.612</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.612</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="115"><twConstOffOut anchorID="116" twDataPathType="twDataPathMaxDelay"><twSlack>5.660</twSlack><twSrc BELType="FF">label_okHost/iob_regs[14].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;14&gt;</twDest><twClkDel>-0.563</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;14&gt;</twClkDest><twDataDel>1.248</twDataDel><twDataSrc>label_okHost/regout0_q&lt;14&gt;</twDataSrc><twDataDest>okUHU&lt;14&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;14&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[14].regvalid</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y147.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.843</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.018</twRouteDel><twTotDel>-0.563</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[14].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;14&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y147.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>label_okHost/regout0_q&lt;14&gt;</twComp><twBEL>label_okHost/iob_regs[14].regvalid</twBEL></twPathDel><twPathDel><twSite>A25.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regvalid_q&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>A25.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>okUHU&lt;14&gt;</twComp><twBEL>label_okHost/iob_regs[14].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;14&gt;</twBEL></twPathDel><twLogDel>1.248</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.248</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;10&gt; (A24.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="117"><twConstOffOut anchorID="118" twDataPathType="twDataPathMaxDelay"><twSlack>5.302</twSlack><twSrc BELType="FF">label_okHost/iob_regs[10].regout0</twSrc><twDest BELType="PAD">okUHU&lt;10&gt;</twDest><twClkDel>-0.565</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;10&gt;</twClkDest><twDataDel>1.608</twDataDel><twDataSrc>label_okHost/regout0_q&lt;10&gt;</twDataSrc><twDataDest>okUHU&lt;10&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;10&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[10].regout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>-0.565</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[10].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;10&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y141.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>label_okHost/regout0_q&lt;10&gt;</twComp><twBEL>label_okHost/iob_regs[10].regout0</twBEL></twPathDel><twPathDel><twSite>A24.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regout0_q&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>A24.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.387</twDelInfo><twComp>okUHU&lt;10&gt;</twComp><twBEL>label_okHost/iob_regs[10].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;10&gt;</twBEL></twPathDel><twLogDel>1.608</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.608</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="119"><twConstOffOut anchorID="120" twDataPathType="twDataPathMaxDelay"><twSlack>5.666</twSlack><twSrc BELType="FF">label_okHost/iob_regs[10].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;10&gt;</twDest><twClkDel>-0.565</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;10&gt;</twClkDest><twDataDel>1.244</twDataDel><twDataSrc>label_okHost/regout0_q&lt;10&gt;</twDataSrc><twDataDest>okUHU&lt;10&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;10&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[10].regvalid</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y141.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>-0.565</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[10].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;10&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y141.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y141.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.240</twDelInfo><twComp>label_okHost/regout0_q&lt;10&gt;</twComp><twBEL>label_okHost/iob_regs[10].regvalid</twBEL></twPathDel><twPathDel><twSite>A24.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regvalid_q&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>A24.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>okUHU&lt;10&gt;</twComp><twBEL>label_okHost/iob_regs[10].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;10&gt;</twBEL></twPathDel><twLogDel>1.244</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.244</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;22&gt; (K22.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="121"><twConstOffOut anchorID="122" twDataPathType="twDataPathMinDelay"><twSlack>1.800</twSlack><twSrc BELType="FF">label_okHost/iob_regs[22].regout0</twSrc><twDest BELType="PAD">okUHU&lt;22&gt;</twDest><twClkDel>-1.679</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;22&gt;</twClkDest><twDataDel>2.158</twDataDel><twDataSrc>label_okHost/regout0_q&lt;22&gt;</twDataSrc><twDataDest>okUHU&lt;22&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[22].regout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-6.743</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">1.473</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.846</twLogDel><twRouteDel>4.167</twRouteDel><twTotDel>-1.679</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[22].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;22&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y103.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>label_okHost/regout0_q&lt;22&gt;</twComp><twBEL>label_okHost/iob_regs[22].regout0</twBEL></twPathDel><twPathDel><twSite>K22.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regout0_q&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>K22.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.775</twDelInfo><twComp>okUHU&lt;22&gt;</twComp><twBEL>label_okHost/iob_regs[22].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;22&gt;</twBEL></twPathDel><twLogDel>2.158</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.158</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="123"><twConstOffOut anchorID="124" twDataPathType="twDataPathMinDelay"><twSlack>1.636</twSlack><twSrc BELType="FF">label_okHost/iob_regs[22].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;22&gt;</twDest><twClkDel>-0.723</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;22&gt;</twClkDest><twDataDel>1.038</twDataDel><twDataSrc>label_okHost/regout0_q&lt;22&gt;</twDataSrc><twDataDest>okUHU&lt;22&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;22&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[22].regvalid</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.571</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y103.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.421</twLogDel><twRouteDel>1.698</twRouteDel><twTotDel>-0.723</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[22].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;22&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y103.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>label_okHost/regout0_q&lt;22&gt;</twComp><twBEL>label_okHost/iob_regs[22].regvalid</twBEL></twPathDel><twPathDel><twSite>K22.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regvalid_q&lt;22&gt;</twComp></twPathDel><twPathDel><twSite>K22.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>okUHU&lt;22&gt;</twComp><twBEL>label_okHost/iob_regs[22].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;22&gt;</twBEL></twPathDel><twLogDel>1.038</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.038</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;24&gt; (K23.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="125"><twConstOffOut anchorID="126" twDataPathType="twDataPathMinDelay"><twSlack>1.803</twSlack><twSrc BELType="FF">label_okHost/iob_regs[24].regout0</twSrc><twDest BELType="PAD">okUHU&lt;24&gt;</twDest><twClkDel>-1.678</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;24&gt;</twClkDest><twDataDel>2.160</twDataDel><twDataSrc>label_okHost/regout0_q&lt;24&gt;</twDataSrc><twDataDest>okUHU&lt;24&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[24].regout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-6.743</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.846</twLogDel><twRouteDel>4.168</twRouteDel><twTotDel>-1.678</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[24].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y102.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>label_okHost/regout0_q&lt;24&gt;</twComp><twBEL>label_okHost/iob_regs[24].regout0</twBEL></twPathDel><twPathDel><twSite>K23.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regout0_q&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>K23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>okUHU&lt;24&gt;</twComp><twBEL>label_okHost/iob_regs[24].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;24&gt;</twBEL></twPathDel><twLogDel>2.160</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.160</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="127"><twConstOffOut anchorID="128" twDataPathType="twDataPathMinDelay"><twSlack>1.638</twSlack><twSrc BELType="FF">label_okHost/iob_regs[24].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;24&gt;</twDest><twClkDel>-0.723</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;24&gt;</twClkDest><twDataDel>1.040</twDataDel><twDataSrc>label_okHost/regout0_q&lt;24&gt;</twDataSrc><twDataDest>okUHU&lt;24&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[24].regvalid</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.571</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y102.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.421</twLogDel><twRouteDel>1.698</twRouteDel><twTotDel>-0.723</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[24].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y102.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>label_okHost/regout0_q&lt;24&gt;</twComp><twBEL>label_okHost/iob_regs[24].regvalid</twBEL></twPathDel><twPathDel><twSite>K23.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regvalid_q&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>K23.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>okUHU&lt;24&gt;</twComp><twBEL>label_okHost/iob_regs[24].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;24&gt;</twBEL></twPathDel><twLogDel>1.040</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.040</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;17&gt; (E23.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="129"><twConstOffOut anchorID="130" twDataPathType="twDataPathMinDelay"><twSlack>1.803</twSlack><twSrc BELType="FF">label_okHost/iob_regs[17].regout0</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>-1.691</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;17&gt;</twClkDest><twDataDel>2.173</twDataDel><twDataSrc>label_okHost/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[17].regout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-6.743</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y125.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.846</twLogDel><twRouteDel>4.155</twRouteDel><twTotDel>-1.691</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[17].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y125.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>label_okHost/regout0_q&lt;17&gt;</twComp><twBEL>label_okHost/iob_regs[17].regout0</twBEL></twPathDel><twPathDel><twSite>E23.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regout0_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>E23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.790</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>label_okHost/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>2.173</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.173</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="131"><twConstOffOut anchorID="132" twDataPathType="twDataPathMinDelay"><twSlack>1.641</twSlack><twSrc BELType="FF">label_okHost/iob_regs[17].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>-0.733</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/regout0_q&lt;17&gt;</twClkDest><twDataDel>1.053</twDataDel><twDataSrc>label_okHost/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/iob_regs[17].regvalid</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.571</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y125.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.624</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.421</twLogDel><twRouteDel>1.688</twRouteDel><twTotDel>-0.733</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okHost/iob_regs[17].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y125.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>label_okHost/regout0_q&lt;17&gt;</twComp><twBEL>label_okHost/iob_regs[17].regvalid</twBEL></twPathDel><twPathDel><twSite>E23.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>label_okHost/regvalid_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>E23.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>label_okHost/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>1.053</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.053</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="133" twConstType="OFFSETOUTDELAY" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.631</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (J25.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstOffOut anchorID="135" twDataPathType="twDataPathMaxDelay"><twSlack>5.369</twSlack><twSrc BELType="FF">label_okHost/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>-0.565</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>1.541</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.016</twRouteDel><twTotDel>-0.565</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okHost/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y105.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>label_okHost/regctrlout0</twBEL></twPathDel><twPathDel><twSite>J25.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>J25.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.320</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>1.541</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.541</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (F23.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstOffOut anchorID="137" twDataPathType="twDataPathMaxDelay"><twSlack>5.381</twSlack><twSrc BELType="FF">label_okHost/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>-0.575</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>1.539</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlout1</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.006</twRouteDel><twTotDel>-0.575</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>label_okHost/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y123.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>label_okHost/regctrlout1</twBEL></twPathDel><twPathDel><twSite>F23.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>F23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>1.539</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>1.539</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (F23.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstOffOut anchorID="139" twDataPathType="twDataPathMinDelay"><twSlack>1.796</twSlack><twSrc BELType="FF">label_okHost/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>-1.691</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>2.166</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlout1</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-6.743</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y123.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.846</twLogDel><twRouteDel>4.155</twRouteDel><twTotDel>-1.691</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_okHost/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y123.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>label_okHost/regctrlout1</twBEL></twPathDel><twPathDel><twSite>F23.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>F23.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.783</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.166</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (J25.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstOffOut anchorID="141" twDataPathType="twDataPathMinDelay"><twSlack>1.809</twSlack><twSrc BELType="FF">label_okHost/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>-1.680</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>2.168</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlout0</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-6.743</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y105.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.846</twLogDel><twRouteDel>4.166</twRouteDel><twTotDel>-1.680</twTotDel></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>label_okHost/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X0Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.488">okClk</twSrcClk><twPathDel><twSite>OLOGIC_X0Y105.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>label_okHost/regctrlout0</twBEL></twPathDel><twPathDel><twSite>J25.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>J25.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.785</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>2.168</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>2.168</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="142" twConstType="OFFSETINDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 12 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.267</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/regctrlin3a (ILOGIC_X0Y138.D), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstOffIn anchorID="144" twDataPathType="twDataPathMaxDelay"><twSlack>0.733</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">label_okHost/regctrlin3a</twDest><twClkDel>-1.681</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;4&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin3a</twDest><twLogLvls>1</twLogLvls><twSrcSite>C23.PAD</twSrcSite><twPathDel><twSite>C23.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.898</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y138.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y138.CLK</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>label_okHost/okHC&lt;4&gt;</twComp><twBEL>label_okHost/regctrlin3a</twBEL></twPathDel><twLogDel>0.907</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin3a</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-6.743</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y138.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.846</twLogDel><twRouteDel>4.165</twRouteDel><twTotDel>-1.681</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/regctrlin1a (ILOGIC_X0Y114.D), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstOffIn anchorID="146" twDataPathType="twDataPathMaxDelay"><twSlack>0.745</twSlack><twSrc BELType="PAD">okUH&lt;2&gt;</twSrc><twDest BELType="FF">label_okHost/regctrlin1a</twDest><twClkDel>-1.682</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;2&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;2&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;2&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin1a</twDest><twLogLvls>1</twLogLvls><twSrcSite>J26.PAD</twSrcSite><twPathDel><twSite>J26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.885</twDelInfo><twComp>okUH&lt;2&gt;</twComp><twBEL>okUH&lt;2&gt;</twBEL><twBEL>okUH_2_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y114.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>okUH_2_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y114.CLK</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>label_okHost/okHC&lt;2&gt;</twComp><twBEL>label_okHost/regctrlin1a</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.894</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin1a</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-6.743</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.846</twLogDel><twRouteDel>4.164</twRouteDel><twTotDel>-1.682</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/regctrlin2a (ILOGIC_X0Y117.D), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstOffIn anchorID="148" twDataPathType="twDataPathMaxDelay"><twSlack>0.753</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">label_okHost/regctrlin2a</twDest><twClkDel>-1.685</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;3&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin2a</twDest><twLogLvls>1</twLogLvls><twSrcSite>G26.PAD</twSrcSite><twPathDel><twSite>G26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">0.874</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>label_okHost/okHC&lt;3&gt;</twComp><twBEL>label_okHost/regctrlin2a</twBEL></twPathDel><twLogDel>0.883</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.883</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin2a</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.149</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-6.743</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.545</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">1.467</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-5.846</twLogDel><twRouteDel>4.161</twRouteDel><twTotDel>-1.685</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 12 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/regctrlin0a (ILOGIC_X0Y122.D), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstOffIn anchorID="150" twDataPathType="twDataPathMinDelay"><twSlack>8.974</twSlack><twSrc BELType="PAD">okUH&lt;1&gt;</twSrc><twDest BELType="FF">label_okHost/regctrlin0a</twDest><twClkDel>-0.574</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;1&gt;</twClkDest><twOff>10.000</twOff><twOffSrc>okUH&lt;1&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;1&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin0a</twDest><twLogLvls>1</twLogLvls><twSrcSite>G24.PAD</twSrcSite><twPathDel><twSite>G24.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>okUH&lt;1&gt;</twComp><twBEL>okUH&lt;1&gt;</twBEL><twBEL>okUH_1_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y122.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>okUH_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y122.CLK</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">-0.074</twDelInfo><twComp>label_okHost/okHC&lt;1&gt;</twComp><twBEL>label_okHost/regctrlin0a</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.055</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin0a</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y122.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.007</twRouteDel><twTotDel>-0.574</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/regctrlin2a (ILOGIC_X0Y117.D), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstOffIn anchorID="152" twDataPathType="twDataPathMinDelay"><twSlack>8.979</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">label_okHost/regctrlin2a</twDest><twClkDel>-0.571</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;3&gt;</twClkDest><twOff>10.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin2a</twDest><twLogLvls>1</twLogLvls><twSrcSite>G26.PAD</twSrcSite><twPathDel><twSite>G26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.137</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y117.CLK</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">-0.074</twDelInfo><twComp>label_okHost/okHC&lt;3&gt;</twComp><twBEL>label_okHost/regctrlin2a</twBEL></twPathDel><twLogDel>0.063</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin2a</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y117.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.010</twRouteDel><twTotDel>-0.571</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point label_okHost/regctrlin1a (ILOGIC_X0Y114.D), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstOffIn anchorID="154" twDataPathType="twDataPathMinDelay"><twSlack>8.988</twSlack><twSrc BELType="PAD">okUH&lt;2&gt;</twSrc><twDest BELType="FF">label_okHost/regctrlin1a</twDest><twClkDel>-0.569</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>label_okHost/okHC&lt;2&gt;</twClkDest><twOff>10.000</twOff><twOffSrc>okUH&lt;2&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fDCMJit="0.128" fPhaseErr="0.097" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.167</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;2&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin1a</twDest><twLogLvls>1</twLogLvls><twSrcSite>J26.PAD</twSrcSite><twPathDel><twSite>J26.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>okUH&lt;2&gt;</twComp><twBEL>okUH&lt;2&gt;</twBEL><twBEL>okUH_2_IBUF</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y114.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>okUH_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X0Y114.CLK</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">-0.074</twDelInfo><twComp>label_okHost/okHC&lt;2&gt;</twComp><twBEL>label_okHost/regctrlin1a</twBEL></twPathDel><twLogDel>0.074</twLogDel><twRouteDel>0.000</twRouteDel><twTotDel>0.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.488">okClk</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDataPath><twClkPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>label_okHost/regctrlin1a</twDest><twLogLvls>3</twLogLvls><twSrcSite>F22.PAD</twSrcSite><twPathDel><twSite>F22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>label_okHost/hi_clk_bufg</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>label_okHost/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X0Y2.CLKOUT0</twSite><twDelType>Tmmcmcko_CLKOUT</twDelType><twDelInfo twEdge="twRising">-2.983</twDelInfo><twComp>label_okHost/mmcm0</twComp><twBEL>label_okHost/mmcm0</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>label_okHost/mmcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y3.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.030</twDelInfo><twComp>label_okHost/mmcm0_bufg</twComp><twBEL>label_okHost/mmcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X0Y114.CLK</twSite><twDelType>net</twDelType><twFanCnt>420</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>okClk</twComp></twPathDel><twLogDel>-2.581</twLogDel><twRouteDel>2.012</twRouteDel><twTotDel>-0.569</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="155"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;" type="origin" depth="0" requirement="9.920" prefType="period" actual="4.000" actualRollup="6.481" errors="0" errorRollup="0" items="0" itemsRollup="30211"/><twConstRollup name="TS_label_okHost_mmcm0_clk0" fullName="TS_label_okHost_mmcm0_clk0 = PERIOD TIMEGRP &quot;label_okHost_mmcm0_clk0&quot;         TS_okHostClk PHASE 1.488 ns HIGH 50%;" type="child" depth="1" requirement="9.920" prefType="period" actual="6.481" actualRollup="N/A" errors="0" errorRollup="0" items="30211" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="156"><twConstRollup name="TS_okSysClk" fullName="TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="2.162" errors="0" errorRollup="0" items="0" itemsRollup="18944351"/><twConstRollup name="TS_MaterCLK_clkout2" fullName="TS_MaterCLK_clkout2 = PERIOD TIMEGRP &quot;MaterCLK_clkout2&quot; TS_okSysClk / 0.025         HIGH 50%;" type="child" depth="1" requirement="200.000" prefType="period" actual="13.561" actualRollup="N/A" errors="0" errorRollup="0" items="18938443" itemsRollup="0"/><twConstRollup name="TS_MaterCLK_clkout0" fullName="TS_MaterCLK_clkout0 = PERIOD TIMEGRP &quot;MaterCLK_clkout0&quot; TS_okSysClk / 0.4 HIGH         50%;" type="child" depth="1" requirement="12.500" prefType="period" actual="5.405" actualRollup="N/A" errors="0" errorRollup="0" items="5908" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="157">0</twUnmetConstCnt><twDataSheet anchorID="158" twNameLen="15"><twSUH2ClkList anchorID="159" twDestWidth="9" twPhaseWidth="5"><twDest>okUH&lt;0&gt;</twDest><twSUH2Clk ><twSrc>okUH&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.243</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.012</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.247</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.021</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.267</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.001</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.260</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.009</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.248</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.020</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.247</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.020</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.262</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.005</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.251</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.016</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.246</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.020</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.245</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.021</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.267</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.002</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.275</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.994</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.281</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.988</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.293</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.976</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.281</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.988</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.272</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.997</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.275</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.994</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.295</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.974</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.285</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.984</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.040</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.251</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.016</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.240</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.029</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.249</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.019</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.241</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.215</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;23&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.253</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.016</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;24&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.216</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.052</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;25&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.040</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;26&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.246</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.022</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;27&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.257</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.011</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.223</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.045</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.302</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.967</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.024</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHTime twInternalClk ="okClk" twClkPhase ="1.488" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.251</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.017</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="160" twDestWidth="9" twPhaseWidth="5"><twSrc>okUH&lt;0&gt;</twSrc><twClk2Out  twOutPad = "okHU&lt;0&gt;" twMinTime = "1.796" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.619" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okHU&lt;2&gt;" twMinTime = "1.809" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "2.631" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;0&gt;" twMinTime = "1.663" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.649" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;1&gt;" twMinTime = "1.652" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.637" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;2&gt;" twMinTime = "1.656" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.641" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;3&gt;" twMinTime = "1.675" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.660" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;4&gt;" twMinTime = "1.664" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.649" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;5&gt;" twMinTime = "1.660" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.645" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;6&gt;" twMinTime = "1.659" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.644" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;7&gt;" twMinTime = "1.683" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.670" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;8&gt;" twMinTime = "1.691" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.678" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;9&gt;" twMinTime = "1.697" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.684" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;10&gt;" twMinTime = "1.711" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.698" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;11&gt;" twMinTime = "1.699" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.686" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;12&gt;" twMinTime = "1.692" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.679" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;13&gt;" twMinTime = "1.695" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.682" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;14&gt;" twMinTime = "1.716" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.704" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;15&gt;" twMinTime = "1.706" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.694" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;16&gt;" twMinTime = "1.645" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.631" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;17&gt;" twMinTime = "1.641" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.626" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;18&gt;" twMinTime = "1.660" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.645" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;19&gt;" twMinTime = "1.658" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.645" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;20&gt;" twMinTime = "1.651" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.636" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;21&gt;" twMinTime = "1.659" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.646" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;22&gt;" twMinTime = "1.636" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.622" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;23&gt;" twMinTime = "1.654" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.640" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;24&gt;" twMinTime = "1.638" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.625" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;25&gt;" twMinTime = "1.645" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.631" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;26&gt;" twMinTime = "1.648" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.633" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;27&gt;" twMinTime = "1.661" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.646" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;28&gt;" twMinTime = "1.642" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.628" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;29&gt;" twMinTime = "1.720" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.707" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;30&gt;" twMinTime = "1.656" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.641" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;31&gt;" twMinTime = "1.663" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "2.649" twMaxCrnr="t" twMaxEdge ="twRising" twInternalClk="okClk" twClkPhase="1.488" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="161" twDestWidth="7"><twDest>okUH&lt;0&gt;</twDest><twClk2SU><twSrc>okUH&lt;0&gt;</twSrc><twRiseRise>6.481</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="162" twDestWidth="8"><twDest>sys_clkn</twDest><twClk2SU><twSrc>sys_clkn</twSrc><twRiseRise>13.561</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clkp</twSrc><twRiseRise>13.561</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="163" twDestWidth="8"><twDest>sys_clkp</twDest><twClk2SU><twSrc>sys_clkn</twSrc><twRiseRise>13.561</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clkp</twSrc><twRiseRise>13.561</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="164" twDestWidth="9" twWorstWindow="2.355" twWorstSetup="1.302" twWorstHold="1.053" twWorstSetupSlack="0.698" twWorstHoldSlack="0.947" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.740" twHoldSlack = "0.991" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.260</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.009</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.752" twHoldSlack = "0.980" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.248</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.020</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.753" twHoldSlack = "0.980" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.247</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.020</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.738" twHoldSlack = "0.995" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.262</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.005</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.749" twHoldSlack = "0.984" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.251</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.016</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.754" twHoldSlack = "0.980" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.246</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.020</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.755" twHoldSlack = "0.979" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.245</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.021</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.733" twHoldSlack = "0.998" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.267</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.002</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.725" twHoldSlack = "1.006" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.275</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.994</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.719" twHoldSlack = "1.012" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.281</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.988</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.707" twHoldSlack = "1.024" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.293</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.976</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.719" twHoldSlack = "1.012" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.281</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.988</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.728" twHoldSlack = "1.003" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.272</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.997</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.725" twHoldSlack = "1.006" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.275</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.994</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.705" twHoldSlack = "1.026" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.295</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.974</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.715" twHoldSlack = "1.016" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.285</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.984</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.772" twHoldSlack = "0.960" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.040</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.758" twHoldSlack = "0.973" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.027</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.749" twHoldSlack = "0.984" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.251</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.016</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.760" twHoldSlack = "0.971" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.240</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.029</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.751" twHoldSlack = "0.981" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.249</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.019</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.759" twHoldSlack = "0.972" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.241</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.028</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.785" twHoldSlack = "0.947" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.215</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.053</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;23&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.747" twHoldSlack = "0.984" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.253</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.016</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;24&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.784" twHoldSlack = "0.948" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.216</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.052</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;25&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.772" twHoldSlack = "0.960" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.228</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.040</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;26&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.754" twHoldSlack = "0.978" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.246</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.022</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;27&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.743" twHoldSlack = "0.989" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.257</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.011</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.777" twHoldSlack = "0.955" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.223</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.045</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.698" twHoldSlack = "1.033" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.302</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.967</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.758" twHoldSlack = "0.976" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.024</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.749" twHoldSlack = "0.983" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.251</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.017</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="165" twDestWidth="7" twWorstWindow="2.293" twWorstSetup="1.267" twWorstHold="1.026" twWorstSetupSlack="0.733" twWorstHoldSlack="8.974" ><twConstName>TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 12 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUH&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.757" twHoldSlack = "8.974" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.243</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.026</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.745" twHoldSlack = "8.988" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.255</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.012</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.753" twHoldSlack = "8.979" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.247</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.021</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.733" twHoldSlack = "8.999" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.267</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">1.001</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="166" twDestWidth="9" twMinSlack="5.293" twMaxSlack="5.378" twRelSkew="0.085" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okUHU&lt;0&gt;" twSlack = "2.649" twMaxDelayCrnr="t" twMinDelay = "1.663" twMinDelayCrnr="t" twRelSkew = "0.027" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;1&gt;" twSlack = "2.637" twMaxDelayCrnr="t" twMinDelay = "1.652" twMinDelayCrnr="t" twRelSkew = "0.015" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;2&gt;" twSlack = "2.641" twMaxDelayCrnr="t" twMinDelay = "1.656" twMinDelayCrnr="t" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;3&gt;" twSlack = "2.660" twMaxDelayCrnr="t" twMinDelay = "1.675" twMinDelayCrnr="t" twRelSkew = "0.038" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;4&gt;" twSlack = "2.649" twMaxDelayCrnr="t" twMinDelay = "1.664" twMinDelayCrnr="t" twRelSkew = "0.027" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;5&gt;" twSlack = "2.645" twMaxDelayCrnr="t" twMinDelay = "1.660" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;6&gt;" twSlack = "2.644" twMaxDelayCrnr="t" twMinDelay = "1.659" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;7&gt;" twSlack = "2.670" twMaxDelayCrnr="t" twMinDelay = "1.683" twMinDelayCrnr="t" twRelSkew = "0.048" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;8&gt;" twSlack = "2.678" twMaxDelayCrnr="t" twMinDelay = "1.691" twMinDelayCrnr="t" twRelSkew = "0.056" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;9&gt;" twSlack = "2.684" twMaxDelayCrnr="t" twMinDelay = "1.697" twMinDelayCrnr="t" twRelSkew = "0.062" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;10&gt;" twSlack = "2.698" twMaxDelayCrnr="t" twMinDelay = "1.711" twMinDelayCrnr="t" twRelSkew = "0.076" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;11&gt;" twSlack = "2.686" twMaxDelayCrnr="t" twMinDelay = "1.699" twMinDelayCrnr="t" twRelSkew = "0.064" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;12&gt;" twSlack = "2.679" twMaxDelayCrnr="t" twMinDelay = "1.692" twMinDelayCrnr="t" twRelSkew = "0.057" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;13&gt;" twSlack = "2.682" twMaxDelayCrnr="t" twMinDelay = "1.695" twMinDelayCrnr="t" twRelSkew = "0.060" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;14&gt;" twSlack = "2.704" twMaxDelayCrnr="t" twMinDelay = "1.716" twMinDelayCrnr="t" twRelSkew = "0.082" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;15&gt;" twSlack = "2.694" twMaxDelayCrnr="t" twMinDelay = "1.706" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;16&gt;" twSlack = "2.631" twMaxDelayCrnr="t" twMinDelay = "1.645" twMinDelayCrnr="t" twRelSkew = "0.009" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;17&gt;" twSlack = "2.626" twMaxDelayCrnr="t" twMinDelay = "1.641" twMinDelayCrnr="t" twRelSkew = "0.004" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;18&gt;" twSlack = "2.645" twMaxDelayCrnr="t" twMinDelay = "1.660" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;19&gt;" twSlack = "2.645" twMaxDelayCrnr="t" twMinDelay = "1.658" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;20&gt;" twSlack = "2.636" twMaxDelayCrnr="t" twMinDelay = "1.651" twMinDelayCrnr="t" twRelSkew = "0.014" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;21&gt;" twSlack = "2.646" twMaxDelayCrnr="t" twMinDelay = "1.659" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;22&gt;" twSlack = "2.622" twMaxDelayCrnr="t" twMinDelay = "1.636" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;23&gt;" twSlack = "2.640" twMaxDelayCrnr="t" twMinDelay = "1.654" twMinDelayCrnr="t" twRelSkew = "0.018" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;24&gt;" twSlack = "2.625" twMaxDelayCrnr="t" twMinDelay = "1.638" twMinDelayCrnr="t" twRelSkew = "0.003" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;25&gt;" twSlack = "2.631" twMaxDelayCrnr="t" twMinDelay = "1.645" twMinDelayCrnr="t" twRelSkew = "0.009" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;26&gt;" twSlack = "2.633" twMaxDelayCrnr="t" twMinDelay = "1.648" twMinDelayCrnr="t" twRelSkew = "0.011" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;27&gt;" twSlack = "2.646" twMaxDelayCrnr="t" twMinDelay = "1.661" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;28&gt;" twSlack = "2.628" twMaxDelayCrnr="t" twMinDelay = "1.642" twMinDelayCrnr="t" twRelSkew = "0.006" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;29&gt;" twSlack = "2.707" twMaxDelayCrnr="t" twMinDelay = "1.720" twMinDelayCrnr="t" twRelSkew = "0.085" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;30&gt;" twSlack = "2.641" twMaxDelayCrnr="t" twMinDelay = "1.656" twMinDelayCrnr="t" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;31&gt;" twSlack = "2.649" twMaxDelayCrnr="t" twMinDelay = "1.663" twMinDelayCrnr="t" twRelSkew = "0.027" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="167" twDestWidth="7" twMinSlack="5.369" twMaxSlack="5.381" twRelSkew="0.012" ><twConstName>TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okHU&lt;0&gt;" twSlack = "2.619" twMaxDelayCrnr="t" twMinDelay = "1.796" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okHU&lt;2&gt;" twSlack = "2.631" twMaxDelayCrnr="t" twMinDelay = "1.809" twMinDelayCrnr="f" twRelSkew = "0.012" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="168"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>18974664</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>55511</twConnCnt></twConstCov><twStats anchorID="169"><twMinPer>13.561</twMinPer><twFootnote number="1" /><twMaxFreq>73.741</twMaxFreq><twMinInBeforeClk>1.302</twMinInBeforeClk><twMinOutAfterClk>2.707</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Apr 08 14:38:11 2021 </twTimestamp></twFoot><twClientInfo anchorID="170"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 5323 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
