<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › rtl8192e › rtl8192e › r8192E_hw.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r8192E_hw.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> * Copyright(c) 2008 - 2010 Realtek Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in the</span>
<span class="cm"> * file called LICENSE.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> * wlanfae &lt;wlanfae@realtek.com&gt;</span>
<span class="cm">******************************************************************************/</span>


<span class="cp">#ifndef R8180_HW</span>
<span class="cp">#define R8180_HW</span>

<span class="k">enum</span> <span class="n">baseband_config</span> <span class="p">{</span>
	<span class="n">BaseBand_Config_PHY_REG</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">BaseBand_Config_AGC_TAB</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define	RTL8187_REQT_READ	0xc0</span>
<span class="cp">#define	RTL8187_REQT_WRITE	0x40</span>
<span class="cp">#define	RTL8187_REQ_GET_REGS	0x05</span>
<span class="cp">#define	RTL8187_REQ_SET_REGS	0x05</span>

<span class="cp">#define MAX_TX_URB 5</span>
<span class="cp">#define MAX_RX_URB 16</span>
<span class="cp">#define RX_URB_SIZE 9100</span>

<span class="cp">#define BB_ANTATTEN_CHAN14	0x0c</span>
<span class="cp">#define BB_ANTENNA_B 0x40</span>

<span class="cp">#define BB_HOST_BANG (1&lt;&lt;30)</span>
<span class="cp">#define BB_HOST_BANG_EN (1&lt;&lt;2)</span>
<span class="cp">#define BB_HOST_BANG_CLK (1&lt;&lt;1)</span>
<span class="cp">#define BB_HOST_BANG_RW (1&lt;&lt;3)</span>
<span class="cp">#define BB_HOST_BANG_DATA	 1</span>

<span class="cp">#define RTL8190_EEPROM_ID	0x8129</span>
<span class="cp">#define EEPROM_VID		0x02</span>
<span class="cp">#define EEPROM_DID		0x04</span>
<span class="cp">#define EEPROM_NODE_ADDRESS_BYTE_0	0x0C</span>

<span class="cp">#define EEPROM_TxPowerDiff	0x1F</span>


<span class="cp">#define EEPROM_PwDiff		0x21</span>
<span class="cp">#define EEPROM_CrystalCap	0x22</span>



<span class="cp">#define EEPROM_TxPwIndex_CCK_V1		0x29</span>
<span class="cp">#define EEPROM_TxPwIndex_OFDM_24G_V1	0x2C</span>
<span class="cp">#define EEPROM_TxPwIndex_Ver		0x27</span>

<span class="cp">#define EEPROM_Default_TxPowerDiff		0x0</span>
<span class="cp">#define EEPROM_Default_ThermalMeter		0x77</span>
<span class="cp">#define EEPROM_Default_AntTxPowerDiff		0x0</span>
<span class="cp">#define EEPROM_Default_TxPwDiff_CrystalCap	0x5</span>
<span class="cp">#define EEPROM_Default_PwDiff			0x4</span>
<span class="cp">#define EEPROM_Default_CrystalCap		0x5</span>
<span class="cp">#define EEPROM_Default_TxPower			0x1010</span>
<span class="cp">#define EEPROM_ICVersion_ChannelPlan	0x7C</span>
<span class="cp">#define EEPROM_Customer_ID			0x7B</span>
<span class="cp">#define EEPROM_RFInd_PowerDiff			0x28</span>
<span class="cp">#define EEPROM_ThermalMeter			0x29</span>
<span class="cp">#define EEPROM_TxPwDiff_CrystalCap		0x2A</span>
<span class="cp">#define EEPROM_TxPwIndex_CCK			0x2C</span>
<span class="cp">#define EEPROM_TxPwIndex_OFDM_24G	0x3A</span>
<span class="cp">#define EEPROM_Default_TxPowerLevel		0x10</span>
<span class="cp">#define EEPROM_IC_VER				0x7d</span>
<span class="cp">#define EEPROM_CRC				0x7e</span>

<span class="cp">#define EEPROM_CID_DEFAULT			0x0</span>
<span class="cp">#define EEPROM_CID_CAMEO				0x1</span>
<span class="cp">#define EEPROM_CID_RUNTOP				0x2</span>
<span class="cp">#define EEPROM_CID_Senao				0x3</span>
<span class="cp">#define EEPROM_CID_TOSHIBA				0x4</span>
<span class="cp">#define EEPROM_CID_NetCore				0x5</span>
<span class="cp">#define EEPROM_CID_Nettronix			0x6</span>
<span class="cp">#define EEPROM_CID_Pronet				0x7</span>
<span class="cp">#define EEPROM_CID_DLINK				0x8</span>
<span class="cp">#define EEPROM_CID_WHQL					0xFE</span>
<span class="k">enum</span> <span class="n">_RTL8192Pci_HW</span> <span class="p">{</span>
	<span class="n">MAC0</span>			<span class="o">=</span> <span class="mh">0x000</span><span class="p">,</span>
	<span class="n">MAC1</span>			<span class="o">=</span> <span class="mh">0x001</span><span class="p">,</span>
	<span class="n">MAC2</span>			<span class="o">=</span> <span class="mh">0x002</span><span class="p">,</span>
	<span class="n">MAC3</span>			<span class="o">=</span> <span class="mh">0x003</span><span class="p">,</span>
	<span class="n">MAC4</span>			<span class="o">=</span> <span class="mh">0x004</span><span class="p">,</span>
	<span class="n">MAC5</span>			<span class="o">=</span> <span class="mh">0x005</span><span class="p">,</span>
	<span class="n">PCIF</span>			<span class="o">=</span> <span class="mh">0x009</span><span class="p">,</span>
<span class="cp">#define MXDMA2_16bytes		0x000</span>
<span class="cp">#define MXDMA2_32bytes		0x001</span>
<span class="cp">#define MXDMA2_64bytes		0x010</span>
<span class="cp">#define MXDMA2_128bytes		0x011</span>
<span class="cp">#define MXDMA2_256bytes		0x100</span>
<span class="cp">#define MXDMA2_512bytes		0x101</span>
<span class="cp">#define MXDMA2_1024bytes	0x110</span>
<span class="cp">#define MXDMA2_NoLimit		0x7</span>

<span class="cp">#define	MULRW_SHIFT		3</span>
<span class="cp">#define	MXDMA2_RX_SHIFT		4</span>
<span class="cp">#define	MXDMA2_TX_SHIFT		0</span>
	<span class="n">PMR</span>			<span class="o">=</span> <span class="mh">0x00c</span><span class="p">,</span>
	<span class="n">EPROM_CMD</span>		<span class="o">=</span> <span class="mh">0x00e</span><span class="p">,</span>
<span class="cp">#define EPROM_CMD_RESERVED_MASK BIT5</span>
<span class="cp">#define EPROM_CMD_9356SEL	BIT4</span>
<span class="cp">#define EPROM_CMD_OPERATING_MODE_SHIFT 6</span>
<span class="cp">#define EPROM_CMD_OPERATING_MODE_MASK ((1&lt;&lt;7)|(1&lt;&lt;6))</span>
<span class="cp">#define EPROM_CMD_CONFIG 0x3</span>
<span class="cp">#define EPROM_CMD_NORMAL 0</span>
<span class="cp">#define EPROM_CMD_LOAD 1</span>
<span class="cp">#define EPROM_CMD_PROGRAM 2</span>
<span class="cp">#define EPROM_CS_SHIFT 3</span>
<span class="cp">#define EPROM_CK_SHIFT 2</span>
<span class="cp">#define EPROM_W_SHIFT 1</span>
<span class="cp">#define EPROM_R_SHIFT 0</span>

	<span class="n">AFR</span>			 <span class="o">=</span> <span class="mh">0x010</span><span class="p">,</span>
<span class="cp">#define AFR_CardBEn		(1&lt;&lt;0)</span>
<span class="cp">#define AFR_CLKRUN_SEL		(1&lt;&lt;1)</span>
<span class="cp">#define AFR_FuncRegEn		(1&lt;&lt;2)</span>

	<span class="n">ANAPAR</span>			<span class="o">=</span> <span class="mh">0x17</span><span class="p">,</span>
<span class="cp">#define	BB_GLOBAL_RESET_BIT	0x1</span>
	<span class="n">BB_GLOBAL_RESET</span>		<span class="o">=</span> <span class="mh">0x020</span><span class="p">,</span>
	<span class="n">BSSIDR</span>			<span class="o">=</span> <span class="mh">0x02E</span><span class="p">,</span>
	<span class="n">CMDR</span>			<span class="o">=</span> <span class="mh">0x037</span><span class="p">,</span>
<span class="cp">#define		CR_RST					0x10</span>
<span class="cp">#define		CR_RE					0x08</span>
<span class="cp">#define		CR_TE					0x04</span>
<span class="cp">#define		CR_MulRW				0x01</span>
	<span class="n">SIFS</span>		<span class="o">=</span> <span class="mh">0x03E</span><span class="p">,</span>
	<span class="n">TCR</span>			<span class="o">=</span> <span class="mh">0x040</span><span class="p">,</span>
	<span class="n">RCR</span>			<span class="o">=</span> <span class="mh">0x044</span><span class="p">,</span>
<span class="cp">#define RCR_FILTER_MASK (BIT0 | BIT1 | BIT2 | BIT3 | BIT5 | BIT12 |	\</span>
<span class="cp">			BIT18 | BIT19 | BIT20 | BIT21 | BIT22 | BIT23)</span>
<span class="cp">#define RCR_ONLYERLPKT		BIT31</span>
<span class="cp">#define RCR_ENCS2		BIT30</span>
<span class="cp">#define RCR_ENCS1		BIT29</span>
<span class="cp">#define RCR_ENMBID		BIT27</span>
<span class="cp">#define RCR_ACKTXBW		(BIT24|BIT25)</span>
<span class="cp">#define RCR_CBSSID		BIT23</span>
<span class="cp">#define RCR_APWRMGT		BIT22</span>
<span class="cp">#define	RCR_ADD3		BIT21</span>
<span class="cp">#define RCR_AMF			BIT20</span>
<span class="cp">#define RCR_ACF			BIT19</span>
<span class="cp">#define RCR_ADF			BIT18</span>
<span class="cp">#define RCR_RXFTH		BIT13</span>
<span class="cp">#define RCR_AICV		BIT12</span>
<span class="cp">#define	RCR_ACRC32		BIT5</span>
<span class="cp">#define	RCR_AB			BIT3</span>
<span class="cp">#define	RCR_AM			BIT2</span>
<span class="cp">#define	RCR_APM			BIT1</span>
<span class="cp">#define	RCR_AAP			BIT0</span>
<span class="cp">#define RCR_MXDMA_OFFSET	8</span>
<span class="cp">#define RCR_FIFO_OFFSET		13</span>
	<span class="n">SLOT_TIME</span>		<span class="o">=</span> <span class="mh">0x049</span><span class="p">,</span>
	<span class="n">ACK_TIMEOUT</span>		<span class="o">=</span> <span class="mh">0x04c</span><span class="p">,</span>
	<span class="n">PIFS_TIME</span>		<span class="o">=</span> <span class="mh">0x04d</span><span class="p">,</span>
	<span class="n">USTIME</span>			<span class="o">=</span> <span class="mh">0x04e</span><span class="p">,</span>
	<span class="n">EDCAPARA_BE</span>		<span class="o">=</span> <span class="mh">0x050</span><span class="p">,</span>
	<span class="n">EDCAPARA_BK</span>		<span class="o">=</span> <span class="mh">0x054</span><span class="p">,</span>
	<span class="n">EDCAPARA_VO</span>		<span class="o">=</span> <span class="mh">0x058</span><span class="p">,</span>
	<span class="n">EDCAPARA_VI</span>		<span class="o">=</span> <span class="mh">0x05C</span><span class="p">,</span>
<span class="cp">#define	AC_PARAM_TXOP_LIMIT_OFFSET		16</span>
<span class="cp">#define	AC_PARAM_ECW_MAX_OFFSET		12</span>
<span class="cp">#define	AC_PARAM_ECW_MIN_OFFSET			8</span>
<span class="cp">#define	AC_PARAM_AIFS_OFFSET				0</span>
	<span class="n">RFPC</span>			<span class="o">=</span> <span class="mh">0x05F</span><span class="p">,</span>
	<span class="n">CWRR</span>			<span class="o">=</span> <span class="mh">0x060</span><span class="p">,</span>
	<span class="n">BCN_TCFG</span>		<span class="o">=</span> <span class="mh">0x062</span><span class="p">,</span>
<span class="cp">#define BCN_TCFG_CW_SHIFT		8</span>
<span class="cp">#define BCN_TCFG_IFS			0</span>
	<span class="n">BCN_INTERVAL</span>		<span class="o">=</span> <span class="mh">0x070</span><span class="p">,</span>
	<span class="n">ATIMWND</span>			<span class="o">=</span> <span class="mh">0x072</span><span class="p">,</span>
	<span class="n">BCN_DRV_EARLY_INT</span>	<span class="o">=</span> <span class="mh">0x074</span><span class="p">,</span>
<span class="cp">#define	BCN_DRV_EARLY_INT_SWBCN_SHIFT	8</span>
<span class="cp">#define	BCN_DRV_EARLY_INT_TIME_SHIFT	0</span>
	<span class="n">BCN_DMATIME</span>		<span class="o">=</span> <span class="mh">0x076</span><span class="p">,</span>
	<span class="n">BCN_ERR_THRESH</span>		<span class="o">=</span> <span class="mh">0x078</span><span class="p">,</span>
	<span class="n">RWCAM</span>			<span class="o">=</span> <span class="mh">0x0A0</span><span class="p">,</span>
<span class="cp">#define   CAM_CM_SecCAMPolling		BIT31</span>
<span class="cp">#define   CAM_CM_SecCAMClr			BIT30</span>
<span class="cp">#define   CAM_CM_SecCAMWE			BIT16</span>
<span class="cp">#define   CAM_VALID			       BIT15</span>
<span class="cp">#define   CAM_NOTVALID			0x0000</span>
<span class="cp">#define   CAM_USEDK				BIT5</span>

<span class="cp">#define   CAM_NONE				0x0</span>
<span class="cp">#define   CAM_WEP40				0x01</span>
<span class="cp">#define   CAM_TKIP				0x02</span>
<span class="cp">#define   CAM_AES				0x04</span>
<span class="cp">#define   CAM_WEP104			0x05</span>

<span class="cp">#define   TOTAL_CAM_ENTRY				32</span>

<span class="cp">#define   CAM_CONFIG_USEDK	true</span>
<span class="cp">#define   CAM_CONFIG_NO_USEDK	false</span>
<span class="cp">#define   CAM_WRITE		BIT16</span>
<span class="cp">#define   CAM_READ		0x00000000</span>
<span class="cp">#define   CAM_POLLINIG		BIT31</span>
<span class="cp">#define   SCR_UseDK		0x01</span>
	<span class="n">WCAMI</span>			<span class="o">=</span> <span class="mh">0x0A4</span><span class="p">,</span>
	<span class="n">RCAMO</span>			<span class="o">=</span> <span class="mh">0x0A8</span><span class="p">,</span>
	<span class="n">SECR</span>			<span class="o">=</span> <span class="mh">0x0B0</span><span class="p">,</span>
<span class="cp">#define	SCR_TxUseDK			BIT0</span>
<span class="cp">#define   SCR_RxUseDK			BIT1</span>
<span class="cp">#define   SCR_TxEncEnable		BIT2</span>
<span class="cp">#define   SCR_RxDecEnable		BIT3</span>
<span class="cp">#define   SCR_SKByA2				BIT4</span>
<span class="cp">#define   SCR_NoSKMC				BIT5</span>
	<span class="n">SWREGULATOR</span>	<span class="o">=</span> <span class="mh">0x0BD</span><span class="p">,</span>
	<span class="n">INTA_MASK</span>		<span class="o">=</span> <span class="mh">0x0f4</span><span class="p">,</span>
<span class="cp">#define IMR8190_DISABLED		0x0</span>
<span class="cp">#define IMR_ATIMEND			BIT28</span>
<span class="cp">#define IMR_TBDOK			BIT27</span>
<span class="cp">#define IMR_TBDER			BIT26</span>
<span class="cp">#define IMR_TXFOVW			BIT15</span>
<span class="cp">#define IMR_TIMEOUT0			BIT14</span>
<span class="cp">#define IMR_BcnInt			BIT13</span>
<span class="cp">#define	IMR_RXFOVW			BIT12</span>
<span class="cp">#define IMR_RDU				BIT11</span>
<span class="cp">#define IMR_RXCMDOK			BIT10</span>
<span class="cp">#define IMR_BDOK			BIT9</span>
<span class="cp">#define IMR_HIGHDOK			BIT8</span>
<span class="cp">#define	IMR_COMDOK			BIT7</span>
<span class="cp">#define IMR_MGNTDOK			BIT6</span>
<span class="cp">#define IMR_HCCADOK			BIT5</span>
<span class="cp">#define	IMR_BKDOK			BIT4</span>
<span class="cp">#define	IMR_BEDOK			BIT3</span>
<span class="cp">#define	IMR_VIDOK			BIT2</span>
<span class="cp">#define	IMR_VODOK			BIT1</span>
<span class="cp">#define	IMR_ROK				BIT0</span>
	<span class="n">ISR</span>			<span class="o">=</span> <span class="mh">0x0f8</span><span class="p">,</span>
	<span class="n">TPPoll</span>			<span class="o">=</span> <span class="mh">0x0fd</span><span class="p">,</span>
<span class="cp">#define TPPoll_BKQ		BIT0</span>
<span class="cp">#define TPPoll_BEQ		BIT1</span>
<span class="cp">#define TPPoll_VIQ		BIT2</span>
<span class="cp">#define TPPoll_VOQ		BIT3</span>
<span class="cp">#define TPPoll_BQ		BIT4</span>
<span class="cp">#define TPPoll_CQ		BIT5</span>
<span class="cp">#define TPPoll_MQ		BIT6</span>
<span class="cp">#define TPPoll_HQ		BIT7</span>
<span class="cp">#define TPPoll_HCCAQ		BIT8</span>
<span class="cp">#define TPPoll_StopBK	BIT9</span>
<span class="cp">#define TPPoll_StopBE	BIT10</span>
<span class="cp">#define TPPoll_StopVI		BIT11</span>
<span class="cp">#define TPPoll_StopVO	BIT12</span>
<span class="cp">#define TPPoll_StopMgt	BIT13</span>
<span class="cp">#define TPPoll_StopHigh	BIT14</span>
<span class="cp">#define TPPoll_StopHCCA	BIT15</span>
<span class="cp">#define TPPoll_SHIFT		8</span>

	<span class="n">PSR</span>			<span class="o">=</span> <span class="mh">0x0ff</span><span class="p">,</span>
<span class="cp">#define PSR_GEN			0x0</span>
<span class="cp">#define PSR_CPU			0x1</span>
	<span class="n">CPU_GEN</span>			<span class="o">=</span> <span class="mh">0x100</span><span class="p">,</span>
	<span class="n">BB_RESET</span>			<span class="o">=</span> <span class="mh">0x101</span><span class="p">,</span>
<span class="cp">#define	CPU_CCK_LOOPBACK	0x00030000</span>
<span class="cp">#define	CPU_GEN_SYSTEM_RESET	0x00000001</span>
<span class="cp">#define	CPU_GEN_FIRMWARE_RESET	0x00000008</span>
<span class="cp">#define	CPU_GEN_BOOT_RDY	0x00000010</span>
<span class="cp">#define	CPU_GEN_FIRM_RDY	0x00000020</span>
<span class="cp">#define	CPU_GEN_PUT_CODE_OK	0x00000080</span>
<span class="cp">#define	CPU_GEN_BB_RST		0x00000100</span>
<span class="cp">#define	CPU_GEN_PWR_STB_CPU	0x00000004</span>
<span class="cp">#define CPU_GEN_NO_LOOPBACK_MSK	0xFFF8FFFF</span>
<span class="cp">#define CPU_GEN_NO_LOOPBACK_SET	0x00080000</span>
<span class="cp">#define	CPU_GEN_GPIO_UART		0x00007000</span>

	<span class="n">LED1Cfg</span>			<span class="o">=</span> <span class="mh">0x154</span><span class="p">,</span>
	<span class="n">LED0Cfg</span>			<span class="o">=</span> <span class="mh">0x155</span><span class="p">,</span>

	<span class="n">AcmAvg</span>			<span class="o">=</span> <span class="mh">0x170</span><span class="p">,</span>
	<span class="n">AcmHwCtrl</span>		<span class="o">=</span> <span class="mh">0x171</span><span class="p">,</span>
<span class="cp">#define	AcmHw_HwEn		BIT0</span>
<span class="cp">#define	AcmHw_BeqEn		BIT1</span>
<span class="cp">#define	AcmHw_ViqEn		BIT2</span>
<span class="cp">#define	AcmHw_VoqEn		BIT3</span>
<span class="cp">#define	AcmHw_BeqStatus		BIT4</span>
<span class="cp">#define	AcmHw_ViqStatus		BIT5</span>
<span class="cp">#define	AcmHw_VoqStatus		BIT6</span>
	<span class="n">AcmFwCtrl</span>		<span class="o">=</span> <span class="mh">0x172</span><span class="p">,</span>
<span class="cp">#define	AcmFw_BeqStatus		BIT0</span>
<span class="cp">#define	AcmFw_ViqStatus		BIT1</span>
<span class="cp">#define	AcmFw_VoqStatus		BIT2</span>
	<span class="n">VOAdmTime</span>		<span class="o">=</span> <span class="mh">0x174</span><span class="p">,</span>
	<span class="n">VIAdmTime</span>		<span class="o">=</span> <span class="mh">0x178</span><span class="p">,</span>
	<span class="n">BEAdmTime</span>		<span class="o">=</span> <span class="mh">0x17C</span><span class="p">,</span>
	<span class="n">RQPN1</span>			<span class="o">=</span> <span class="mh">0x180</span><span class="p">,</span>
	<span class="n">RQPN2</span>			<span class="o">=</span> <span class="mh">0x184</span><span class="p">,</span>
	<span class="n">RQPN3</span>			<span class="o">=</span> <span class="mh">0x188</span><span class="p">,</span>
	<span class="n">QPRR</span>			<span class="o">=</span> <span class="mh">0x1E0</span><span class="p">,</span>
	<span class="n">QPNR</span>			<span class="o">=</span> <span class="mh">0x1F0</span><span class="p">,</span>
	<span class="n">BQDA</span>			<span class="o">=</span> <span class="mh">0x200</span><span class="p">,</span>
	<span class="n">HQDA</span>			<span class="o">=</span> <span class="mh">0x204</span><span class="p">,</span>
	<span class="n">CQDA</span>			<span class="o">=</span> <span class="mh">0x208</span><span class="p">,</span>
	<span class="n">MQDA</span>			<span class="o">=</span> <span class="mh">0x20C</span><span class="p">,</span>
	<span class="n">HCCAQDA</span>			<span class="o">=</span> <span class="mh">0x210</span><span class="p">,</span>
	<span class="n">VOQDA</span>			<span class="o">=</span> <span class="mh">0x214</span><span class="p">,</span>
	<span class="n">VIQDA</span>			<span class="o">=</span> <span class="mh">0x218</span><span class="p">,</span>
	<span class="n">BEQDA</span>			<span class="o">=</span> <span class="mh">0x21C</span><span class="p">,</span>
	<span class="n">BKQDA</span>			<span class="o">=</span> <span class="mh">0x220</span><span class="p">,</span>
	<span class="n">RCQDA</span>			<span class="o">=</span> <span class="mh">0x224</span><span class="p">,</span>
	<span class="n">RDQDA</span>			<span class="o">=</span> <span class="mh">0x228</span><span class="p">,</span>

	<span class="n">MAR0</span>			<span class="o">=</span> <span class="mh">0x240</span><span class="p">,</span>
	<span class="n">MAR4</span>			<span class="o">=</span> <span class="mh">0x244</span><span class="p">,</span>

	<span class="n">CCX_PERIOD</span>		<span class="o">=</span> <span class="mh">0x250</span><span class="p">,</span>
	<span class="n">CLM_RESULT</span>		<span class="o">=</span> <span class="mh">0x251</span><span class="p">,</span>
	<span class="n">NHM_PERIOD</span>		<span class="o">=</span> <span class="mh">0x252</span><span class="p">,</span>

	<span class="n">NHM_THRESHOLD0</span>		<span class="o">=</span> <span class="mh">0x253</span><span class="p">,</span>
	<span class="n">NHM_THRESHOLD1</span>		<span class="o">=</span> <span class="mh">0x254</span><span class="p">,</span>
	<span class="n">NHM_THRESHOLD2</span>		<span class="o">=</span> <span class="mh">0x255</span><span class="p">,</span>
	<span class="n">NHM_THRESHOLD3</span>		<span class="o">=</span> <span class="mh">0x256</span><span class="p">,</span>
	<span class="n">NHM_THRESHOLD4</span>		<span class="o">=</span> <span class="mh">0x257</span><span class="p">,</span>
	<span class="n">NHM_THRESHOLD5</span>		<span class="o">=</span> <span class="mh">0x258</span><span class="p">,</span>
	<span class="n">NHM_THRESHOLD6</span>		<span class="o">=</span> <span class="mh">0x259</span><span class="p">,</span>

	<span class="n">MCTRL</span>			<span class="o">=</span> <span class="mh">0x25A</span><span class="p">,</span>

	<span class="n">NHM_RPI_COUNTER0</span>	<span class="o">=</span> <span class="mh">0x264</span><span class="p">,</span>
	<span class="n">NHM_RPI_COUNTER1</span>	<span class="o">=</span> <span class="mh">0x265</span><span class="p">,</span>
	<span class="n">NHM_RPI_COUNTER2</span>	<span class="o">=</span> <span class="mh">0x266</span><span class="p">,</span>
	<span class="n">NHM_RPI_COUNTER3</span>	<span class="o">=</span> <span class="mh">0x267</span><span class="p">,</span>
	<span class="n">NHM_RPI_COUNTER4</span>	<span class="o">=</span> <span class="mh">0x268</span><span class="p">,</span>
	<span class="n">NHM_RPI_COUNTER5</span>	<span class="o">=</span> <span class="mh">0x269</span><span class="p">,</span>
	<span class="n">NHM_RPI_COUNTER6</span>	<span class="o">=</span> <span class="mh">0x26A</span><span class="p">,</span>
	<span class="n">NHM_RPI_COUNTER7</span>	<span class="o">=</span> <span class="mh">0x26B</span><span class="p">,</span>
	<span class="n">WFCRC0</span>		  <span class="o">=</span> <span class="mh">0x2f0</span><span class="p">,</span>
	<span class="n">WFCRC1</span>		  <span class="o">=</span> <span class="mh">0x2f4</span><span class="p">,</span>
	<span class="n">WFCRC2</span>		  <span class="o">=</span> <span class="mh">0x2f8</span><span class="p">,</span>

	<span class="n">BW_OPMODE</span>		<span class="o">=</span> <span class="mh">0x300</span><span class="p">,</span>
<span class="cp">#define	BW_OPMODE_11J			BIT0</span>
<span class="cp">#define	BW_OPMODE_5G			BIT1</span>
<span class="cp">#define	BW_OPMODE_20MHZ			BIT2</span>
	<span class="n">IC_VERRSION</span>		<span class="o">=</span> <span class="mh">0x301</span><span class="p">,</span>
	<span class="n">MSR</span>			<span class="o">=</span> <span class="mh">0x303</span><span class="p">,</span>
<span class="cp">#define MSR_LINK_MASK      ((1&lt;&lt;0)|(1&lt;&lt;1))</span>
<span class="cp">#define MSR_LINK_MANAGED   2</span>
<span class="cp">#define MSR_LINK_NONE      0</span>
<span class="cp">#define MSR_LINK_SHIFT     0</span>
<span class="cp">#define MSR_LINK_ADHOC     1</span>
<span class="cp">#define MSR_LINK_MASTER    3</span>
<span class="cp">#define MSR_LINK_ENEDCA	   (1&lt;&lt;4)</span>

<span class="cp">#define	MSR_NOLINK					0x00</span>
<span class="cp">#define	MSR_ADHOC					0x01</span>
<span class="cp">#define	MSR_INFRA					0x02</span>
<span class="cp">#define	MSR_AP						0x03</span>

	<span class="n">RETRY_LIMIT</span>		<span class="o">=</span> <span class="mh">0x304</span><span class="p">,</span>
<span class="cp">#define RETRY_LIMIT_SHORT_SHIFT 8</span>
<span class="cp">#define RETRY_LIMIT_LONG_SHIFT 0</span>
	<span class="n">TSFR</span>			<span class="o">=</span> <span class="mh">0x308</span><span class="p">,</span>
	<span class="n">RRSR</span>			<span class="o">=</span> <span class="mh">0x310</span><span class="p">,</span>
<span class="cp">#define RRSR_RSC_OFFSET				21</span>
<span class="cp">#define RRSR_SHORT_OFFSET			23</span>
<span class="cp">#define RRSR_RSC_DUPLICATE			0x600000</span>
<span class="cp">#define RRSR_RSC_UPSUBCHNL			0x400000</span>
<span class="cp">#define RRSR_RSC_LOWSUBCHNL			0x200000</span>
<span class="cp">#define RRSR_SHORT				0x800000</span>
<span class="cp">#define RRSR_1M					BIT0</span>
<span class="cp">#define RRSR_2M					BIT1</span>
<span class="cp">#define RRSR_5_5M				BIT2</span>
<span class="cp">#define RRSR_11M				BIT3</span>
<span class="cp">#define RRSR_6M					BIT4</span>
<span class="cp">#define RRSR_9M					BIT5</span>
<span class="cp">#define RRSR_12M				BIT6</span>
<span class="cp">#define RRSR_18M				BIT7</span>
<span class="cp">#define RRSR_24M				BIT8</span>
<span class="cp">#define RRSR_36M				BIT9</span>
<span class="cp">#define RRSR_48M				BIT10</span>
<span class="cp">#define RRSR_54M				BIT11</span>
<span class="cp">#define RRSR_MCS0				BIT12</span>
<span class="cp">#define RRSR_MCS1				BIT13</span>
<span class="cp">#define RRSR_MCS2				BIT14</span>
<span class="cp">#define RRSR_MCS3				BIT15</span>
<span class="cp">#define RRSR_MCS4				BIT16</span>
<span class="cp">#define RRSR_MCS5				BIT17</span>
<span class="cp">#define RRSR_MCS6				BIT18</span>
<span class="cp">#define RRSR_MCS7				BIT19</span>
<span class="cp">#define BRSR_AckShortPmb			BIT23</span>
	<span class="n">UFWP</span>			<span class="o">=</span> <span class="mh">0x318</span><span class="p">,</span>
	<span class="n">RATR0</span>			<span class="o">=</span> <span class="mh">0x320</span><span class="p">,</span>
<span class="cp">#define	RATR_1M			0x00000001</span>
<span class="cp">#define	RATR_2M			0x00000002</span>
<span class="cp">#define	RATR_55M		0x00000004</span>
<span class="cp">#define	RATR_11M		0x00000008</span>
<span class="cp">#define	RATR_6M			0x00000010</span>
<span class="cp">#define	RATR_9M			0x00000020</span>
<span class="cp">#define	RATR_12M		0x00000040</span>
<span class="cp">#define	RATR_18M		0x00000080</span>
<span class="cp">#define	RATR_24M		0x00000100</span>
<span class="cp">#define	RATR_36M		0x00000200</span>
<span class="cp">#define	RATR_48M		0x00000400</span>
<span class="cp">#define	RATR_54M		0x00000800</span>
<span class="cp">#define	RATR_MCS0		0x00001000</span>
<span class="cp">#define	RATR_MCS1		0x00002000</span>
<span class="cp">#define	RATR_MCS2		0x00004000</span>
<span class="cp">#define	RATR_MCS3		0x00008000</span>
<span class="cp">#define	RATR_MCS4		0x00010000</span>
<span class="cp">#define	RATR_MCS5		0x00020000</span>
<span class="cp">#define	RATR_MCS6		0x00040000</span>
<span class="cp">#define	RATR_MCS7		0x00080000</span>
<span class="cp">#define	RATR_MCS8		0x00100000</span>
<span class="cp">#define	RATR_MCS9		0x00200000</span>
<span class="cp">#define	RATR_MCS10		0x00400000</span>
<span class="cp">#define	RATR_MCS11		0x00800000</span>
<span class="cp">#define	RATR_MCS12		0x01000000</span>
<span class="cp">#define	RATR_MCS13		0x02000000</span>
<span class="cp">#define	RATR_MCS14		0x04000000</span>
<span class="cp">#define	RATR_MCS15		0x08000000</span>
<span class="cp">#define RATE_ALL_CCK		(RATR_1M | RATR_2M | RATR_55M | RATR_11M)</span>
<span class="cp">#define RATE_ALL_OFDM_AG	(RATR_6M | RATR_9M | RATR_12M | RATR_18M | \</span>
<span class="cp">				RATR_24M | RATR_36M | RATR_48M | RATR_54M)</span>
<span class="cp">#define RATE_ALL_OFDM_1SS	(RATR_MCS0 | RATR_MCS1 | RATR_MCS2 |	\</span>
<span class="cp">				RATR_MCS3 | RATR_MCS4 | RATR_MCS5 |	\</span>
<span class="cp">				RATR_MCS6 | RATR_MCS7)</span>
<span class="cp">#define RATE_ALL_OFDM_2SS	(RATR_MCS8 | RATR_MCS9 | RATR_MCS10 |	\</span>
<span class="cp">				RATR_MCS11 | RATR_MCS12 | RATR_MCS13 |	\</span>
<span class="cp">				RATR_MCS14|RATR_MCS15)</span>


	<span class="n">DRIVER_RSSI</span>		<span class="o">=</span> <span class="mh">0x32c</span><span class="p">,</span>
	<span class="n">MCS_TXAGC</span>		<span class="o">=</span> <span class="mh">0x340</span><span class="p">,</span>
	<span class="n">CCK_TXAGC</span>		<span class="o">=</span> <span class="mh">0x348</span><span class="p">,</span>
	<span class="n">MacBlkCtrl</span>		<span class="o">=</span> <span class="mh">0x403</span><span class="p">,</span>

<span class="p">}</span>
<span class="p">;</span>

<span class="cp">#define GPI 0x108</span>
<span class="cp">#define GPO 0x109</span>
<span class="cp">#define GPE 0x10a</span>

<span class="cp">#define	 HWSET_MAX_SIZE_92S				128</span>

<span class="cp">#define	ANAPAR_FOR_8192PciE				0x17</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
