\hypertarget{group___t_s_i___peripheral}{}\doxysection{T\+SI}
\label{group___t_s_i___peripheral}\index{TSI@{TSI}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___t_s_i___register___accessor___macros}{T\+S\+I -\/ Register accessor macros}}
\item 
\mbox{\hyperlink{group___t_s_i___register___masks}{T\+S\+I Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_t_s_i___mem_map}{T\+S\+I\+\_\+\+Mem\+Map}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}~((\mbox{\hyperlink{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}})0x40045000u)
\item 
\#define \mbox{\hyperlink{group___t_s_i___peripheral_gaf0e643a8dc882d5a89dd6bb9a4ca3d16}{T\+S\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_t_s_i___mem_map}{T\+S\+I\+\_\+\+Mem\+Map}} $\ast$ \mbox{\hyperlink{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}\label{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}} 
\index{TSI@{TSI}!TSI0\_BASE\_PTR@{TSI0\_BASE\_PTR}}
\index{TSI0\_BASE\_PTR@{TSI0\_BASE\_PTR}!TSI@{TSI}}
\doxysubsubsection{\texorpdfstring{TSI0\_BASE\_PTR}{TSI0\_BASE\_PTR}}
{\footnotesize\ttfamily \#define T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~((\mbox{\hyperlink{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}})0x40045000u)}

Peripheral T\+S\+I0 base pointer \mbox{\Hypertarget{group___t_s_i___peripheral_gaf0e643a8dc882d5a89dd6bb9a4ca3d16}\label{group___t_s_i___peripheral_gaf0e643a8dc882d5a89dd6bb9a4ca3d16}} 
\index{TSI@{TSI}!TSI\_BASE\_PTRS@{TSI\_BASE\_PTRS}}
\index{TSI\_BASE\_PTRS@{TSI\_BASE\_PTRS}!TSI@{TSI}}
\doxysubsubsection{\texorpdfstring{TSI\_BASE\_PTRS}{TSI\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define T\+S\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___t_s_i___peripheral_gaf98ea1cd15559446e0cfc1ae177751f6}{T\+S\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}}

Array initializer of T\+SI peripheral base pointers 

\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}\label{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}} 
\index{TSI@{TSI}!TSI\_MemMapPtr@{TSI\_MemMapPtr}}
\index{TSI\_MemMapPtr@{TSI\_MemMapPtr}!TSI@{TSI}}
\doxysubsubsection{\texorpdfstring{TSI\_MemMapPtr}{TSI\_MemMapPtr}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_t_s_i___mem_map}{T\+S\+I\+\_\+\+Mem\+Map}}$\ast$ \mbox{\hyperlink{group___t_s_i___peripheral_gad1310fedc6b594554cdd760e371de570}{T\+S\+I\+\_\+\+Mem\+Map\+Ptr}}}

T\+SI -\/ Peripheral register structure 