<stg><name>poly8</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %a) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %b) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %c) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @poly8_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:1  %icmp_ln10 = icmp eq i7 %i_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln10"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.loopexit:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln10, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln10"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
:0  %v = load i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln12 = icmp eq i7 %k_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %k = add i7 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln12, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln13 = zext i7 %k_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr = getelementptr [100 x i16]* %a, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="7">
<![CDATA[
:2  %a_load = load i16* %a_addr, align 2

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %c_addr = getelementptr [100 x i16]* %c, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
:5  %c_load = load i16* %c_addr, align 2

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %b_addr = getelementptr [100 x i16]* %b, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="7">
<![CDATA[
:8  %b_load = load i16* %b_addr, align 2

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="7">
<![CDATA[
:2  %a_load = load i16* %a_addr, align 2

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="16">
<![CDATA[
:3  %sext_ln13 = sext i16 %a_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="7">
<![CDATA[
:5  %c_load = load i16* %c_addr, align 2

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="16">
<![CDATA[
:6  %sext_ln13_1 = sext i16 %c_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln13_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="7">
<![CDATA[
:8  %b_load = load i16* %b_addr, align 2

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="25" op_0_bw="16">
<![CDATA[
:9  %sext_ln13_2 = sext i16 %b_load to i25

]]></Node>
<StgValue><ssdm name="sext_ln13_2"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:10  %mul_ln13 = mul i25 %sext_ln13_2, 432

]]></Node>
<StgValue><ssdm name="mul_ln13"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
:11  %add_ln13 = add i25 %mul_ln13, -13824

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
:14  %shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %c_load, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="20" op_0_bw="19">
<![CDATA[
:15  %sext_ln13_4 = sext i19 %shl_ln to i20

]]></Node>
<StgValue><ssdm name="sext_ln13_4"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:16  %shl_ln13_1 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %c_load, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln13_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="20" op_0_bw="17">
<![CDATA[
:17  %sext_ln13_5 = sext i17 %shl_ln13_1 to i20

]]></Node>
<StgValue><ssdm name="sext_ln13_5"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:18  %sub_ln13 = sub i20 %sext_ln13_4, %sext_ln13_5

]]></Node>
<StgValue><ssdm name="sub_ln13"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:19  %tmp = add i20 %sub_ln13, -4776

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="20">
<![CDATA[
:20  %tmp_cast = sext i20 %tmp to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp2 = mul i32 %sext_ln13_1, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %add_ln13_1 = add i32 %tmp2, 69120

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %mul_ln13_2 = mul i32 %sext_ln13, %sext_ln13

]]></Node>
<StgValue><ssdm name="mul_ln13_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %mul_ln13_3 = mul i32 %add_ln13_1, %mul_ln13_2

]]></Node>
<StgValue><ssdm name="mul_ln13_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="25">
<![CDATA[
:12  %sext_ln13_3 = sext i25 %add_ln13 to i32

]]></Node>
<StgValue><ssdm name="sext_ln13_3"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %mul_ln13_1 = mul nsw i32 %sext_ln13_1, %sext_ln13_3

]]></Node>
<StgValue><ssdm name="mul_ln13_1"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %add_ln13_2 = add nsw i32 %mul_ln13_3, %mul_ln13_1

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %mul_ln13_4 = mul nsw i32 %sext_ln13, %add_ln13_2

]]></Node>
<StgValue><ssdm name="mul_ln13_4"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %add_ln13_3 = add nsw i32 %sext_ln13, %mul_ln13_4

]]></Node>
<StgValue><ssdm name="add_ln13_3"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln13

]]></Node>
<StgValue><ssdm name="out_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:29  store i32 %add_ln13_3, i32* %out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:30  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="7">
<![CDATA[
:0  %v = load i32* %out_addr, align 4

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32">
<![CDATA[
:1  ret i32 %v

]]></Node>
<StgValue><ssdm name="ret_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="c" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="out_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="79" from="a" to="specbitsmap_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="81" from="b" to="specbitsmap_ln0" fromId="74" toId="8">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="83" from="c" to="specbitsmap_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="85" from="out_r" to="specbitsmap_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="86" from="out_r" to="out_addr" fromId="76" toId="11">
</dataflow>
<dataflow id="88" from="StgValue_87" to="out_addr" fromId="87" toId="11">
</dataflow>
<dataflow id="89" from="StgValue_87" to="out_addr" fromId="87" toId="11">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specbitsmap_ln0" fromId="91" toId="12">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="96" from="poly8_str" to="spectopmodule_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_97" to="i_0" fromId="97" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="br_ln10" to="i_0" fromId="14" toId="15">
</dataflow>
<dataflow id="100" from="i" to="i_0" fromId="18" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="101" from="br_ln0" to="i_0" fromId="34" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="102" from="i_0" to="icmp_ln10" fromId="15" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_103" to="icmp_ln10" fromId="103" toId="16">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="105" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_107" to="empty" fromId="107" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_107" to="empty" fromId="107" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_107" to="empty" fromId="107" toId="17">
</dataflow>
<dataflow id="111" from="i_0" to="i" fromId="15" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_112" to="i" fromId="112" toId="18">
</dataflow>
<dataflow id="114" from="icmp_ln10" to="br_ln10" fromId="16" toId="19">
</dataflow>
<dataflow id="115" from="out_addr" to="v" fromId="11" toId="21">
</dataflow>
<dataflow id="116" from="k" to="k_0" fromId="25" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="br_ln12" to="k_0" fromId="61" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="118" from="StgValue_97" to="k_0" fromId="97" toId="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln10" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="br_ln12" to="k_0" fromId="20" toId="22">
</dataflow>
<dataflow id="120" from="k_0" to="icmp_ln12" fromId="22" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_103" to="icmp_ln12" fromId="103" toId="23">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="empty_2" fromId="105" toId="24">
</dataflow>
<dataflow id="123" from="StgValue_107" to="empty_2" fromId="107" toId="24">
</dataflow>
<dataflow id="124" from="StgValue_107" to="empty_2" fromId="107" toId="24">
</dataflow>
<dataflow id="125" from="StgValue_107" to="empty_2" fromId="107" toId="24">
</dataflow>
<dataflow id="126" from="k_0" to="k" fromId="22" toId="25">
</dataflow>
<dataflow id="127" from="StgValue_112" to="k" fromId="112" toId="25">
</dataflow>
<dataflow id="128" from="icmp_ln12" to="br_ln12" fromId="23" toId="26">
</dataflow>
<dataflow id="129" from="k_0" to="zext_ln13" fromId="22" toId="27">
</dataflow>
<dataflow id="130" from="a" to="a_addr" fromId="73" toId="28">
</dataflow>
<dataflow id="131" from="StgValue_87" to="a_addr" fromId="87" toId="28">
</dataflow>
<dataflow id="132" from="zext_ln13" to="a_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="133" from="a_addr" to="a_load" fromId="28" toId="29">
</dataflow>
<dataflow id="134" from="c" to="c_addr" fromId="75" toId="30">
</dataflow>
<dataflow id="135" from="StgValue_87" to="c_addr" fromId="87" toId="30">
</dataflow>
<dataflow id="136" from="zext_ln13" to="c_addr" fromId="27" toId="30">
</dataflow>
<dataflow id="137" from="c_addr" to="c_load" fromId="30" toId="31">
</dataflow>
<dataflow id="138" from="b" to="b_addr" fromId="74" toId="32">
</dataflow>
<dataflow id="139" from="StgValue_87" to="b_addr" fromId="87" toId="32">
</dataflow>
<dataflow id="140" from="zext_ln13" to="b_addr" fromId="27" toId="32">
</dataflow>
<dataflow id="141" from="b_addr" to="b_load" fromId="32" toId="33">
</dataflow>
<dataflow id="142" from="a_addr" to="a_load" fromId="28" toId="35">
</dataflow>
<dataflow id="143" from="a_load" to="sext_ln13" fromId="35" toId="36">
</dataflow>
<dataflow id="144" from="c_addr" to="c_load" fromId="30" toId="37">
</dataflow>
<dataflow id="145" from="c_load" to="sext_ln13_1" fromId="37" toId="38">
</dataflow>
<dataflow id="146" from="b_addr" to="b_load" fromId="32" toId="39">
</dataflow>
<dataflow id="147" from="b_load" to="sext_ln13_2" fromId="39" toId="40">
</dataflow>
<dataflow id="148" from="sext_ln13_2" to="mul_ln13" fromId="40" toId="41">
</dataflow>
<dataflow id="150" from="StgValue_149" to="mul_ln13" fromId="149" toId="41">
</dataflow>
<dataflow id="151" from="mul_ln13" to="add_ln13" fromId="41" toId="42">
</dataflow>
<dataflow id="153" from="StgValue_152" to="add_ln13" fromId="152" toId="42">
</dataflow>
<dataflow id="155" from="_ssdm_op_BitConcatenate.i19.i16.i3" to="shl_ln" fromId="154" toId="43">
</dataflow>
<dataflow id="156" from="c_load" to="shl_ln" fromId="37" toId="43">
</dataflow>
<dataflow id="158" from="StgValue_157" to="shl_ln" fromId="157" toId="43">
</dataflow>
<dataflow id="159" from="shl_ln" to="sext_ln13_4" fromId="43" toId="44">
</dataflow>
<dataflow id="161" from="_ssdm_op_BitConcatenate.i17.i16.i1" to="shl_ln13_1" fromId="160" toId="45">
</dataflow>
<dataflow id="162" from="c_load" to="shl_ln13_1" fromId="37" toId="45">
</dataflow>
<dataflow id="164" from="StgValue_163" to="shl_ln13_1" fromId="163" toId="45">
</dataflow>
<dataflow id="165" from="shl_ln13_1" to="sext_ln13_5" fromId="45" toId="46">
</dataflow>
<dataflow id="166" from="sext_ln13_4" to="sub_ln13" fromId="44" toId="47">
</dataflow>
<dataflow id="167" from="sext_ln13_5" to="sub_ln13" fromId="46" toId="47">
</dataflow>
<dataflow id="168" from="sub_ln13" to="tmp" fromId="47" toId="48">
</dataflow>
<dataflow id="170" from="StgValue_169" to="tmp" fromId="169" toId="48">
</dataflow>
<dataflow id="171" from="tmp" to="tmp_cast" fromId="48" toId="49">
</dataflow>
<dataflow id="172" from="sext_ln13_1" to="tmp2" fromId="38" toId="50">
</dataflow>
<dataflow id="173" from="tmp_cast" to="tmp2" fromId="49" toId="50">
</dataflow>
<dataflow id="174" from="tmp2" to="add_ln13_1" fromId="50" toId="51">
</dataflow>
<dataflow id="176" from="StgValue_175" to="add_ln13_1" fromId="175" toId="51">
</dataflow>
<dataflow id="177" from="sext_ln13" to="mul_ln13_2" fromId="36" toId="52">
</dataflow>
<dataflow id="178" from="sext_ln13" to="mul_ln13_2" fromId="36" toId="52">
</dataflow>
<dataflow id="179" from="add_ln13_1" to="mul_ln13_3" fromId="51" toId="53">
</dataflow>
<dataflow id="180" from="mul_ln13_2" to="mul_ln13_3" fromId="52" toId="53">
</dataflow>
<dataflow id="181" from="add_ln13" to="sext_ln13_3" fromId="42" toId="54">
</dataflow>
<dataflow id="182" from="sext_ln13_1" to="mul_ln13_1" fromId="38" toId="55">
</dataflow>
<dataflow id="183" from="sext_ln13_3" to="mul_ln13_1" fromId="54" toId="55">
</dataflow>
<dataflow id="184" from="mul_ln13_3" to="add_ln13_2" fromId="53" toId="56">
</dataflow>
<dataflow id="185" from="mul_ln13_1" to="add_ln13_2" fromId="55" toId="56">
</dataflow>
<dataflow id="186" from="sext_ln13" to="mul_ln13_4" fromId="36" toId="57">
</dataflow>
<dataflow id="187" from="add_ln13_2" to="mul_ln13_4" fromId="56" toId="57">
</dataflow>
<dataflow id="188" from="sext_ln13" to="add_ln13_3" fromId="36" toId="58">
</dataflow>
<dataflow id="189" from="mul_ln13_4" to="add_ln13_3" fromId="57" toId="58">
</dataflow>
<dataflow id="190" from="out_r" to="out_addr_1" fromId="76" toId="59">
</dataflow>
<dataflow id="191" from="StgValue_87" to="out_addr_1" fromId="87" toId="59">
</dataflow>
<dataflow id="192" from="zext_ln13" to="out_addr_1" fromId="27" toId="59">
</dataflow>
<dataflow id="193" from="add_ln13_3" to="store_ln13" fromId="58" toId="60">
</dataflow>
<dataflow id="194" from="out_addr_1" to="store_ln13" fromId="59" toId="60">
</dataflow>
<dataflow id="195" from="out_addr" to="v" fromId="11" toId="62">
</dataflow>
<dataflow id="196" from="v" to="ret_ln29" fromId="62" toId="63">
</dataflow>
<dataflow id="197" from="icmp_ln10" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="198" from="icmp_ln12" to="StgValue_3" fromId="23" toId="3">
</dataflow>
</dataflows>


</stg>
