Fitter report for logic_analyzer
Sat Jan 25 03:57:57 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Output Pin Default Load For Reported TCO
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. Fitter Device Options
 32. Operating Settings and Conditions
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sat Jan 25 03:57:57 2020           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; logic_analyzer                                  ;
; Top-level Entity Name              ; logic_analyzer_top                              ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C20F484C7                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 910 / 18,752 ( 5 % )                            ;
;     Total combinational functions  ; 877 / 18,752 ( 5 % )                            ;
;     Dedicated logic registers      ; 479 / 18,752 ( 3 % )                            ;
; Total registers                    ; 504                                             ;
; Total pins                         ; 30 / 315 ( 10 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 20,480 / 239,616 ( 9 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                         ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node                                                                         ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------------------+------------------+-----------------------+
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|delay_reg ; Packed Register ; Register Packing ; Fast Input Register assignment  ; REGOUT    ;                ; GPIO_0[0]                                                                                ; COMBOUT          ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[0]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; LEDR[0]                                                                                  ; DATAIN           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[0]  ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[0]~_Duplicate_1 ; REGOUT           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[1]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; LEDR[1]                                                                                  ; DATAIN           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[1]  ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[1]~_Duplicate_1 ; REGOUT           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[2]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; LEDR[2]                                                                                  ; DATAIN           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[2]  ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[2]~_Duplicate_1 ; REGOUT           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[3]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; LEDR[3]                                                                                  ; DATAIN           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[3]  ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[3]~_Duplicate_1 ; REGOUT           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[4]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; LEDR[4]                                                                                  ; DATAIN           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[4]  ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[4]~_Duplicate_1 ; REGOUT           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[5]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; LEDR[5]                                                                                  ; DATAIN           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[5]  ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[5]~_Duplicate_1 ; REGOUT           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[6]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; LEDR[6]                                                                                  ; DATAIN           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[6]  ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[6]~_Duplicate_1 ; REGOUT           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[7]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; LEDR[7]                                                                                  ; DATAIN           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[7]  ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[7]~_Duplicate_1 ; REGOUT           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[8]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; LEDR[8]                                                                                  ; DATAIN           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[8]  ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[8]~_Duplicate_1 ; REGOUT           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[9]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; LEDR[9]                                                                                  ; DATAIN           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[9]  ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[9]~_Duplicate_1 ; REGOUT           ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|delay_reg ; Packed Register ; Register Packing ; Fast Input Register assignment  ; REGOUT    ;                ; GPIO_0[1]                                                                                ; COMBOUT          ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|delay_reg ; Packed Register ; Register Packing ; Fast Input Register assignment  ; REGOUT    ;                ; GPIO_0[2]                                                                                ; COMBOUT          ;                       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|delay_reg ; Packed Register ; Register Packing ; Fast Input Register assignment  ; REGOUT    ;                ; GPIO_0[3]                                                                                ; COMBOUT          ;                       ;
; rgb_reg[0]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; VGA_B[0]                                                                                 ; DATAIN           ;                       ;
; rgb_reg[0]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; rgb_reg[0]~_Duplicate_1                                                                  ; REGOUT           ;                       ;
; rgb_reg[0]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; VGA_B[1]                                                                                 ; DATAIN           ;                       ;
; rgb_reg[0]~_Duplicate_1                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; rgb_reg[0]~_Duplicate_2                                                                  ; REGOUT           ;                       ;
; rgb_reg[0]~_Duplicate_2                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; VGA_B[2]                                                                                 ; DATAIN           ;                       ;
; rgb_reg[1]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; VGA_G[0]                                                                                 ; DATAIN           ;                       ;
; rgb_reg[1]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; rgb_reg[1]~_Duplicate_1                                                                  ; REGOUT           ;                       ;
; rgb_reg[1]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; VGA_G[1]                                                                                 ; DATAIN           ;                       ;
; rgb_reg[1]~_Duplicate_1                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; rgb_reg[1]~_Duplicate_2                                                                  ; REGOUT           ;                       ;
; rgb_reg[1]~_Duplicate_2                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; VGA_G[2]                                                                                 ; DATAIN           ;                       ;
; rgb_reg[2]                                                                   ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; VGA_R[0]                                                                                 ; DATAIN           ;                       ;
; rgb_reg[2]                                                                   ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; rgb_reg[2]~_Duplicate_1                                                                  ; REGOUT           ;                       ;
; rgb_reg[2]~_Duplicate_1                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; VGA_R[1]                                                                                 ; DATAIN           ;                       ;
; rgb_reg[2]~_Duplicate_1                                                      ; Duplicated      ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; rgb_reg[2]~_Duplicate_2                                                                  ; REGOUT           ;                       ;
; rgb_reg[2]~_Duplicate_2                                                      ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; VGA_R[2]                                                                                 ; DATAIN           ;                       ;
; vga_sync:vga_sync_unit|h_sync_reg                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; VGA_HS                                                                                   ; DATAIN           ;                       ;
; vga_sync:vga_sync_unit|v_sync_reg                                            ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; VGA_VS                                                                                   ; DATAIN           ;                       ;
+------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                     ;
+------------------+--------------------+--------------+---------------+-----------------+----------------+
; Name             ; Ignored Entity     ; Ignored From ; Ignored To    ; Ignored Value   ; Ignored Source ;
+------------------+--------------------+--------------+---------------+-----------------+----------------+
; Location         ;                    ;              ; AUD_ADCDAT    ; PIN_B6          ; QSF Assignment ;
; Location         ;                    ;              ; AUD_ADCLRCK   ; PIN_A6          ; QSF Assignment ;
; Location         ;                    ;              ; AUD_BCLK      ; PIN_A4          ; QSF Assignment ;
; Location         ;                    ;              ; AUD_DACDAT    ; PIN_B5          ; QSF Assignment ;
; Location         ;                    ;              ; AUD_DACLRCK   ; PIN_A5          ; QSF Assignment ;
; Location         ;                    ;              ; AUD_XCK       ; PIN_B4          ; QSF Assignment ;
; Location         ;                    ;              ; CLOCK_24[0]   ; PIN_B12         ; QSF Assignment ;
; Location         ;                    ;              ; CLOCK_24[1]   ; PIN_A12         ; QSF Assignment ;
; Location         ;                    ;              ; CLOCK_27[0]   ; PIN_D12         ; QSF Assignment ;
; Location         ;                    ;              ; CLOCK_27[1]   ; PIN_E12         ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[0]  ; PIN_W4          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[10] ; PIN_W3          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[11] ; PIN_N6          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[1]  ; PIN_W5          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[2]  ; PIN_Y3          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[3]  ; PIN_Y4          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[4]  ; PIN_R6          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[5]  ; PIN_R5          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[6]  ; PIN_P6          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[7]  ; PIN_P5          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[8]  ; PIN_P3          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_ADDR[9]  ; PIN_N4          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_BA_0     ; PIN_U3          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_BA_1     ; PIN_V4          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_CAS_N    ; PIN_T3          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_CKE      ; PIN_N3          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_CLK      ; PIN_U4          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_CS_N     ; PIN_T6          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[0]    ; PIN_U1          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[10]   ; PIN_P1          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[11]   ; PIN_P2          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[12]   ; PIN_R1          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[13]   ; PIN_R2          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[14]   ; PIN_T1          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[15]   ; PIN_T2          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[1]    ; PIN_U2          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[2]    ; PIN_V1          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[3]    ; PIN_V2          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[4]    ; PIN_W1          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[5]    ; PIN_W2          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[6]    ; PIN_Y1          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[7]    ; PIN_Y2          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[8]    ; PIN_N1          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_DQ[9]    ; PIN_N2          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_LDQM     ; PIN_R7          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_RAS_N    ; PIN_T5          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_UDQM     ; PIN_M5          ; QSF Assignment ;
; Location         ;                    ;              ; DRAM_WE_N     ; PIN_R8          ; QSF Assignment ;
; Location         ;                    ;              ; EXT_CLOCK     ; PIN_M21         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[0]    ; PIN_AB20        ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[10]   ; PIN_R12         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[11]   ; PIN_T12         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[12]   ; PIN_AB14        ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[13]   ; PIN_AA13        ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[14]   ; PIN_AB13        ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[15]   ; PIN_AA12        ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[16]   ; PIN_AB12        ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[17]   ; PIN_AA20        ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[18]   ; PIN_U14         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[19]   ; PIN_V14         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[1]    ; PIN_AA14        ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[20]   ; PIN_U13         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[21]   ; PIN_R13         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[2]    ; PIN_Y16         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[3]    ; PIN_R15         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[4]    ; PIN_T15         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[5]    ; PIN_U15         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[6]    ; PIN_V15         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[7]    ; PIN_W15         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[8]    ; PIN_R14         ; QSF Assignment ;
; Location         ;                    ;              ; FL_ADDR[9]    ; PIN_Y13         ; QSF Assignment ;
; Location         ;                    ;              ; FL_DQ[0]      ; PIN_AB16        ; QSF Assignment ;
; Location         ;                    ;              ; FL_DQ[1]      ; PIN_AA16        ; QSF Assignment ;
; Location         ;                    ;              ; FL_DQ[2]      ; PIN_AB17        ; QSF Assignment ;
; Location         ;                    ;              ; FL_DQ[3]      ; PIN_AA17        ; QSF Assignment ;
; Location         ;                    ;              ; FL_DQ[4]      ; PIN_AB18        ; QSF Assignment ;
; Location         ;                    ;              ; FL_DQ[5]      ; PIN_AA18        ; QSF Assignment ;
; Location         ;                    ;              ; FL_DQ[6]      ; PIN_AB19        ; QSF Assignment ;
; Location         ;                    ;              ; FL_DQ[7]      ; PIN_AA19        ; QSF Assignment ;
; Location         ;                    ;              ; FL_OE_N       ; PIN_AA15        ; QSF Assignment ;
; Location         ;                    ;              ; FL_RST_N      ; PIN_W14         ; QSF Assignment ;
; Location         ;                    ;              ; FL_WE_N       ; PIN_Y14         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[10]    ; PIN_A18         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[11]    ; PIN_B18         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[12]    ; PIN_A19         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[13]    ; PIN_B19         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[14]    ; PIN_A20         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[15]    ; PIN_B20         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[16]    ; PIN_C21         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[17]    ; PIN_C22         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[18]    ; PIN_D21         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[19]    ; PIN_D22         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[20]    ; PIN_E21         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[21]    ; PIN_E22         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[22]    ; PIN_F21         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[23]    ; PIN_F22         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[24]    ; PIN_G21         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[25]    ; PIN_G22         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[26]    ; PIN_J21         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[27]    ; PIN_J22         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[28]    ; PIN_K21         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[29]    ; PIN_K22         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[30]    ; PIN_J19         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[31]    ; PIN_J20         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[32]    ; PIN_J18         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[33]    ; PIN_K20         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[34]    ; PIN_L19         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[35]    ; PIN_L18         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[4]     ; PIN_A15         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[5]     ; PIN_B15         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[6]     ; PIN_A16         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[7]     ; PIN_B16         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[8]     ; PIN_A17         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_0[9]     ; PIN_B17         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[0]     ; PIN_H12         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[10]    ; PIN_C14         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[11]    ; PIN_D14         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[12]    ; PIN_D15         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[13]    ; PIN_D16         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[14]    ; PIN_C17         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[15]    ; PIN_C18         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[16]    ; PIN_C19         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[17]    ; PIN_C20         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[18]    ; PIN_D19         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[19]    ; PIN_D20         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[1]     ; PIN_H13         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[20]    ; PIN_E20         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[21]    ; PIN_F20         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[22]    ; PIN_E19         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[23]    ; PIN_E18         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[24]    ; PIN_G20         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[25]    ; PIN_G18         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[26]    ; PIN_G17         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[27]    ; PIN_H17         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[28]    ; PIN_J15         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[29]    ; PIN_H18         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[2]     ; PIN_H14         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[30]    ; PIN_N22         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[31]    ; PIN_N21         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[32]    ; PIN_P15         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[33]    ; PIN_N15         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[34]    ; PIN_P17         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[35]    ; PIN_P18         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[3]     ; PIN_G15         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[4]     ; PIN_E14         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[5]     ; PIN_E15         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[6]     ; PIN_F15         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[7]     ; PIN_G16         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[8]     ; PIN_F12         ; QSF Assignment ;
; Location         ;                    ;              ; GPIO_1[9]     ; PIN_F13         ; QSF Assignment ;
; Location         ;                    ;              ; HEX0[0]       ; PIN_J2          ; QSF Assignment ;
; Location         ;                    ;              ; HEX0[1]       ; PIN_J1          ; QSF Assignment ;
; Location         ;                    ;              ; HEX0[2]       ; PIN_H2          ; QSF Assignment ;
; Location         ;                    ;              ; HEX0[3]       ; PIN_H1          ; QSF Assignment ;
; Location         ;                    ;              ; HEX0[4]       ; PIN_F2          ; QSF Assignment ;
; Location         ;                    ;              ; HEX0[5]       ; PIN_F1          ; QSF Assignment ;
; Location         ;                    ;              ; HEX0[6]       ; PIN_E2          ; QSF Assignment ;
; Location         ;                    ;              ; HEX1[0]       ; PIN_E1          ; QSF Assignment ;
; Location         ;                    ;              ; HEX1[1]       ; PIN_H6          ; QSF Assignment ;
; Location         ;                    ;              ; HEX1[2]       ; PIN_H5          ; QSF Assignment ;
; Location         ;                    ;              ; HEX1[3]       ; PIN_H4          ; QSF Assignment ;
; Location         ;                    ;              ; HEX1[4]       ; PIN_G3          ; QSF Assignment ;
; Location         ;                    ;              ; HEX1[5]       ; PIN_D2          ; QSF Assignment ;
; Location         ;                    ;              ; HEX1[6]       ; PIN_D1          ; QSF Assignment ;
; Location         ;                    ;              ; HEX2[0]       ; PIN_G5          ; QSF Assignment ;
; Location         ;                    ;              ; HEX2[1]       ; PIN_G6          ; QSF Assignment ;
; Location         ;                    ;              ; HEX2[2]       ; PIN_C2          ; QSF Assignment ;
; Location         ;                    ;              ; HEX2[3]       ; PIN_C1          ; QSF Assignment ;
; Location         ;                    ;              ; HEX2[4]       ; PIN_E3          ; QSF Assignment ;
; Location         ;                    ;              ; HEX2[5]       ; PIN_E4          ; QSF Assignment ;
; Location         ;                    ;              ; HEX2[6]       ; PIN_D3          ; QSF Assignment ;
; Location         ;                    ;              ; HEX3[0]       ; PIN_F4          ; QSF Assignment ;
; Location         ;                    ;              ; HEX3[1]       ; PIN_D5          ; QSF Assignment ;
; Location         ;                    ;              ; HEX3[2]       ; PIN_D6          ; QSF Assignment ;
; Location         ;                    ;              ; HEX3[3]       ; PIN_J4          ; QSF Assignment ;
; Location         ;                    ;              ; HEX3[4]       ; PIN_L8          ; QSF Assignment ;
; Location         ;                    ;              ; HEX3[5]       ; PIN_F3          ; QSF Assignment ;
; Location         ;                    ;              ; HEX3[6]       ; PIN_D4          ; QSF Assignment ;
; Location         ;                    ;              ; I2C_SCLK      ; PIN_A3          ; QSF Assignment ;
; Location         ;                    ;              ; I2C_SDAT      ; PIN_B3          ; QSF Assignment ;
; Location         ;                    ;              ; LEDG[0]       ; PIN_U22         ; QSF Assignment ;
; Location         ;                    ;              ; LEDG[1]       ; PIN_U21         ; QSF Assignment ;
; Location         ;                    ;              ; LEDG[2]       ; PIN_V22         ; QSF Assignment ;
; Location         ;                    ;              ; LEDG[3]       ; PIN_V21         ; QSF Assignment ;
; Location         ;                    ;              ; LEDG[4]       ; PIN_W22         ; QSF Assignment ;
; Location         ;                    ;              ; LEDG[5]       ; PIN_W21         ; QSF Assignment ;
; Location         ;                    ;              ; LEDG[6]       ; PIN_Y22         ; QSF Assignment ;
; Location         ;                    ;              ; LEDG[7]       ; PIN_Y21         ; QSF Assignment ;
; Location         ;                    ;              ; PS2_CLK       ; PIN_H15         ; QSF Assignment ;
; Location         ;                    ;              ; PS2_DAT       ; PIN_J14         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[0]  ; PIN_AA3         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[10] ; PIN_R11         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[11] ; PIN_T11         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[12] ; PIN_Y10         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[13] ; PIN_U10         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[14] ; PIN_R10         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[15] ; PIN_T7          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[16] ; PIN_Y6          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[17] ; PIN_Y5          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[1]  ; PIN_AB3         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[2]  ; PIN_AA4         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[3]  ; PIN_AB4         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[4]  ; PIN_AA5         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[5]  ; PIN_AB10        ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[6]  ; PIN_AA11        ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[7]  ; PIN_AB11        ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[8]  ; PIN_V11         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_ADDR[9]  ; PIN_W11         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_CE_N     ; PIN_AB5         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[0]    ; PIN_AA6         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[10]   ; PIN_V9          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[11]   ; PIN_U9          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[12]   ; PIN_R9          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[13]   ; PIN_W8          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[14]   ; PIN_V8          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[15]   ; PIN_U8          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[1]    ; PIN_AB6         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[2]    ; PIN_AA7         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[3]    ; PIN_AB7         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[4]    ; PIN_AA8         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[5]    ; PIN_AB8         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[6]    ; PIN_AA9         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[7]    ; PIN_AB9         ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[8]    ; PIN_Y9          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_DQ[9]    ; PIN_W9          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_LB_N     ; PIN_Y7          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_OE_N     ; PIN_T8          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_UB_N     ; PIN_W7          ; QSF Assignment ;
; Location         ;                    ;              ; SRAM_WE_N     ; PIN_AA10        ; QSF Assignment ;
; Location         ;                    ;              ; SW[0]         ; PIN_L22         ; QSF Assignment ;
; Location         ;                    ;              ; SW[1]         ; PIN_L21         ; QSF Assignment ;
; Location         ;                    ;              ; SW[2]         ; PIN_M22         ; QSF Assignment ;
; Location         ;                    ;              ; SW[3]         ; PIN_V12         ; QSF Assignment ;
; Location         ;                    ;              ; SW[4]         ; PIN_W12         ; QSF Assignment ;
; Location         ;                    ;              ; SW[5]         ; PIN_U12         ; QSF Assignment ;
; Location         ;                    ;              ; SW[6]         ; PIN_U11         ; QSF Assignment ;
; Location         ;                    ;              ; SW[7]         ; PIN_M2          ; QSF Assignment ;
; Location         ;                    ;              ; SW[8]         ; PIN_M1          ; QSF Assignment ;
; Location         ;                    ;              ; SW[9]         ; PIN_L2          ; QSF Assignment ;
; Location         ;                    ;              ; TCK           ; PIN_C7          ; QSF Assignment ;
; Location         ;                    ;              ; TCS           ; PIN_D8          ; QSF Assignment ;
; Location         ;                    ;              ; TDI           ; PIN_E8          ; QSF Assignment ;
; Location         ;                    ;              ; TDO           ; PIN_D7          ; QSF Assignment ;
; Location         ;                    ;              ; UART_RXD      ; PIN_F14         ; QSF Assignment ;
; Location         ;                    ;              ; UART_TXD      ; PIN_G12         ; QSF Assignment ;
; Location         ;                    ;              ; VGA_B[3]      ; PIN_B10         ; QSF Assignment ;
; Location         ;                    ;              ; VGA_G[3]      ; PIN_A8          ; QSF Assignment ;
; Location         ;                    ;              ; VGA_R[3]      ; PIN_B7          ; QSF Assignment ;
; I/O Standard     ;                    ;              ; AUD_ADCDAT    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; AUD_ADCLRCK   ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; AUD_BCLK      ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; AUD_DACDAT    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; AUD_DACLRCK   ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; AUD_XCK       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; CLOCK_24[0]   ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; CLOCK_24[1]   ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; CLOCK_27[1]   ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; EXT_CLOCK     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[10]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[11]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[12]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[13]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[14]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[15]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[16]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[17]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[18]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[19]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[20]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[21]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[22]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[23]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[24]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[25]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[26]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[27]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[28]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[29]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[30]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[31]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[32]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[33]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[34]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[35]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[4]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[5]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[6]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[7]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[8]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_0[9]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[0]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[10]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[11]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[12]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[13]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[14]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[15]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[16]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[17]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[18]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[19]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[1]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[20]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[21]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[22]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[23]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[24]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[25]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[26]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[27]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[28]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[29]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[2]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[30]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[31]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[32]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[33]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[34]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[35]    ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[3]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[4]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[5]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[6]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[7]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[8]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; GPIO_1[9]     ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX0[0]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX0[1]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX0[2]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX0[3]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX0[4]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX0[5]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX0[6]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX1[0]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX1[1]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX1[2]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX1[3]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX1[4]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX1[5]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX1[6]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX2[0]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX2[1]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX2[2]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX2[3]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX2[4]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX2[5]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX2[6]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX3[0]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX3[1]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX3[2]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX3[3]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX3[4]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX3[5]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; HEX3[6]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; I2C_SCLK      ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; I2C_SDAT      ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; LEDG[0]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; LEDG[1]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; LEDG[2]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; LEDG[3]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; LEDG[4]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; LEDG[5]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; LEDG[6]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; LEDG[7]       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; PS2_CLK       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; PS2_DAT       ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; SW[0]         ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; SW[1]         ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; SW[2]         ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; SW[3]         ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; SW[4]         ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; SW[5]         ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; SW[6]         ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; SW[7]         ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; SW[8]         ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; SW[9]         ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; TCK           ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; TCS           ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; TDI           ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; TDO           ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; UART_RXD      ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; UART_TXD      ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; VGA_B[3]      ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; VGA_G[3]      ; LVTTL           ; QSF Assignment ;
; I/O Standard     ;                    ;              ; VGA_R[3]      ; LVTTL           ; QSF Assignment ;
; Current Strength ; logic_analyzer_top ;              ; I2C_SCLK      ; MAXIMUM CURRENT ; QSF Assignment ;
; Current Strength ; logic_analyzer_top ;              ; I2C_SDAT      ; MAXIMUM CURRENT ; QSF Assignment ;
+------------------+--------------------+--------------+---------------+-----------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1399 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1399 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1396    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/John/Documents/myFpgaProjects/logic_analyzer/output_files/logic_analyzer.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 910 / 18,752 ( 5 % )      ;
;     -- Combinational with no register       ; 431                       ;
;     -- Register only                        ; 33                        ;
;     -- Combinational with a register        ; 446                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 456                       ;
;     -- 3 input functions                    ; 167                       ;
;     -- <=2 input functions                  ; 254                       ;
;     -- Register only                        ; 33                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 701                       ;
;     -- arithmetic mode                      ; 176                       ;
;                                             ;                           ;
; Total registers*                            ; 504 / 19,649 ( 3 % )      ;
;     -- Dedicated logic registers            ; 479 / 18,752 ( 3 % )      ;
;     -- I/O registers                        ; 25 / 897 ( 3 % )          ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 64 / 1,172 ( 5 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 30 / 315 ( 10 % )         ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )            ;
;                                             ;                           ;
; Global signals                              ; 1                         ;
; M4Ks                                        ; 5 / 52 ( 10 % )           ;
; Total block memory bits                     ; 20,480 / 239,616 ( 9 % )  ;
; Total block memory implementation bits      ; 23,040 / 239,616 ( 10 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 1 / 16 ( 6 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%              ;
; Peak interconnect usage (total/H/V)         ; 5% / 4% / 5%              ;
; Maximum fan-out                             ; 509                       ;
; Highest non-global fan-out                  ; 389                       ;
; Total fan-out                               ; 4923                      ;
; Average fan-out                             ; 3.47                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 910 / 18752 ( 5 % ) ; 0 / 18752 ( 0 % )              ;
;     -- Combinational with no register       ; 431                 ; 0                              ;
;     -- Register only                        ; 33                  ; 0                              ;
;     -- Combinational with a register        ; 446                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 456                 ; 0                              ;
;     -- 3 input functions                    ; 167                 ; 0                              ;
;     -- <=2 input functions                  ; 254                 ; 0                              ;
;     -- Register only                        ; 33                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 701                 ; 0                              ;
;     -- arithmetic mode                      ; 176                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 504                 ; 0                              ;
;     -- Dedicated logic registers            ; 479 / 18752 ( 3 % ) ; 0 / 18752 ( 0 % )              ;
;     -- I/O registers                        ; 25                  ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 64 / 1172 ( 5 % )   ; 0 / 1172 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 30                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )      ; 0 / 52 ( 0 % )                 ;
; Total memory bits                           ; 20480               ; 0                              ;
; Total RAM block bits                        ; 23040               ; 0                              ;
; M4K                                         ; 5 / 52 ( 9 % )      ; 0 / 52 ( 0 % )                 ;
; Clock control block                         ; 1 / 20 ( 5 % )      ; 0 / 20 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 4933                ; 0                              ;
;     -- Registered Connections               ; 2151                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 9                   ; 0                              ;
;     -- Output Ports                         ; 21                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                      ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_50  ; L1    ; 2        ; 0            ; 13           ; 0           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; GPIO_0[0] ; A13   ; 4        ; 26           ; 27           ; 1           ; 3                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; GPIO_0[1] ; B13   ; 4        ; 26           ; 27           ; 0           ; 3                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; GPIO_0[2] ; A14   ; 4        ; 29           ; 27           ; 1           ; 3                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; GPIO_0[3] ; B14   ; 4        ; 29           ; 27           ; 0           ; 3                     ; 2                  ; no     ; yes            ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]    ; R22   ; 6        ; 50           ; 10           ; 1           ; 389                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[1]    ; R21   ; 6        ; 50           ; 10           ; 2           ; 12                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[2]    ; T22   ; 6        ; 50           ; 9            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[3]    ; T21   ; 6        ; 50           ; 9            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                            ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; LEDR[0]  ; R20   ; 6        ; 50           ; 10           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[1]  ; R19   ; 6        ; 50           ; 8            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[2]  ; U19   ; 6        ; 50           ; 4            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[3]  ; Y19   ; 6        ; 50           ; 2            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[4]  ; T18   ; 6        ; 50           ; 3            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[5]  ; V19   ; 6        ; 50           ; 2            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[6]  ; Y18   ; 6        ; 50           ; 2            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[7]  ; U18   ; 6        ; 50           ; 3            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[8]  ; R18   ; 6        ; 50           ; 8            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[9]  ; R17   ; 6        ; 50           ; 5            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[0] ; A9    ; 3        ; 15           ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[1] ; D11   ; 3        ; 22           ; 27           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[2] ; A10   ; 3        ; 20           ; 27           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[0] ; B8    ; 3        ; 13           ; 27           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[1] ; C10   ; 3        ; 18           ; 27           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[2] ; B9    ; 3        ; 15           ; 27           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_HS   ; A11   ; 3        ; 22           ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[0] ; D9    ; 3        ; 13           ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[1] ; C9    ; 3        ; 9            ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[2] ; A7    ; 3        ; 11           ; 27           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_VS   ; B11   ; 3        ; 22           ; 27           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 4mA              ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 0 / 41 ( 0 % )   ; 3.3V          ; --           ;
; 2        ; 3 / 33 ( 9 % )   ; 3.3V          ; --           ;
; 3        ; 11 / 43 ( 26 % ) ; 3.3V          ; --           ;
; 4        ; 4 / 40 ( 10 % )  ; 3.3V          ; --           ;
; 5        ; 0 / 39 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 15 / 36 ( 42 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 322        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; VGA_R[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 304        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 298        ; 3        ; VGA_B[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 293        ; 3        ; VGA_B[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 287        ; 3        ; VGA_HS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 283        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 281        ; 4        ; GPIO_0[0]                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 279        ; 4        ; GPIO_0[2]                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 273        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 271        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 265        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 251        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 249        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 247        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 85         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 89         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 97         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 103        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 111        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 114        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 120        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 122        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 128        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 130        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 136        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 138        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 140        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 144        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 153        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 162        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 164        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 84         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 88         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 96         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 102        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 110        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 113        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 119        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 121        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB12     ; 127        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 129        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 135        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 137        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 139        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 143        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 152        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 161        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 163        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 303        ; 3        ; VGA_G[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 297        ; 3        ; VGA_G[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 292        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 286        ; 3        ; VGA_VS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 282        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 280        ; 4        ; GPIO_0[1]                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 278        ; 4        ; GPIO_0[3]                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 272        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 270        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 264        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 250        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 248        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 246        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 9          ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; VGA_R[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 296        ; 3        ; VGA_G[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ; 260        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C17      ; 245        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 238        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 239        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 237        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 15         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 2          ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 3          ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 4          ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D6       ; 5          ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D7       ; 311        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 309        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 302        ; 3        ; VGA_R[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; VGA_B[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 284        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 259        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 255        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 229        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 230        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 21         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 6          ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 285        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 256        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 242        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 234        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 227        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 228        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 23         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 13         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 10         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 307        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 295        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 294        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 276        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 269        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 268        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 262        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 223        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 224        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 11         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 317        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 313        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 277        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 252        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 231        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 232        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G21      ; 221        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 222        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 24         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 25         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 27         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H4       ; 17         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 18         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 19         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 318        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ; 314        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ; 300        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 299        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 290        ; 3        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 274        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 263        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 257        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 253        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 219        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 226        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 225        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 214        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 30         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 220        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 217        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 216        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 213        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 211        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 212        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 33         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K21      ; 209        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 210        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 38         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 39         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 207        ; 5        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L22      ; 206        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M1       ; 41         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 42         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 44         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 201        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 45         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 46         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 51         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 52         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 200        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 47         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 48         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 50         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 56         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 187        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 58         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 64         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 54         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 53         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 109        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 108        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 116        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 134        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 145        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 150        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 151        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 155        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 177        ; 6        ; LEDR[9]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R18      ; 184        ; 6        ; LEDR[8]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ; 185        ; 6        ; LEDR[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R20      ; 192        ; 6        ; LEDR[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ; 190        ; 6        ; KEY[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R22      ; 191        ; 6        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 59         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 60         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 69         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 68         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 91         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 90         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 131        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 156        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; LEDR[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; KEY[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 189        ; 6        ; KEY[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 61         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 62         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 70         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U4       ; 80         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 106        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 107        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ; 123        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 124        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U13      ; 132        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 146        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 157        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; LEDR[7]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U19      ; 172        ; 6        ; LEDR[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 176        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U21      ; 182        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 183        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 65         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 66         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 101        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 126        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; LEDR[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V20      ; 173        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 181        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 71         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 72         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 75         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 76         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 79         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 100        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 105        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 125        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 149        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 160        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 175        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 73         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 74         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 77         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 78         ; 1        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 86         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 87         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 93         ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 112        ; 8        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y14      ; 148        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y17      ; 159        ; 7        ; RESERVED                                 ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; LEDR[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y19      ; 168        ; 6        ; LEDR[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y20      ; 169        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 179        ; 6        ; RESERVED                                 ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |logic_analyzer_top                          ; 910 (0)     ; 479 (0)                   ; 25 (25)       ; 20480       ; 5    ; 0            ; 0       ; 0         ; 30   ; 0            ; 431 (0)      ; 33 (0)            ; 446 (1)          ; |logic_analyzer_top                                                                                                                            ; work         ;
;    |debounce:debounce_unit|                  ; 65 (65)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 0 (0)             ; 25 (25)          ; |logic_analyzer_top|debounce:debounce_unit                                                                                                     ; work         ;
;    |logic_analyzer:logic_analyzer_unit|      ; 802 (274)   ; 433 (6)                   ; 0 (0)         ; 20480       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 369 (267)    ; 33 (3)            ; 400 (5)          ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit                                                                                         ; work         ;
;       |altera_dual_port_ram_sync:video_ram|  ; 25 (25)     ; 24 (24)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 13 (13)           ; 11 (11)          ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram                                                     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0                                ; work         ;
;             |altsyncram_ell1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated ; work         ;
;       |bin2bcd:bin2bcd_unit0|                ; 61 (61)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 48 (48)          ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0                                                                   ; work         ;
;       |bin2bcd:bin2bcd_unit1|                ; 60 (60)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 2 (2)             ; 49 (49)          ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1                                                                   ; work         ;
;       |bin2bcd:bin2bcd_unit2|                ; 64 (64)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 2 (2)             ; 49 (49)          ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2                                                                   ; work         ;
;       |bin2bcd:bin2bcd_unit3|                ; 61 (61)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 3 (3)             ; 48 (48)          ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3                                                                   ; work         ;
;       |char_rom:char_unit|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|char_rom:char_unit                                                                      ; work         ;
;          |altsyncram:Mux7_rtl_0|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0                                                ; work         ;
;             |altsyncram_od11:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated                 ; work         ;
;       |font_rom:font_unit|                   ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|font_rom:font_unit                                                                      ; work         ;
;       |freq_counter:freq_counter_unit0|      ; 57 (57)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 51 (51)          ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0                                                         ; work         ;
;       |freq_counter:freq_counter_unit1|      ; 27 (27)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 24 (24)          ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1                                                         ; work         ;
;       |freq_counter:freq_counter_unit2|      ; 27 (27)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 24 (24)          ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2                                                         ; work         ;
;       |freq_counter:freq_counter_unit3|      ; 34 (34)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 24 (24)          ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3                                                         ; work         ;
;       |sampler:sampling_unit|                ; 109 (109)   ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 7 (7)             ; 66 (66)          ; |logic_analyzer_top|logic_analyzer:logic_analyzer_unit|sampler:sampling_unit                                                                   ; work         ;
;    |vga_sync:vga_sync_unit|                  ; 45 (45)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 23 (23)          ; |logic_analyzer_top|vga_sync:vga_sync_unit                                                                                                     ; work         ;
+----------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+-----------+----------+---------------+---------------+-----------------------+-----------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO       ;
+-----------+----------+---------------+---------------+-----------------------+-----------+
; KEY[2]    ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --        ;
; KEY[3]    ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --        ;
; LEDR[0]   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; LEDR[1]   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; LEDR[2]   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; LEDR[3]   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; LEDR[4]   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; LEDR[5]   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; LEDR[6]   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; LEDR[7]   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; LEDR[8]   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; LEDR[9]   ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; VGA_HS    ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; VGA_VS    ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; VGA_R[0]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; VGA_R[1]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; VGA_R[2]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; VGA_B[0]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; VGA_B[1]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; VGA_B[2]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; VGA_G[0]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; VGA_G[1]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; VGA_G[2]  ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; CLOCK_50  ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --        ;
; KEY[0]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --        ;
; KEY[1]    ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --        ;
; GPIO_0[0] ; Input    ; --            ; (6) 2514 ps   ; (0) 0 ps              ; --        ;
; GPIO_0[1] ; Input    ; --            ; (0) 170 ps    ; (0) 0 ps              ; --        ;
; GPIO_0[3] ; Input    ; --            ; (0) 170 ps    ; (0) 0 ps              ; --        ;
; GPIO_0[2] ; Input    ; --            ; (6) 2514 ps   ; (0) 0 ps              ; --        ;
+-----------+----------+---------------+---------------+-----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                             ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[2]                                                                                          ;                   ;         ;
; KEY[3]                                                                                          ;                   ;         ;
; CLOCK_50                                                                                        ;                   ;         ;
; KEY[0]                                                                                          ;                   ;         ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd4_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd5_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd3_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd4_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd5_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd4_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd5_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd3_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd4_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd5_reg[1]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd5_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd4_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd3_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd5_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd4_reg[2]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd5_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd4_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd3_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd5_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd4_reg[3]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[0]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg.idle                  ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg.idle                  ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg.idle                  ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg.idle                  ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[0]~_Duplicate_1 ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[1]~_Duplicate_1 ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[2]~_Duplicate_1 ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[3]~_Duplicate_1 ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[4]~_Duplicate_1 ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[5]~_Duplicate_1 ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[6]~_Duplicate_1 ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[7]~_Duplicate_1 ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[8]~_Duplicate_1 ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[9]~_Duplicate_1 ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[7]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[8]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[9]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[10]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[11]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[12]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[13]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[14]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[15]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[16]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[17]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[18]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[19]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[20]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[21]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[22]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[23]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[24]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[25]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[19]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[19]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[19]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[19]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[6]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[18]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[18]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[18]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[18]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[5]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[17]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[17]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[17]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[17]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[4]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[16]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[16]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[16]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[16]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[3]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[15]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[15]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[15]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[15]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[2]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[14]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[14]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[14]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[14]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[1]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[13]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[13]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[13]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[13]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[0]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[12]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[12]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[12]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[12]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[11]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[11]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[11]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[11]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[10]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[10]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[10]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[10]             ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[9]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[9]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[9]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[8]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[8]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[8]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[7]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[7]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[7]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[6]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[6]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[6]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[5]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[5]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[5]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[4]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[4]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[4]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[3]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[3]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[3]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[2]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[2]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[2]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[1]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[1]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[1]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[0]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[0]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[0]              ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.count       ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.waite       ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.done        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.idle        ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[0]                                                          ; 0                 ; 6       ;
;      - debounce:debounce_unit|state_reg.wait1                                                   ; 0                 ; 6       ;
;      - debounce:debounce_unit|state_reg.wait0                                                   ; 0                 ; 6       ;
;      - debounce:debounce_unit|state_reg.one                                                     ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[1]                                                          ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[2]                                                          ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[3]                                                          ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[4]                                                          ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[5]                                                          ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[6]                                                          ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[7]                                                          ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[8]                                                          ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[9]                                                          ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[10]                                                         ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[11]                                                         ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[12]                                                         ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[13]                                                         ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[14]                                                         ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[15]                                                         ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[16]                                                         ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[17]                                                         ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[18]                                                         ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[19]                                                         ; 0                 ; 6       ;
;      - debounce:debounce_unit|q_reg[20]                                                         ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|h_count_reg[6]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|h_count_reg[5]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|h_count_reg[2]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|h_count_reg[4]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|h_count_reg[3]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|h_count_reg[9]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|h_count_reg[7]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|h_count_reg[8]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|v_count_reg[4]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|v_count_reg[9]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|v_count_reg[5]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|v_count_reg[8]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|v_count_reg[7]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|v_count_reg[6]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|v_count_reg[3]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|v_count_reg[1]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|v_count_reg[2]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|h_count_reg[1]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|h_count_reg[0]                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|mod2_reg                                                          ; 0                 ; 6       ;
;      - debounce:debounce_unit|state_reg.zero                                                    ; 0                 ; 6       ;
;      - vga_sync:vga_sync_unit|v_count_reg[0]                                                    ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg2            ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg.op                    ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.done        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[19]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.done        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[19]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg.op                    ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg.op                    ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.done        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[19]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg.op                    ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[19]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[3]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[2]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[1]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[0]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[4]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.waite       ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[18]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.waite       ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[18]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[3]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[2]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[1]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[0]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[4]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[3]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[2]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[1]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[0]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[4]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.waite       ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[18]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[3]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[2]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[1]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[0]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[4]                        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[18]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.count       ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.idle        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[17]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.count       ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.idle        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[17]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.count       ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.idle        ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[17]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[17]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[16]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[16]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[16]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[16]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[15]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[15]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[15]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[15]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[14]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[14]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[14]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[14]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[13]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[13]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[13]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[13]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[12]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[12]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[12]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[12]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[11]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[11]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[11]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[11]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[10]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[10]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[10]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[10]                     ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[9]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[9]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[9]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[9]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[8]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[8]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[8]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[8]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[7]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[7]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[7]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[7]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[6]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[6]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[6]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[6]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[5]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[5]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[5]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[5]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[4]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[4]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[4]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[4]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[3]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[3]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[3]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[3]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[2]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[2]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[2]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[2]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[1]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[1]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[1]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[1]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[0]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[0]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[0]                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[0]                      ; 0                 ; 6       ;
;      - GPIO_0[0]                                                                                ; 0                 ; 6       ;
;      - GPIO_0[1]                                                                                ; 0                 ; 6       ;
;      - GPIO_0[3]                                                                                ; 0                 ; 6       ;
;      - GPIO_0[2]                                                                                ; 0                 ; 6       ;
;      - LEDR[0]                                                                                  ; 0                 ; 6       ;
;      - LEDR[1]                                                                                  ; 0                 ; 6       ;
;      - LEDR[2]                                                                                  ; 0                 ; 6       ;
;      - LEDR[3]                                                                                  ; 0                 ; 6       ;
;      - LEDR[4]                                                                                  ; 0                 ; 6       ;
;      - LEDR[5]                                                                                  ; 0                 ; 6       ;
;      - LEDR[6]                                                                                  ; 0                 ; 6       ;
;      - LEDR[7]                                                                                  ; 0                 ; 6       ;
;      - LEDR[8]                                                                                  ; 0                 ; 6       ;
;      - LEDR[9]                                                                                  ; 0                 ; 6       ;
;      - VGA_HS                                                                                   ; 0                 ; 6       ;
;      - VGA_VS                                                                                   ; 0                 ; 6       ;
; KEY[1]                                                                                          ;                   ;         ;
;      - debounce:debounce_unit|Selector11~1                                                      ; 0                 ; 6       ;
;      - debounce:debounce_unit|Selector11~2                                                      ; 0                 ; 6       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_next2~2         ; 0                 ; 6       ;
;      - debounce:debounce_unit|Selector3~0                                                       ; 0                 ; 6       ;
;      - debounce:debounce_unit|Selector3~1                                                       ; 0                 ; 6       ;
;      - debounce:debounce_unit|Selector3~2                                                       ; 0                 ; 6       ;
;      - debounce:debounce_unit|state_reg.wait0~0                                                 ; 0                 ; 6       ;
;      - debounce:debounce_unit|Selector2~2                                                       ; 0                 ; 6       ;
;      - debounce:debounce_unit|Selector2~3                                                       ; 0                 ; 6       ;
;      - debounce:debounce_unit|Selector2~4                                                       ; 0                 ; 6       ;
;      - debounce:debounce_unit|Selector2~6                                                       ; 0                 ; 6       ;
;      - debounce:debounce_unit|Selector0~3                                                       ; 0                 ; 6       ;
; GPIO_0[0]                                                                                       ;                   ;         ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|Selector2~0           ; 0                 ; 0       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|Selector0~0           ; 0                 ; 0       ;
;      - logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector39~0                    ; 0                 ; 0       ;
; GPIO_0[1]                                                                                       ;                   ;         ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|Selector1~0           ; 1                 ; 0       ;
;      - logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector41~0                    ; 1                 ; 0       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|Selector2~0           ; 1                 ; 0       ;
; GPIO_0[3]                                                                                       ;                   ;         ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|Selector1~0           ; 1                 ; 0       ;
;      - logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector45~0                    ; 1                 ; 0       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|Selector2~0           ; 1                 ; 0       ;
; GPIO_0[2]                                                                                       ;                   ;         ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|Selector1~0           ; 0                 ; 0       ;
;      - logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector43~0                    ; 0                 ; 0       ;
;      - logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|Selector2~0           ; 0                 ; 0       ;
+-------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                               ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                           ; PIN_L1             ; 509     ; Clock                     ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; KEY[0]                                                                             ; PIN_R22            ; 389     ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[0]~0             ; LCCOMB_X36_Y15_N22 ; 42      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg.op              ; LCFF_X36_Y14_N23   ; 52      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[3]~0             ; LCCOMB_X33_Y15_N22 ; 42      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg.op              ; LCFF_X33_Y16_N31   ; 52      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[0]~0             ; LCCOMB_X24_Y17_N28 ; 42      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg.op              ; LCFF_X24_Y18_N27   ; 52      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[2]~0             ; LCCOMB_X26_Y17_N8  ; 42      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg.op              ; LCFF_X25_Y19_N19   ; 52      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[10]~22    ; LCCOMB_X33_Y14_N26 ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[10]~80    ; LCCOMB_X32_Y14_N22 ; 26      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.count ; LCFF_X32_Y14_N13   ; 31      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg2      ; LCFF_X32_Y14_N31   ; 28      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[15]~60    ; LCCOMB_X32_Y14_N4  ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.count ; LCFF_X32_Y14_N25   ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[13]~60    ; LCCOMB_X25_Y18_N8  ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.count ; LCFF_X24_Y17_N13   ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[8]~60     ; LCCOMB_X26_Y15_N8  ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.count ; LCFF_X25_Y15_N17   ; 21      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|LessThan0~0               ; LCCOMB_X26_Y17_N10 ; 9       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector55~1              ; LCCOMB_X25_Y16_N24 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|WideOr15~0                ; LCCOMB_X25_Y16_N20 ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_pos_reg[2]~9          ; LCCOMB_X24_Y16_N26 ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_pos_reg[2]~9          ; LCCOMB_X27_Y16_N30 ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_pos_reg[2]~9          ; LCCOMB_X31_Y16_N0  ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_pos_reg[5]~9          ; LCCOMB_X30_Y16_N0  ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_reg[1]~1              ; LCCOMB_X29_Y16_N14 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr2             ; LCFF_X26_Y16_N5    ; 13      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr3             ; LCFF_X26_Y16_N23   ; 13      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr4             ; LCFF_X26_Y16_N11   ; 14      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr4_wait        ; LCFF_X25_Y16_N19   ; 18      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; vga_sync:vga_sync_unit|mod2_reg                                                    ; LCFF_X21_Y19_N31   ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; vga_sync:vga_sync_unit|process_2~0                                                 ; LCCOMB_X20_Y19_N14 ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                         ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; Name     ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; CLOCK_50 ; PIN_L1   ; 509     ; Global Clock         ; GCLK2            ; --                        ;
+----------+----------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                             ;
+---------------------------------------------------------------------------------------------------+---------+
; Name                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------+---------+
; KEY[0]                                                                                            ; 389     ;
; vga_sync:vga_sync_unit|h_count_reg[4]                                                             ; 90      ;
; vga_sync:vga_sync_unit|h_count_reg[6]                                                             ; 87      ;
; vga_sync:vga_sync_unit|h_count_reg[3]                                                             ; 81      ;
; vga_sync:vga_sync_unit|h_count_reg[5]                                                             ; 77      ;
; vga_sync:vga_sync_unit|h_count_reg[7]                                                             ; 63      ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg.op                             ; 52      ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg.op                             ; 52      ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg.op                             ; 52      ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg.op                             ; 52      ;
; vga_sync:vga_sync_unit|h_count_reg[8]                                                             ; 43      ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[0]~0                            ; 42      ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[0]~0                            ; 42      ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[2]~0                            ; 42      ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[3]~0                            ; 42      ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.count                ; 31      ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[10]~22                   ; 30      ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg2                     ; 28      ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[10]~80                   ; 26      ;
; vga_sync:vga_sync_unit|h_count_reg[9]                                                             ; 24      ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.count                ; 21      ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.count                ; 21      ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.count                ; 21      ;
; vga_sync:vga_sync_unit|mod2_reg                                                                   ; 21      ;
; debounce:debounce_unit|Selector11~2                                                               ; 21      ;
; debounce:debounce_unit|Selector11~1                                                               ; 21      ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[13]~60                   ; 20      ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[8]~60                    ; 20      ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[15]~60                   ; 20      ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr4_wait                       ; 18      ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_next2~3                  ; 18      ;
; logic_analyzer:logic_analyzer_unit|title_on~2                                                     ; 17      ;
; vga_sync:vga_sync_unit|v_count_reg[7]                                                             ; 15      ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|screen_data_reg[1]~1                     ; 14      ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|screen_data_reg[1]~0                     ; 14      ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr4                            ; 14      ;
; vga_sync:vga_sync_unit|v_count_reg[6]                                                             ; 14      ;
; vga_sync:vga_sync_unit|v_count_reg[8]                                                             ; 14      ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr3                            ; 13      ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr2                            ; 13      ;
; KEY[1]                                                                                            ; 12      ;
; logic_analyzer:logic_analyzer_unit|fq0_on~2                                                       ; 11      ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.start                          ; 11      ;
; vga_sync:vga_sync_unit|v_count_reg[4]                                                             ; 11      ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector55~1                             ; 10      ;
; vga_sync:vga_sync_unit|process_2~0                                                                ; 10      ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|LessThan0~0                              ; 9       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|WideOr15~0                               ; 9       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.done                 ; 9       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.done                 ; 9       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.done                 ; 9       ;
; vga_sync:vga_sync_unit|v_count_reg[5]                                                             ; 9       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.done                 ; 9       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_reg[1]~1                             ; 8       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Equal0~1                                 ; 8       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Equal0~0                                 ; 8       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.idle                           ; 8       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|LessThan0~6                    ; 8       ;
; vga_sync:vga_sync_unit|v_count_reg[9]                                                             ; 8       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[25]                      ; 8       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_pos_reg[5]~9                         ; 7       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_pos_reg[2]~9                         ; 7       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_pos_reg[2]~9                         ; 7       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_pos_reg[2]~9                         ; 7       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|LessThan0~5                    ; 7       ;
; vga_sync:vga_sync_unit|v_count_reg[2]                                                             ; 7       ;
; vga_sync:vga_sync_unit|v_count_reg[3]                                                             ; 7       ;
; debounce:debounce_unit|state_reg.wait1                                                            ; 7       ;
; logic_analyzer:logic_analyzer_unit|fq2_on~4                                                       ; 6       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~46                                            ; 6       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~28                                            ; 6       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[9]~4                                             ; 6       ;
; logic_analyzer:logic_analyzer_unit|LessThan3~0                                                    ; 6       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~3                                             ; 6       ;
; vga_sync:vga_sync_unit|v_count_reg[1]                                                             ; 6       ;
; vga_sync:vga_sync_unit|h_count_reg[2]                                                             ; 6       ;
; debounce:debounce_unit|state_reg.one                                                              ; 6       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[0]                              ; 6       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[0]                              ; 6       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[0]                              ; 6       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[0]                              ; 6       ;
; logic_analyzer:logic_analyzer_unit|fq3_on~3                                                       ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[0]                                 ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector1~0                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.waite                ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[0]                                 ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector1~0                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[0]                                 ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector1~0                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.waite                ; 5       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.waite                ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[0]                                 ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector1~0                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[9]~104                                           ; 5       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~29                                            ; 5       ;
; logic_analyzer:logic_analyzer_unit|text_rgb~2                                                     ; 5       ;
; logic_analyzer:logic_analyzer_unit|ch3_on~1                                                       ; 5       ;
; logic_analyzer:logic_analyzer_unit|LessThan0~0                                                    ; 5       ;
; vga_sync:vga_sync_unit|h_count_reg[1]                                                             ; 5       ;
; debounce:debounce_unit|Add0~62                                                                    ; 5       ;
; debounce:debounce_unit|state_reg.wait0                                                            ; 5       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.waite                ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd4_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd4_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd3_reg[3]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd4_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd3_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd4_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[2]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd4_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd3_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd4_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[1]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd3_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd1_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd2_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd4_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd4_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd3_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd2_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd1_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd4_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd3_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd2_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd1_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd4_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd3_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd2_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd1_reg[0]                              ; 5       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[1]                                 ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[2]                                 ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[1]                                 ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[2]                                 ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[1]                                 ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[2]                                 ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[1]                                 ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[2]                                 ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[10]~118                                          ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[9]~114                                           ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[8]~109                                           ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~103                                           ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~102                                           ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~65                                            ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~51                                            ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~44                                            ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~30                                            ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[5]~26                                            ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[4]~23                                            ; 4       ;
; logic_analyzer:logic_analyzer_unit|fq1_on~3                                                       ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[3]~11                                            ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[2]~10                                            ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[1]~9                                             ; 4       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[0]~8                                             ; 4       ;
; vga_sync:vga_sync_unit|Equal1~2                                                                   ; 4       ;
; vga_sync:vga_sync_unit|Equal0~3                                                                   ; 4       ;
; debounce:debounce_unit|state_reg.zero                                                             ; 4       ;
; logic_analyzer:logic_analyzer_unit|fq1_on~2                                                       ; 4       ;
; logic_analyzer:logic_analyzer_unit|Mux62~0                                                        ; 4       ;
; vga_sync:vga_sync_unit|h_count_reg[0]                                                             ; 4       ;
; vga_sync:vga_sync_unit|h_sync_next~2                                                              ; 4       ;
; debounce:debounce_unit|Equal0~5                                                                   ; 4       ;
; debounce:debounce_unit|Equal0~4                                                                   ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[3]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[3]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd5_reg[3]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd5_reg[3]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[2]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[2]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd5_reg[2]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd5_reg[2]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[1]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd5_reg[1]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[1]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd5_reg[1]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd5_reg[0]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd5_reg[0]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd5_reg[0]                              ; 4       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd5_reg[0]                              ; 4       ;
; GPIO_0[2]                                                                                         ; 3       ;
; GPIO_0[3]                                                                                         ; 3       ;
; GPIO_0[1]                                                                                         ; 3       ;
; GPIO_0[0]                                                                                         ; 3       ;
; ~GND                                                                                              ; 3       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~119                                           ; 3       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_reg[1]~0                             ; 3       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|state_reg.idle                 ; 3       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|state_reg.idle                 ; 3       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|state_reg.idle                 ; 3       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr1                            ; 3       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[3]                                 ; 3       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[3]                                 ; 3       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[3]                                 ; 3       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[3]                                 ; 3       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_y_reg[1]                             ; 3       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~64                                            ; 3       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~39                                            ; 3       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~38                                            ; 3       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~37                                            ; 3       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~32                                            ; 3       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~31                                            ; 3       ;
; vga_sync:vga_sync_unit|h_sync_next~4                                                              ; 3       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~20                                            ; 3       ;
; vga_sync:vga_sync_unit|v_count_reg[0]                                                             ; 3       ;
; logic_analyzer:logic_analyzer_unit|text_rgb[1]~14                                                 ; 3       ;
; logic_analyzer:logic_analyzer_unit|text_rgb[0]~9                                                  ; 3       ;
; logic_analyzer:logic_analyzer_unit|fq2_on~3                                                       ; 3       ;
; logic_analyzer:logic_analyzer_unit|fq2_on~2                                                       ; 3       ;
; logic_analyzer:logic_analyzer_unit|text_rgb[0]~6                                                  ; 3       ;
; logic_analyzer:logic_analyzer_unit|ch1_on~0                                                       ; 3       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[4]~5                                             ; 3       ;
; logic_analyzer:logic_analyzer_unit|text_rgb[2]~5                                                  ; 3       ;
; logic_analyzer:logic_analyzer_unit|fq1_on~1                                                       ; 3       ;
; logic_analyzer:logic_analyzer_unit|Equal9~1                                                       ; 3       ;
; vga_sync:vga_sync_unit|video_on~0                                                                 ; 3       ;
; logic_analyzer:logic_analyzer_unit|char_bit_addr[1]~1                                             ; 3       ;
; logic_analyzer:logic_analyzer_unit|char_bit_addr[0]~0                                             ; 3       ;
; vga_sync:vga_sync_unit|v_sync_next~1                                                              ; 3       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_reg.idle                 ; 3       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|state_reg.idle                           ; 3       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|state_reg.idle                           ; 3       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|state_reg.idle                           ; 3       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|state_reg.idle                           ; 3       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|delay_reg                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|delay_reg                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|delay_reg                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|delay_reg                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[0]                               ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[0]                               ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[0]                               ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[0]                               ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_reg[7]                              ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_reg[6]                              ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_reg[5]                              ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_reg[4]                              ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_reg[2]                              ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_reg[0]                              ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_reg[3]                              ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_reg[1]                              ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector31~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector33~1                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector34~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector35~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector32~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|Selector1~1                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|Selector1~0                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector32~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector35~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector31~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector33~1                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector34~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector31~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector33~1                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector34~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector35~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector32~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|Selector1~1                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|Selector1~0                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|Selector1~1                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|Selector1~0                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector31~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector33~1                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector34~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector35~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector32~0                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr3_wait                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr2_wait                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|state_reg.wr1_wait                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_reg[0]                               ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_reg[0]                               ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_reg[0]                               ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_reg[0]                               ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Add0~1                                   ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|n_reg[4]                                 ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Add0~0                                   ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Add0~1                                   ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|n_reg[4]                                 ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Add0~0                                   ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Add0~1                                   ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|n_reg[4]                                 ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Add0~0                                   ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Add0~1                                   ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|n_reg[4]                                 ; 2       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Add0~0                                   ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|screen_data_reg[1]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_y_reg[3]                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_y_reg[2]                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_x_reg[6]                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_x_reg[5]                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_x_reg[4]                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_x_reg[3]                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_x_reg[2]                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_x_reg[1]                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|cur_x_reg[0]                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|screen_data_reg[0]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|font_rom:font_unit|Mux1~1                                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram~22                     ; 2       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram~21                     ; 2       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram~20                     ; 2       ;
; logic_analyzer:logic_analyzer_unit|font_rom:font_unit|Mux1~0                                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|Mux37~0                                                        ; 2       ;
; logic_analyzer:logic_analyzer_unit|Mux59~2                                                        ; 2       ;
; logic_analyzer:logic_analyzer_unit|Mux38~0                                                        ; 2       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~81                                            ; 2       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~66                                            ; 2       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~49                                            ; 2       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~40                                            ; 2       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~33                                            ; 2       ;
; vga_sync:vga_sync_unit|Equal0~4                                                                   ; 2       ;
; logic_analyzer:logic_analyzer_unit|Mux6~0                                                         ; 2       ;
; logic_analyzer:logic_analyzer_unit|Mux48~0                                                        ; 2       ;
; logic_analyzer:logic_analyzer_unit|fq0_on                                                         ; 2       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[8]~19                                            ; 2       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~18                                            ; 2       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[4]~12                                            ; 2       ;
; debounce:debounce_unit|Selector2~4                                                                ; 2       ;
; debounce:debounce_unit|Selector2~3                                                                ; 2       ;
; debounce:debounce_unit|Selector3~2                                                                ; 2       ;
; debounce:debounce_unit|Selector3~1                                                                ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|Selector0~1                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|Selector0~0                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~7                                             ; 2       ;
; vga_sync:vga_sync_unit|Equal0~0                                                                   ; 2       ;
; logic_analyzer:logic_analyzer_unit|pix_x2_reg[2]                                                  ; 2       ;
; logic_analyzer:logic_analyzer_unit|fq1_on~0                                                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|LessThan9~0                                                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|ch3_on~0                                                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|Equal9~0                                                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|text_rgb[2]~1                                                  ; 2       ;
; logic_analyzer:logic_analyzer_unit|text_rgb[1]~0                                                  ; 2       ;
; logic_analyzer:logic_analyzer_unit|char_bit_addr[2]~2                                             ; 2       ;
; logic_analyzer:logic_analyzer_unit|Mux64~3                                                        ; 2       ;
; logic_analyzer:logic_analyzer_unit|Mux64~1                                                        ; 2       ;
; vga_sync:vga_sync_unit|Equal1~0                                                                   ; 2       ;
; vga_sync:vga_sync_unit|v_sync_next~0                                                              ; 2       ;
; debounce:debounce_unit|q_reg[20]                                                                  ; 2       ;
; debounce:debounce_unit|Add0~59                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[19]                                                                  ; 2       ;
; debounce:debounce_unit|Add0~56                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[18]                                                                  ; 2       ;
; debounce:debounce_unit|Add0~53                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[17]                                                                  ; 2       ;
; debounce:debounce_unit|Add0~50                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[16]                                                                  ; 2       ;
; debounce:debounce_unit|Add0~47                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[15]                                                                  ; 2       ;
; debounce:debounce_unit|Add0~44                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[14]                                                                  ; 2       ;
; debounce:debounce_unit|Add0~41                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[13]                                                                  ; 2       ;
; debounce:debounce_unit|Add0~38                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[12]                                                                  ; 2       ;
; debounce:debounce_unit|Add0~35                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[11]                                                                  ; 2       ;
; debounce:debounce_unit|Add0~32                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[10]                                                                  ; 2       ;
; debounce:debounce_unit|Add0~29                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[9]                                                                   ; 2       ;
; debounce:debounce_unit|Add0~26                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[8]                                                                   ; 2       ;
; debounce:debounce_unit|Add0~23                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[7]                                                                   ; 2       ;
; debounce:debounce_unit|Add0~20                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[6]                                                                   ; 2       ;
; debounce:debounce_unit|Add0~17                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[5]                                                                   ; 2       ;
; debounce:debounce_unit|Add0~14                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[4]                                                                   ; 2       ;
; debounce:debounce_unit|Add0~11                                                                    ; 2       ;
; debounce:debounce_unit|q_reg[3]                                                                   ; 2       ;
; debounce:debounce_unit|Add0~8                                                                     ; 2       ;
; debounce:debounce_unit|q_reg[2]                                                                   ; 2       ;
; debounce:debounce_unit|Add0~5                                                                     ; 2       ;
; debounce:debounce_unit|q_reg[1]                                                                   ; 2       ;
; debounce:debounce_unit|Add0~2                                                                     ; 2       ;
; debounce:debounce_unit|q_reg[0]                                                                   ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|sample_count_reg[6]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|sample_count_reg[5]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|sample_count_reg[4]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[10]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[11]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[12]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[13]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[14]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[15]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[16]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[17]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[18]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[0]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[1]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[2]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[3]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[4]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[5]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[6]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[7]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[8]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[9]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[10]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[11]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[12]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[13]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[14]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[15]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[16]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[17]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[18]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[0]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[1]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[2]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[3]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[4]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[5]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[6]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[7]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[8]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[9]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[10]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[11]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[12]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[13]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[14]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[15]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[16]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[17]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[18]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[0]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[1]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[2]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[3]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[4]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[5]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[6]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[7]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[8]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[9]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[10]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[11]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[12]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[13]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[14]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[15]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[16]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[17]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[18]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_pos_reg[6]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_pos_reg[6]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_pos_reg[6]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_pos_reg[6]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_pos_reg[5]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_pos_reg[5]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_pos_reg[5]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_pos_reg[5]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_pos_reg[4]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_pos_reg[4]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_pos_reg[4]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_pos_reg[4]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_pos_reg[3]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_pos_reg[3]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_pos_reg[3]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_pos_reg[3]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_pos_reg[2]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_pos_reg[2]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_pos_reg[2]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_pos_reg[2]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_pos_reg[1]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_pos_reg[1]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_pos_reg[1]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_pos_reg[1]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_pos_reg[0]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_pos_reg[0]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_pos_reg[0]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_pos_reg[0]                           ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[19]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|f_reg[19]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|f_reg[19]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|f_reg[19]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[24]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[23]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[22]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[21]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[20]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[19]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[18]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[17]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[16]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[11]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[10]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[9]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[8]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[7]                       ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[15]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[14]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[13]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|n_reg[12]                      ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[9]~39                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[8]~37                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[7]~35                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[6]~33                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[5]~31                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[4]~29                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[3]~27                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[2]~25                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[1]~23                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[0]~20                    ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[9]~_Duplicate_1          ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[8]~_Duplicate_1          ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[7]~_Duplicate_1          ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[6]~_Duplicate_1          ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[5]~_Duplicate_1          ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[4]~_Duplicate_1          ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[3]~_Duplicate_1          ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[2]~_Duplicate_1          ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[1]~_Duplicate_1          ; 2       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|f_reg[0]~_Duplicate_1          ; 2       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[0]~feeder ; 1       ;
; vga_sync:vga_sync_unit|mod2_reg~0                                                                 ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~125                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~124                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~123                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~122                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~121                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~120                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit0|state_next2~4                  ; 1       ;
; debounce:debounce_unit|Selector0~3                                                                ; 1       ;
; debounce:debounce_unit|Selector2~6                                                                ; 1       ;
; vga_sync:vga_sync_unit|h_sync_next~5                                                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector55~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector55~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector55~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector55~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector54~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector54~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector54~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector54~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector53~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[1]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector53~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[1]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector53~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[1]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector53~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[1]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector52~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[2]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector52~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[2]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector52~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[2]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector52~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[2]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector51~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[3]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector51~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[3]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector51~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[3]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector51~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[3]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector50~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[4]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector50~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[4]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector50~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[4]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector50~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[4]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector49~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[5]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector49~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[5]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector49~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[5]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector49~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[5]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector48~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[6]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector48~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[6]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector48~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[6]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector48~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[6]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector47~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[7]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector47~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[7]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector47~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[7]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector47~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[7]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector46~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[8]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector46~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[8]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector46~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[8]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector46~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[8]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector45~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[9]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector45~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[9]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector45~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[9]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector45~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[9]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector44~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[10]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector44~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[10]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector44~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[10]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector44~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[10]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector43~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[11]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector43~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[11]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector43~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[11]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector43~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[11]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector42~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[12]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector42~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[12]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector42~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[12]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector42~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[12]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector41~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[13]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector41~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[13]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector41~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[13]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector41~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[13]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector40~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[14]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector40~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[14]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector40~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[14]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector40~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[14]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector39~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[15]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector39~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[15]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector39~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[15]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector39~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[15]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_next[7]~6                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_next[6]~5                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_next[5]~4                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_next[4]~3                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_next[0]~2                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_next[3]~1                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|rate_next[1]~0                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector38~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[16]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector38~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[16]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|Selector0~0                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|Selector2~0                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector38~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[16]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|Selector0~0                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|Selector2~0                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector38~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[16]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|Selector0~0                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|Selector2~0                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector44~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector38~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector42~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector40~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector0~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector1~1                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector1~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector45~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector39~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector43~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector41~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector37~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[17]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Equal0~1                                 ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Equal0~0                                 ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector33~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector37~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[17]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|Selector1~2                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Equal0~1                                 ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Equal0~0                                 ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector33~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Equal0~1                                 ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Equal0~0                                 ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector33~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector37~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[17]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|Selector1~2                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector37~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[17]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|Selector1~2                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Equal0~1                                 ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Equal0~0                                 ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector33~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector57~1                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in4_reg[1]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector57~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in1_reg[1]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in3_reg[1]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|in2_reg[1]                               ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector54~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector55~2                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector46~2                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector46~1                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector46~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector47~2                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector47~1                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector47~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector48~2                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector48~1                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector48~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector49~2                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector49~1                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector49~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector50~2                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector50~1                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector50~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector51~2                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector51~1                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector51~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector55~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector52~2                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector52~1                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector52~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector58~1                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|sampler:sampling_unit|Selector58~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector36~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[18]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector1~2                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector1~1                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector36~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[18]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit2|Selector3~0                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector1~2                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector1~1                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector1~2                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector1~1                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector36~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[18]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit3|Selector3~0                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector36~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[18]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|freq_counter:freq_counter_unit1|Selector3~0                    ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector1~2                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector1~1                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector11~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector23~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector11~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector15~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector19~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector27~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector23~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector27~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector15~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector23~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector19~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector11~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector7~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector7~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector27~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector15~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector19~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector23~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector27~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector7~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector19~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector11~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector15~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector7~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector12~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector24~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector12~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector12~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector8~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector28~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector24~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector16~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector20~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector28~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector16~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector24~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector20~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector8~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector28~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector16~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector24~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector20~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector16~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector8~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector12~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector28~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector20~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector8~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector9~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector13~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector29~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector17~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector25~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector21~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector9~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector13~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector29~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector17~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector25~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector21~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector9~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector13~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector29~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector17~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector21~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector25~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector17~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector21~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector29~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector9~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector13~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector25~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|p2s_reg[19]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|bcd0_next~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector18~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector26~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector22~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector10~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit0|Selector14~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector10~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector14~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|p2s_reg[19]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|bcd0_next~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector18~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector22~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit2|Selector26~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector10~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector14~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector18~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector22~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|Selector26~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|p2s_reg[19]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit3|bcd0_next~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector10~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector14~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|p2s_reg[19]                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|bcd0_next~0                              ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector18~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector22~0                             ; 1       ;
; logic_analyzer:logic_analyzer_unit|bin2bcd:bin2bcd_unit1|Selector26~0                             ; 1       ;
; vga_sync:vga_sync_unit|v_count_next~3                                                             ; 1       ;
; debounce:debounce_unit|Selector0~2                                                                ; 1       ;
; logic_analyzer:logic_analyzer_unit|pix_x1_reg[1]                                                  ; 1       ;
; logic_analyzer:logic_analyzer_unit|pix_x1_reg[0]                                                  ; 1       ;
; logic_analyzer:logic_analyzer_unit|font_rom:font_unit|Mux1~3                                      ; 1       ;
; logic_analyzer:logic_analyzer_unit|font_rom:font_unit|Mux1~2                                      ; 1       ;
; logic_analyzer:logic_analyzer_unit|pix_x1_reg[2]                                                  ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[24]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|font_rom:font_unit|Mux2~0                                      ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[16]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[0]        ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram~19                     ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[20]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[22]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[21]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[19]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram~18                     ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram~17                     ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[14]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[18]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[17]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[13]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram~16                     ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[10]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[12]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[11]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[9]        ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram~15                     ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[6]        ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[8]        ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[7]        ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[5]        ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram~14                     ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[2]        ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[4]        ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[3]        ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[1]        ; 1       ;
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[23]       ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux1~0                                                         ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[10]~117                                          ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux29~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[10]~116                                          ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux36~1                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux36~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[10]~115                                          ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux57~2                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux57~1                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux57~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux43~2                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux43~1                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux43~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux50~1                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux50~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[9]~113                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux30~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[9]~112                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux37~1                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[9]~111                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux58~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~110                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux51~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux44~3                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux44~2                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux44~1                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux44~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux2~0                                                         ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[8]~108                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[8]~107                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux38~1                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[8]~106                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux59~3                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[6]~105                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux59~1                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux59~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux45~2                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux45~1                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux45~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux52~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|Mux31~0                                                        ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~101                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~100                                           ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~99                                            ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~98                                            ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~97                                            ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~96                                            ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~95                                            ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~94                                            ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~93                                            ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~92                                            ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~91                                            ; 1       ;
; logic_analyzer:logic_analyzer_unit|char_rom_addr[7]~90                                            ; 1       ;
+---------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+----------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                  ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                        ; Location                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+----------------------------------------------------+----------------------+-----------------+-----------------+
; logic_analyzer:logic_analyzer_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_ell1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; Single Clock ; 2048         ; 2            ; 2048         ; 2            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 2048                        ; 2                           ; 2048                        ; 2                           ; 4096                ; 1    ; None                                       ; M4K_X17_Y16                                        ; Don't care           ; Don't care      ; Don't care      ;
; logic_analyzer:logic_analyzer_unit|char_rom:char_unit|altsyncram:Mux7_rtl_0|altsyncram_od11:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM            ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384 ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 4    ; logic_analyzer.logic_analyzer_top0.rtl.mif ; M4K_X17_Y19, M4K_X17_Y17, M4K_X17_Y18, M4K_X17_Y20 ; Don't care           ; Don't care      ; Don't care      ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------+----------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,093 / 54,004 ( 2 % ) ;
; C16 interconnects           ; 13 / 2,100 ( < 1 % )   ;
; C4 interconnects            ; 411 / 36,000 ( 1 % )   ;
; Direct links                ; 281 / 54,004 ( < 1 % ) ;
; Global clocks               ; 1 / 16 ( 6 % )         ;
; Local interconnects         ; 666 / 18,752 ( 4 % )   ;
; R24 interconnects           ; 19 / 1,900 ( 1 % )     ;
; R4 interconnects            ; 486 / 46,920 ( 1 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 14.22) ; Number of LABs  (Total = 64) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 2                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 5                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 1                            ;
; 12                                          ; 0                            ;
; 13                                          ; 1                            ;
; 14                                          ; 3                            ;
; 15                                          ; 3                            ;
; 16                                          ; 46                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.11) ; Number of LABs  (Total = 64) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 36                           ;
; 1 Clock                            ; 50                           ;
; 1 Clock enable                     ; 19                           ;
; 1 Sync. clear                      ; 23                           ;
; 2 Clock enables                    ; 7                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 21.56) ; Number of LABs  (Total = 64) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 5                            ;
; 16                                           ; 10                           ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 2                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 2                            ;
; 23                                           ; 6                            ;
; 24                                           ; 6                            ;
; 25                                           ; 4                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 2                            ;
; 29                                           ; 4                            ;
; 30                                           ; 3                            ;
; 31                                           ; 2                            ;
; 32                                           ; 6                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.94) ; Number of LABs  (Total = 64) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 7                            ;
; 3                                               ; 2                            ;
; 4                                               ; 2                            ;
; 5                                               ; 4                            ;
; 6                                               ; 7                            ;
; 7                                               ; 6                            ;
; 8                                               ; 6                            ;
; 9                                               ; 6                            ;
; 10                                              ; 4                            ;
; 11                                              ; 1                            ;
; 12                                              ; 5                            ;
; 13                                              ; 4                            ;
; 14                                              ; 3                            ;
; 15                                              ; 2                            ;
; 16                                              ; 0                            ;
; 17                                              ; 0                            ;
; 18                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 13.84) ; Number of LABs  (Total = 64) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 3                            ;
; 4                                            ; 5                            ;
; 5                                            ; 1                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 8                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 2                            ;
; 12                                           ; 4                            ;
; 13                                           ; 2                            ;
; 14                                           ; 2                            ;
; 15                                           ; 3                            ;
; 16                                           ; 3                            ;
; 17                                           ; 3                            ;
; 18                                           ; 2                            ;
; 19                                           ; 2                            ;
; 20                                           ; 2                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 4                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 2                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+----------------------------------------------+-----------------------------------------+
; Option                                       ; Setting                                 ;
+----------------------------------------------+-----------------------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                                     ;
; Enable device-wide reset (DEV_CLRn)          ; Off                                     ;
; Enable device-wide output enable (DEV_OE)    ; Off                                     ;
; Enable INIT_DONE output                      ; Off                                     ;
; Configuration scheme                         ; Active Serial                           ;
; Error detection CRC                          ; Off                                     ;
; nCEO                                         ; As output driving ground                ;
; ASDO,nCSO                                    ; As input tri-stated                     ;
; Reserve all unused pins                      ; As output driving an unspecified signal ;
; Base pin-out file on sameframe device        ; Off                                     ;
+----------------------------------------------+-----------------------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C20F484C7 for design "logic_analyzer"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C15AF484C7 is compatible
    Info (176445): Device EP2C35F484C7 is compatible
    Info (176445): Device EP2C50F484C7 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C4
    Info (169125): Pin ~nCSO~ is reserved at location C3
    Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location W20
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'logic_analyzer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Input Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 25 registers into blocks of type I/O
    Extra Info (176220): Created 16 register duplicates
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_BCLK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_XCK"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_24[0]"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_24[1]"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK_27[1]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_CLOCK"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_0[9]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO_1[9]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX0[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX1[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX2[6]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[0]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[1]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[2]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[3]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[4]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[5]"
    Warning (15710): Ignored I/O standard assignment to node "HEX3[6]"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[0]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[1]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[2]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[3]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[4]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[5]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[6]"
    Warning (15710): Ignored I/O standard assignment to node "LEDG[7]"
    Warning (15710): Ignored I/O standard assignment to node "PS2_CLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_DAT"
    Warning (15710): Ignored I/O standard assignment to node "SW[0]"
    Warning (15710): Ignored I/O standard assignment to node "SW[1]"
    Warning (15710): Ignored I/O standard assignment to node "SW[2]"
    Warning (15710): Ignored I/O standard assignment to node "SW[3]"
    Warning (15710): Ignored I/O standard assignment to node "SW[4]"
    Warning (15710): Ignored I/O standard assignment to node "SW[5]"
    Warning (15710): Ignored I/O standard assignment to node "SW[6]"
    Warning (15710): Ignored I/O standard assignment to node "SW[7]"
    Warning (15710): Ignored I/O standard assignment to node "SW[8]"
    Warning (15710): Ignored I/O standard assignment to node "SW[9]"
    Warning (15710): Ignored I/O standard assignment to node "TCK"
    Warning (15710): Ignored I/O standard assignment to node "TCS"
    Warning (15710): Ignored I/O standard assignment to node "TDI"
    Warning (15710): Ignored I/O standard assignment to node "TDO"
    Warning (15710): Ignored I/O standard assignment to node "UART_RXD"
    Warning (15710): Ignored I/O standard assignment to node "UART_TXD"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[3]"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_24[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_24[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.16 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 21 output pins without output pin load capacitance assignment
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Users/John/Documents/myFpgaProjects/logic_analyzer/output_files/logic_analyzer.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 393 warnings
    Info: Peak virtual memory: 4858 megabytes
    Info: Processing ended: Sat Jan 25 03:57:58 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/John/Documents/myFpgaProjects/logic_analyzer/output_files/logic_analyzer.fit.smsg.


