Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 12 13:52:08 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     150         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (274)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (244)
5. checking no_input_delay (11)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (274)
--------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U7/flag_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (244)
--------------------------------------------------
 There are 244 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.597        0.000                      0                  223        0.164        0.000                      0                  223        9.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            12.597        0.000                      0                  223        0.164        0.000                      0                  223        9.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.597ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.625ns (35.686%)  route 4.731ns (64.314%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.379     5.165 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          0.602     5.767    U4/Q[2]
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.872 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.663     6.535    U7/total_money3__0_carry
    SLICE_X28Y30         LUT6 (Prop_lut6_I2_O)        0.105     6.640 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.640    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.972 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.972    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.152 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     8.070    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     8.319 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     8.788    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     8.893 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.893    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     9.427 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793    10.221    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263    10.484 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.710    11.194    U6/recharge_auto_reg[11]_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.268    11.462 r  U6/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.575    12.037    U6/recharge_auto[12]_i_2_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.105    12.142 r  U6/recharge_auto[11]_i_1/O
                         net (fo=1, routed)           0.000    12.142    U6/recharge_auto[11]_i_1_n_0
    SLICE_X32Y36         FDRE                                         r  U6/recharge_auto_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.405    24.512    U6/CLK
    SLICE_X32Y36         FDRE                                         r  U6/recharge_auto_reg[11]/C
                         clock pessimism              0.232    24.744    
                         clock uncertainty           -0.035    24.708    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.030    24.738    U6/recharge_auto_reg[11]
  -------------------------------------------------------------------
                         required time                         24.738    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                 12.597    

Slack (MET) :             12.622ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 2.639ns (35.809%)  route 4.731ns (64.191%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.379     5.165 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          0.602     5.767    U4/Q[2]
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.872 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.663     6.535    U7/total_money3__0_carry
    SLICE_X28Y30         LUT6 (Prop_lut6_I2_O)        0.105     6.640 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.640    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.972 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.972    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.152 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     8.070    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     8.319 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     8.788    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     8.893 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.893    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     9.427 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793    10.221    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263    10.484 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.710    11.194    U6/recharge_auto_reg[11]_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.268    11.462 r  U6/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.575    12.037    U6/recharge_auto[12]_i_2_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.119    12.156 r  U6/recharge_auto[8]_i_1/O
                         net (fo=1, routed)           0.000    12.156    U6/recharge_auto[8]_i_1_n_0
    SLICE_X32Y36         FDRE                                         r  U6/recharge_auto_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.405    24.512    U6/CLK
    SLICE_X32Y36         FDRE                                         r  U6/recharge_auto_reg[8]/C
                         clock pessimism              0.232    24.744    
                         clock uncertainty           -0.035    24.708    
    SLICE_X32Y36         FDRE (Setup_fdre_C_D)        0.069    24.777    U6/recharge_auto_reg[8]
  -------------------------------------------------------------------
                         required time                         24.777    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                 12.622    

Slack (MET) :             12.630ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 2.625ns (35.838%)  route 4.700ns (64.162%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.379     5.165 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          0.602     5.767    U4/Q[2]
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.872 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.663     6.535    U7/total_money3__0_carry
    SLICE_X28Y30         LUT6 (Prop_lut6_I2_O)        0.105     6.640 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.640    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.972 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.972    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.152 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     8.070    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     8.319 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     8.788    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     8.893 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.893    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     9.427 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793    10.221    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263    10.484 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.556    11.040    U6/recharge_auto_reg[11]_1
    SLICE_X32Y34         LUT6 (Prop_lut6_I2_O)        0.268    11.308 r  U6/recharge_auto[5]_i_3/O
                         net (fo=5, routed)           0.697    12.005    U7/recharge_auto_reg[5]
    SLICE_X33Y36         LUT6 (Prop_lut6_I2_O)        0.105    12.110 r  U7/recharge_auto[3]_i_1/O
                         net (fo=1, routed)           0.000    12.110    U6/recharge_auto_reg[13]_0[3]
    SLICE_X33Y36         FDRE                                         r  U6/recharge_auto_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.405    24.512    U6/CLK
    SLICE_X33Y36         FDRE                                         r  U6/recharge_auto_reg[3]/C
                         clock pessimism              0.232    24.744    
                         clock uncertainty           -0.035    24.708    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.032    24.740    U6/recharge_auto_reg[3]
  -------------------------------------------------------------------
                         required time                         24.740    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                 12.630    

Slack (MET) :             12.668ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.286ns  (logic 2.625ns (36.028%)  route 4.661ns (63.972%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 24.511 - 20.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.379     5.165 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          0.602     5.767    U4/Q[2]
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.872 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.663     6.535    U7/total_money3__0_carry
    SLICE_X28Y30         LUT6 (Prop_lut6_I2_O)        0.105     6.640 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.640    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.972 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.972    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.152 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     8.070    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     8.319 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     8.788    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     8.893 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.893    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     9.427 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793    10.221    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263    10.484 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.518    11.002    U6/recharge_auto_reg[11]_1
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.268    11.270 r  U6/recharge_auto[6]_i_3/O
                         net (fo=5, routed)           0.697    11.967    U7/recharge_auto_reg[6]
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.105    12.072 r  U7/recharge_auto[4]_i_1/O
                         net (fo=1, routed)           0.000    12.072    U6/recharge_auto_reg[13]_0[4]
    SLICE_X33Y35         FDRE                                         r  U6/recharge_auto_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.404    24.511    U6/CLK
    SLICE_X33Y35         FDRE                                         r  U6/recharge_auto_reg[4]/C
                         clock pessimism              0.232    24.743    
                         clock uncertainty           -0.035    24.707    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.032    24.739    U6/recharge_auto_reg[4]
  -------------------------------------------------------------------
                         required time                         24.739    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                 12.668    

Slack (MET) :             12.729ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.223ns  (logic 2.625ns (36.343%)  route 4.598ns (63.657%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 24.511 - 20.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.379     5.165 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          0.602     5.767    U4/Q[2]
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.872 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.663     6.535    U7/total_money3__0_carry
    SLICE_X28Y30         LUT6 (Prop_lut6_I2_O)        0.105     6.640 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.640    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.972 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.972    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.152 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     8.070    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     8.319 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     8.788    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     8.893 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.893    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     9.427 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793    10.221    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263    10.484 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.710    11.194    U6/recharge_auto_reg[11]_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.268    11.462 r  U6/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.442    11.904    U6/recharge_auto[12]_i_2_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I1_O)        0.105    12.009 r  U6/recharge_auto[10]_i_1/O
                         net (fo=1, routed)           0.000    12.009    U6/recharge_auto[10]_i_1_n_0
    SLICE_X33Y35         FDSE                                         r  U6/recharge_auto_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.404    24.511    U6/CLK
    SLICE_X33Y35         FDSE                                         r  U6/recharge_auto_reg[10]/C
                         clock pessimism              0.232    24.743    
                         clock uncertainty           -0.035    24.707    
    SLICE_X33Y35         FDSE (Setup_fdse_C_D)        0.030    24.737    U6/recharge_auto_reg[10]
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                 12.729    

Slack (MET) :             12.825ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 2.625ns (36.828%)  route 4.503ns (63.172%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 24.512 - 20.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.379     5.165 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          0.602     5.767    U4/Q[2]
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.872 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.663     6.535    U7/total_money3__0_carry
    SLICE_X28Y30         LUT6 (Prop_lut6_I2_O)        0.105     6.640 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.640    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.972 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.972    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.152 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     8.070    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     8.319 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     8.788    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     8.893 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.893    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     9.427 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793    10.221    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263    10.484 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.556    11.040    U6/recharge_auto_reg[11]_1
    SLICE_X32Y34         LUT6 (Prop_lut6_I2_O)        0.268    11.308 r  U6/recharge_auto[5]_i_3/O
                         net (fo=5, routed)           0.500    11.808    U7/recharge_auto_reg[5]
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.105    11.913 r  U7/recharge_auto[0]_i_1/O
                         net (fo=1, routed)           0.000    11.913    U6/recharge_auto_reg[13]_0[0]
    SLICE_X33Y36         FDRE                                         r  U6/recharge_auto_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.405    24.512    U6/CLK
    SLICE_X33Y36         FDRE                                         r  U6/recharge_auto_reg[0]/C
                         clock pessimism              0.232    24.744    
                         clock uncertainty           -0.035    24.708    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.030    24.738    U6/recharge_auto_reg[0]
  -------------------------------------------------------------------
                         required time                         24.738    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                 12.825    

Slack (MET) :             12.843ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 2.625ns (36.914%)  route 4.486ns (63.086%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 24.511 - 20.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.379     5.165 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          0.602     5.767    U4/Q[2]
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.872 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.663     6.535    U7/total_money3__0_carry
    SLICE_X28Y30         LUT6 (Prop_lut6_I2_O)        0.105     6.640 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.640    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.972 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.972    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.152 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     8.070    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     8.319 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     8.788    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     8.893 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.893    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     9.427 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793    10.221    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263    10.484 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.556    11.040    U6/recharge_auto_reg[11]_1
    SLICE_X32Y34         LUT6 (Prop_lut6_I2_O)        0.268    11.308 r  U6/recharge_auto[5]_i_3/O
                         net (fo=5, routed)           0.484    11.792    U7/recharge_auto_reg[5]
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.105    11.897 r  U7/recharge_auto[1]_i_1/O
                         net (fo=1, routed)           0.000    11.897    U6/recharge_auto_reg[13]_0[1]
    SLICE_X32Y35         FDSE                                         r  U6/recharge_auto_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.404    24.511    U6/CLK
    SLICE_X32Y35         FDSE                                         r  U6/recharge_auto_reg[1]/C
                         clock pessimism              0.232    24.743    
                         clock uncertainty           -0.035    24.707    
    SLICE_X32Y35         FDSE (Setup_fdse_C_D)        0.032    24.739    U6/recharge_auto_reg[1]
  -------------------------------------------------------------------
                         required time                         24.739    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                 12.843    

Slack (MET) :             12.873ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.080ns  (logic 2.625ns (37.075%)  route 4.455ns (62.925%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.379     5.165 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          0.602     5.767    U4/Q[2]
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.872 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.663     6.535    U7/total_money3__0_carry
    SLICE_X28Y30         LUT6 (Prop_lut6_I2_O)        0.105     6.640 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.640    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.972 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.972    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.152 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     8.070    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     8.319 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     8.788    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     8.893 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.893    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     9.427 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793    10.221    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263    10.484 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.518    11.002    U6/recharge_auto_reg[11]_1
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.268    11.270 r  U6/recharge_auto[6]_i_3/O
                         net (fo=5, routed)           0.491    11.761    U7/recharge_auto_reg[6]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.105    11.866 r  U7/recharge_auto[5]_i_1/O
                         net (fo=1, routed)           0.000    11.866    U6/recharge_auto_reg[13]_0[5]
    SLICE_X33Y34         FDRE                                         r  U6/recharge_auto_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.403    24.510    U6/CLK
    SLICE_X33Y34         FDRE                                         r  U6/recharge_auto_reg[5]/C
                         clock pessimism              0.232    24.742    
                         clock uncertainty           -0.035    24.706    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.033    24.739    U6/recharge_auto_reg[5]
  -------------------------------------------------------------------
                         required time                         24.739    
                         arrival time                         -11.866    
  -------------------------------------------------------------------
                         slack                                 12.873    

Slack (MET) :             12.888ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 2.625ns (37.160%)  route 4.439ns (62.840%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 24.511 - 20.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.379     5.165 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          0.602     5.767    U4/Q[2]
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.872 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.663     6.535    U7/total_money3__0_carry
    SLICE_X28Y30         LUT6 (Prop_lut6_I2_O)        0.105     6.640 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.640    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.972 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.972    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.152 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     8.070    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     8.319 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     8.788    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     8.893 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.893    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     9.427 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793    10.221    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263    10.484 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.729    11.213    U7/pay_auto_coin_reg[3]_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I2_O)        0.268    11.481 r  U7/recharge_auto[2]_i_2/O
                         net (fo=1, routed)           0.264    11.745    U7/recharge_auto[2]_i_2_n_0
    SLICE_X32Y35         LUT3 (Prop_lut3_I2_O)        0.105    11.850 r  U7/recharge_auto[2]_i_1/O
                         net (fo=1, routed)           0.000    11.850    U6/recharge_auto_reg[13]_0[2]
    SLICE_X32Y35         FDSE                                         r  U6/recharge_auto_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.404    24.511    U6/CLK
    SLICE_X32Y35         FDSE                                         r  U6/recharge_auto_reg[2]/C
                         clock pessimism              0.232    24.743    
                         clock uncertainty           -0.035    24.707    
    SLICE_X32Y35         FDSE (Setup_fdse_C_D)        0.030    24.737    U6/recharge_auto_reg[2]
  -------------------------------------------------------------------
                         required time                         24.737    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                 12.888    

Slack (MET) :             12.943ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 2.625ns (37.232%)  route 4.425ns (62.768%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 24.511 - 20.000 ) 
    Source Clock Delay      (SCD):    4.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y31         FDRE (Prop_fdre_C_Q)         0.379     5.165 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          0.602     5.767    U4/Q[2]
    SLICE_X29Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.872 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.663     6.535    U7/total_money3__0_carry
    SLICE_X28Y30         LUT6 (Prop_lut6_I2_O)        0.105     6.640 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.640    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.972 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.972    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     7.152 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     8.070    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     8.319 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     8.788    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     8.893 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.893    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     9.427 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793    10.221    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263    10.484 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.710    11.194    U6/recharge_auto_reg[11]_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.268    11.462 r  U6/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.269    11.731    U6/recharge_auto[12]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I2_O)        0.105    11.836 r  U6/recharge_auto[12]_i_1/O
                         net (fo=1, routed)           0.000    11.836    U6/recharge_auto[12]_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  U6/recharge_auto_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.404    24.511    U6/CLK
    SLICE_X34Y36         FDRE                                         r  U6/recharge_auto_reg[12]/C
                         clock pessimism              0.232    24.743    
                         clock uncertainty           -0.035    24.707    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.072    24.779    U6/recharge_auto_reg[12]
  -------------------------------------------------------------------
                         required time                         24.779    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                 12.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.053%)  route 0.083ns (30.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.634     1.612    U1/CLK
    SLICE_X36Y40         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.753 f  U1/count_reg[4]/Q
                         net (fo=7, routed)           0.083     1.837    U1/count_reg[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  U1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.882    U1/p_0_in[3]
    SLICE_X37Y40         FDRE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.908     2.132    U1/CLK
    SLICE_X37Y40         FDRE                                         r  U1/count_reg[3]/C
                         clock pessimism             -0.507     1.625    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.092     1.717    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.797%)  route 0.084ns (31.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.634     1.612    U1/CLK
    SLICE_X36Y40         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  U1/count_reg[4]/Q
                         net (fo=7, routed)           0.084     1.838    U1/count_reg[4]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.883 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     1.883    U1/clk_500khz_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.908     2.132    U1/CLK
    SLICE_X37Y40         FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism             -0.507     1.625    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091     1.716    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.524%)  route 0.102ns (35.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.634     1.612    U1/CLK
    SLICE_X36Y40         FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.102     1.856    U1/count_reg[1]
    SLICE_X37Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.901 r  U1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    U1/p_0_in[2]
    SLICE_X37Y40         FDRE                                         r  U1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.908     2.132    U1/CLK
    SLICE_X37Y40         FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism             -0.507     1.625    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.092     1.717    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.157%)  route 0.109ns (36.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.634     1.612    U1/CLK
    SLICE_X37Y40         FDRE                                         r  U1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  U1/count_reg[3]/Q
                         net (fo=6, routed)           0.109     1.862    U1/count_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.907 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.907    U1/p_0_in[4]
    SLICE_X36Y40         FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.908     2.132    U1/CLK
    SLICE_X36Y40         FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism             -0.507     1.625    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.092     1.717    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.109%)  route 0.109ns (36.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.634     1.612    U1/CLK
    SLICE_X37Y40         FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.753 f  U1/count_reg[2]/Q
                         net (fo=7, routed)           0.109     1.862    U1/count_reg[2]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.907 r  U1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    U1/p_0_in[1]
    SLICE_X36Y40         FDRE                                         r  U1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.908     2.132    U1/CLK
    SLICE_X36Y40         FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism             -0.507     1.625    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.092     1.717    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.149%)  route 0.109ns (36.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.634     1.612    U1/CLK
    SLICE_X37Y40         FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.753 f  U1/count_reg[2]/Q
                         net (fo=7, routed)           0.109     1.862    U1/count_reg[2]
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.907 r  U1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    U1/p_0_in[0]
    SLICE_X36Y40         FDRE                                         r  U1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.908     2.132    U1/CLK
    SLICE_X36Y40         FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism             -0.507     1.625    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.091     1.716    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.378%)  route 0.112ns (37.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.634     1.612    U1/CLK
    SLICE_X37Y40         FDRE                                         r  U1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  U1/count_reg[3]/Q
                         net (fo=6, routed)           0.112     1.866    U1/count_reg[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.911 r  U1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.911    U1/p_0_in[5]
    SLICE_X36Y40         FDRE                                         r  U1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.908     2.132    U1/CLK
    SLICE_X36Y40         FDRE                                         r  U1/count_reg[5]/C
                         clock pessimism             -0.507     1.625    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.092     1.717    U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U7/key_in_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/key_in_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.633     1.611    U7/CLK
    SLICE_X25Y36         FDRE                                         r  U7/key_in_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_fdre_C_Q)         0.128     1.739 r  U7/key_in_d1_reg[2]/Q
                         net (fo=1, routed)           0.116     1.855    U7/key_in_d1[2]
    SLICE_X25Y36         FDRE                                         r  U7/key_in_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.908     2.132    U7/CLK
    SLICE_X25Y36         FDRE                                         r  U7/key_in_d2_reg[2]/C
                         clock pessimism             -0.521     1.611    
    SLICE_X25Y36         FDRE (Hold_fdre_C_D)         0.012     1.623    U7/key_in_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U7/key_in_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/key_in_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.633     1.611    U7/CLK
    SLICE_X27Y34         FDRE                                         r  U7/key_in_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDRE (Prop_fdre_C_Q)         0.128     1.739 r  U7/key_in_d1_reg[1]/Q
                         net (fo=1, routed)           0.116     1.855    U7/key_in_d1[1]
    SLICE_X27Y34         FDRE                                         r  U7/key_in_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.907     2.131    U7/CLK
    SLICE_X27Y34         FDRE                                         r  U7/key_in_d2_reg[1]/C
                         clock pessimism             -0.520     1.611    
    SLICE_X27Y34         FDRE (Hold_fdre_C_D)         0.012     1.623    U7/key_in_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U7/key_in_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/key_in_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.635     1.613    U7/CLK
    SLICE_X26Y38         FDRE                                         r  U7/key_in_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.128     1.741 r  U7/key_in_d1_reg[3]/Q
                         net (fo=1, routed)           0.116     1.857    U7/key_in_d1[3]
    SLICE_X26Y38         FDRE                                         r  U7/key_in_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.911     2.135    U7/CLK
    SLICE_X26Y38         FDRE                                         r  U7/key_in_d2_reg[3]/C
                         clock pessimism             -0.522     1.613    
    SLICE_X26Y38         FDRE (Hold_fdre_C_D)         0.012     1.625    U7/key_in_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y40   U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y40   U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y40   U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y40   U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y40   U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y40   U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y40   U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X33Y39   U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X34Y41   U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y40   U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y40   U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           249 Endpoints
Min Delay           249 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.834ns  (logic 1.579ns (7.961%)  route 18.255ns (92.039%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         4.614     4.998    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.119     5.117 r  U2/price_reg[3]_i_326/O
                         net (fo=101, routed)         7.536    12.653    U2/U4/p_0_in83_in
    SLICE_X39Y8          LUT4 (Prop_lut4_I3_O)        0.284    12.937 r  U2/price_reg[3]_i_679/O
                         net (fo=1, routed)           0.655    13.591    U2/price_reg[3]_i_679_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.267    13.858 r  U2/price_reg[3]_i_179/O
                         net (fo=1, routed)           0.719    14.577    U2/price_reg[3]_i_179_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I0_O)        0.105    14.682 f  U2/price_reg[3]_i_38/O
                         net (fo=5, routed)           0.643    15.325    U2/price_reg[3]_i_38_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I0_O)        0.105    15.430 f  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           2.267    17.696    U2/price_reg[3]_i_32_n_0
    SLICE_X21Y10         LUT6 (Prop_lut6_I5_O)        0.105    17.801 r  U2/price_reg[2]_i_39/O
                         net (fo=1, routed)           0.495    18.296    U2/price_reg[2]_i_39_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.105    18.401 f  U2/price_reg[2]_i_8/O
                         net (fo=1, routed)           0.845    19.246    U2/price_reg[2]_i_8_n_0
    SLICE_X29Y20         LUT6 (Prop_lut6_I4_O)        0.105    19.351 r  U2/price_reg[2]_i_1/O
                         net (fo=1, routed)           0.484    19.834    U4/refer_money_reg[5][2]
    SLICE_X29Y24         LDCE                                         r  U4/price_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.236ns  (logic 1.579ns (8.209%)  route 17.657ns (91.791%))
  Logic Levels:           9  (FDRE=1 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         4.614     4.998    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.119     5.117 r  U2/price_reg[3]_i_326/O
                         net (fo=101, routed)         7.536    12.653    U2/U4/p_0_in83_in
    SLICE_X39Y8          LUT4 (Prop_lut4_I3_O)        0.284    12.937 r  U2/price_reg[3]_i_679/O
                         net (fo=1, routed)           0.655    13.591    U2/price_reg[3]_i_679_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.267    13.858 r  U2/price_reg[3]_i_179/O
                         net (fo=1, routed)           0.719    14.577    U2/price_reg[3]_i_179_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I0_O)        0.105    14.682 f  U2/price_reg[3]_i_38/O
                         net (fo=5, routed)           0.643    15.325    U2/price_reg[3]_i_38_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I0_O)        0.105    15.430 f  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           1.553    16.983    U2/price_reg[3]_i_32_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I5_O)        0.105    17.088 r  U2/price_reg[1]_i_16/O
                         net (fo=1, routed)           0.649    17.737    U2/price_reg[1]_i_16_n_0
    SLICE_X36Y8          LUT6 (Prop_lut6_I2_O)        0.105    17.842 f  U2/price_reg[1]_i_5/O
                         net (fo=1, routed)           0.696    18.538    U2/price_reg[1]_i_5_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.105    18.643 r  U2/price_reg[1]_i_1/O
                         net (fo=1, routed)           0.593    19.236    U4/refer_money_reg[5][1]
    SLICE_X31Y24         LDCE                                         r  U4/price_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.374ns  (logic 1.474ns (8.022%)  route 16.900ns (91.978%))
  Logic Levels:           8  (FDRE=1 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         4.614     4.998    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.119     5.117 r  U2/price_reg[3]_i_326/O
                         net (fo=101, routed)         7.536    12.653    U2/U4/p_0_in83_in
    SLICE_X39Y8          LUT4 (Prop_lut4_I3_O)        0.284    12.937 r  U2/price_reg[3]_i_679/O
                         net (fo=1, routed)           0.655    13.591    U2/price_reg[3]_i_679_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.267    13.858 r  U2/price_reg[3]_i_179/O
                         net (fo=1, routed)           0.719    14.577    U2/price_reg[3]_i_179_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I0_O)        0.105    14.682 f  U2/price_reg[3]_i_38/O
                         net (fo=5, routed)           0.643    15.325    U2/price_reg[3]_i_38_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I0_O)        0.105    15.430 f  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           1.479    16.908    U2/price_reg[3]_i_32_n_0
    SLICE_X31Y10         LUT6 (Prop_lut6_I2_O)        0.105    17.013 f  U2/price_reg[3]_i_6/O
                         net (fo=1, routed)           0.706    17.719    U2/price_reg[3]_i_6_n_0
    SLICE_X34Y16         LUT4 (Prop_lut4_I2_O)        0.105    17.824 r  U2/price_reg[3]_i_1/O
                         net (fo=1, routed)           0.550    18.374    U4/refer_money_reg[5][3]
    SLICE_X34Y21         LDCE                                         r  U4/price_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.361ns  (logic 1.474ns (8.028%)  route 16.887ns (91.972%))
  Logic Levels:           8  (FDRE=1 LUT4=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.384     0.384 f  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         4.614     4.998    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X24Y21         LUT4 (Prop_lut4_I3_O)        0.119     5.117 f  U2/price_reg[3]_i_326/O
                         net (fo=101, routed)         7.536    12.653    U2/U4/p_0_in83_in
    SLICE_X39Y8          LUT4 (Prop_lut4_I3_O)        0.284    12.937 f  U2/price_reg[3]_i_679/O
                         net (fo=1, routed)           0.655    13.591    U2/price_reg[3]_i_679_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I1_O)        0.267    13.858 f  U2/price_reg[3]_i_179/O
                         net (fo=1, routed)           0.719    14.577    U2/price_reg[3]_i_179_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I0_O)        0.105    14.682 r  U2/price_reg[3]_i_38/O
                         net (fo=5, routed)           0.643    15.325    U2/price_reg[3]_i_38_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I0_O)        0.105    15.430 r  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           1.155    16.584    U2/price_reg[3]_i_32_n_0
    SLICE_X45Y9          LUT6 (Prop_lut6_I4_O)        0.105    16.689 r  U2/price_reg[0]_i_8/O
                         net (fo=1, routed)           0.955    17.644    U2/price_reg[0]_i_8_n_0
    SLICE_X31Y18         LUT6 (Prop_lut6_I4_O)        0.105    17.749 r  U2/price_reg[0]_i_1/O
                         net (fo=1, routed)           0.612    18.361    U4/refer_money_reg[5][0]
    SLICE_X32Y25         LDCE                                         r  U4/price_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[2]_rep__3/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.760ns  (logic 1.291ns (10.117%)  route 11.469ns (89.883%))
  Logic Levels:           8  (FDRE=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE                         0.000     0.000 r  U2/end_station_value_reg[2]_rep__3/C
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/end_station_value_reg[2]_rep__3/Q
                         net (fo=124, routed)         5.092     5.476    U2/end_station_value_reg[2]_rep__3_n_0
    SLICE_X20Y22         LUT4 (Prop_lut4_I3_O)        0.115     5.591 f  U2/price_reg[3]_i_1151/O
                         net (fo=84, routed)          3.252     8.843    U2/U4/p_0_in25_in
    SLICE_X51Y17         LUT6 (Prop_lut6_I5_O)        0.267     9.110 f  U2/price_reg[3]_i_2206/O
                         net (fo=1, routed)           0.372     9.482    U2/price_reg[3]_i_2206_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.105     9.587 f  U2/price_reg[3]_i_1324/O
                         net (fo=1, routed)           0.713    10.300    U2/price_reg[3]_i_1324_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.105    10.405 f  U2/price_reg[3]_i_470/O
                         net (fo=1, routed)           0.462    10.867    U2/price_reg[3]_i_470_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.105    10.972 f  U2/price_reg[3]_i_101/O
                         net (fo=1, routed)           0.540    11.512    U2/price_reg[3]_i_101_n_0
    SLICE_X47Y21         LUT6 (Prop_lut6_I4_O)        0.105    11.617 f  U2/price_reg[3]_i_18/O
                         net (fo=1, routed)           0.507    12.123    U2/price_reg[3]_i_18_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I4_O)        0.105    12.228 f  U2/price_reg[3]_i_3/O
                         net (fo=1, routed)           0.532    12.760    U4/AR[3]
    SLICE_X34Y21         LDCE                                         f  U4/price_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            P2IO[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.247ns  (logic 4.004ns (48.550%)  route 4.243ns (51.450%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  U1/key_flag_reg/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.379     0.379 f  U1/key_flag_reg/Q
                         net (fo=4, routed)           0.421     0.800    U1/key_valid
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.124     0.924 r  U1/P2IO_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.822     4.746    P2IO_OBUF[8]
    Y2                   OBUF (Prop_obuf_I_O)         3.501     8.247 r  P2IO_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.247    P2IO[8]
    Y2                                                                r  P2IO[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.864ns  (logic 3.809ns (48.437%)  route 4.055ns (51.563%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  U1/col_reg[2]_lopt_replica/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U1/col_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.055     4.403    lopt_2
    R2                   OBUF (Prop_obuf_I_O)         3.461     7.864 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.864    col[2]
    R2                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.778ns  (logic 3.707ns (47.655%)  route 4.071ns (52.345%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  U1/col_reg[1]_lopt_replica/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.071     4.450    lopt_1
    R3                   OBUF (Prop_obuf_I_O)         3.328     7.778 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.778    col[1]
    R3                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 3.828ns (49.450%)  route 3.913ns (50.550%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.913     4.261    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.480     7.742 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.742    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 3.708ns (48.498%)  route 3.938ns (51.502%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  U1/col_reg[0]_lopt_replica/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.938     4.317    lopt
    V2                   OBUF (Prop_obuf_I_O)         3.329     7.646 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.646    col[0]
    V2                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.641%)  route 0.111ns (46.359%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  U1/col_reg[2]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/col_reg[2]/Q
                         net (fo=1, routed)           0.111     0.239    U1/col_reg[3]_0[2]
    SLICE_X39Y41         FDRE                                         r  U1/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.529%)  route 0.116ns (47.471%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  U1/col_reg[3]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/col_reg[3]/Q
                         net (fo=1, routed)           0.116     0.244    U1/col_reg[3]_0[3]
    SLICE_X39Y41         FDRE                                         r  U1/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.892%)  route 0.142ns (50.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  U1/col_reg[1]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[1]/Q
                         net (fo=1, routed)           0.142     0.283    U1/col_reg[3]_0[1]
    SLICE_X39Y41         FDRE                                         r  U1/col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  U1/col_reg[0]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[0]/Q
                         net (fo=1, routed)           0.170     0.311    U1/col_reg[3]_0[0]
    SLICE_X39Y41         FDRE                                         r  U1/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.055%)  route 0.117ns (35.945%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[2]/C
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U7/pay_auto_coin_reg[2]/Q
                         net (fo=23, routed)          0.117     0.281    U7/pay_auto_coin_reg[7]_0[2]
    SLICE_X31Y34         LUT4 (Prop_lut4_I1_O)        0.045     0.326 r  U7/pay_auto_coin[3]_i_1/O
                         net (fo=1, routed)           0.000     0.326    U7/p_0_in__3[3]
    SLICE_X31Y34         FDRE                                         r  U7/pay_auto_coin_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.213ns (64.491%)  route 0.117ns (35.509%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[2]/C
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U7/pay_auto_coin_reg[2]/Q
                         net (fo=23, routed)          0.117     0.281    U7/pay_auto_coin_reg[7]_0[2]
    SLICE_X31Y34         LUT5 (Prop_lut5_I4_O)        0.049     0.330 r  U7/pay_auto_coin[4]_i_1/O
                         net (fo=1, routed)           0.000     0.330    U7/p_0_in__3[4]
    SLICE_X31Y34         FDRE                                         r  U7/pay_auto_coin_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_ten_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/end_ten_unit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.188ns (54.739%)  route 0.155ns (45.261%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE                         0.000     0.000 r  U2/end_ten_unit_reg[3]/C
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_ten_unit_reg[3]/Q
                         net (fo=1, routed)           0.155     0.301    U1/end_ten_unit_reg[3]_0[3]
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.042     0.343 r  U1/end_ten_unit[3]_i_1/O
                         net (fo=5, routed)           0.000     0.343    U2/end_ten_unit_reg[3]_1[3]
    SLICE_X37Y32         FDRE                                         r  U2/end_ten_unit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.762%)  route 0.167ns (47.238%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[3]/C
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[3]/Q
                         net (fo=17, routed)          0.167     0.308    U7/pay_auto_coin_reg[7]_0[3]
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.045     0.353 r  U7/pay_auto_coin[5]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U7/p_0_in__3[5]
    SLICE_X31Y33         FDRE                                         r  U7/pay_auto_coin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_ten_unit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/end_ten_unit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.191ns (53.335%)  route 0.167ns (46.665%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE                         0.000     0.000 r  U2/end_ten_unit_reg[0]/C
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_ten_unit_reg[0]/Q
                         net (fo=2, routed)           0.167     0.313    U1/end_ten_unit_reg[3]_0[0]
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  U1/end_ten_unit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.358    U2/end_ten_unit_reg[3]_1[0]
    SLICE_X37Y29         FDRE                                         r  U2/end_ten_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/key_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.715%)  route 0.181ns (49.285%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  U1/key_flag_reg/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/key_flag_reg/Q
                         net (fo=4, routed)           0.181     0.322    U1/key_valid
    SLICE_X39Y43         LUT4 (Prop_lut4_I3_O)        0.045     0.367 r  U1/key_flag_i_1/O
                         net (fo=1, routed)           0.000     0.367    U1/key_flag_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  U1/key_flag_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.334ns  (logic 3.748ns (51.101%)  route 3.586ns (48.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.522     4.788    U5/CLK
    SLICE_X30Y35         FDRE                                         r  U5/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.433     5.221 r  U5/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.586     8.807    lopt_4
    AA6                  OBUF (Prop_obuf_I_O)         3.315    12.122 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.122    led[1]
    AA6                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 3.737ns (51.191%)  route 3.564ns (48.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.522     4.788    U5/CLK
    SLICE_X30Y35         FDRE                                         r  U5/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         FDRE (Prop_fdre_C_Q)         0.433     5.221 r  U5/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.564     8.784    lopt_5
    V7                   OBUF (Prop_obuf_I_O)         3.304    12.089 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.089    led[2]
    V7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 3.681ns (52.306%)  route 3.357ns (47.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.518     4.784    U5/CLK
    SLICE_X35Y33         FDRE                                         r  U5/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.379     5.163 r  U5/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.357     8.519    lopt_6
    W7                   OBUF (Prop_obuf_I_O)         3.302    11.821 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.821    led[3]
    W7                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.011ns  (logic 3.709ns (52.899%)  route 3.302ns (47.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.518     4.784    U5/CLK
    SLICE_X35Y33         FDRE                                         r  U5/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.379     5.163 r  U5/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           3.302     8.465    lopt_7
    AB7                  OBUF (Prop_obuf_I_O)         3.330    11.794 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.794    led[4]
    AB7                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.780ns  (logic 3.866ns (57.016%)  route 2.914ns (42.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.528     4.794    U3/CLK
    SLICE_X30Y43         FDRE                                         r  U3/seg_sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.398     5.192 r  U3/seg_sel_reg[6]/Q
                         net (fo=1, routed)           2.914     8.106    seg_sel_OBUF[6]
    V18                  OBUF (Prop_obuf_I_O)         3.468    11.574 r  seg_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.574    seg_sel[6]
    V18                                                               r  seg_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 3.763ns (56.659%)  route 2.878ns (43.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U3/CLK
    SLICE_X34Y35         FDRE                                         r  U3/seg_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.433     5.219 r  U3/seg_value_reg[1]/Q
                         net (fo=1, routed)           2.878     8.097    seg_value_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.330    11.427 r  seg_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.427    seg_value[1]
    U17                                                               r  seg_value[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.623ns  (logic 3.783ns (57.112%)  route 2.840ns (42.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.528     4.794    U3/CLK
    SLICE_X30Y43         FDRE                                         r  U3/seg_sel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.433     5.227 r  U3/seg_sel_reg[7]/Q
                         net (fo=1, routed)           2.840     8.067    seg_sel_OBUF[7]
    Y19                  OBUF (Prop_obuf_I_O)         3.350    11.417 r  seg_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.417    seg_sel[7]
    Y19                                                               r  seg_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 3.718ns (56.251%)  route 2.892ns (43.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U3/CLK
    SLICE_X34Y35         FDRE                                         r  U3/seg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.433     5.219 r  U3/seg_value_reg[5]/Q
                         net (fo=1, routed)           2.892     8.110    seg_value_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         3.285    11.395 r  seg_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.395    seg_value[5]
    R18                                                               r  seg_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.584ns  (logic 3.877ns (58.886%)  route 2.707ns (41.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.528     4.794    U3/CLK
    SLICE_X30Y43         FDRE                                         r  U3/seg_sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y43         FDRE (Prop_fdre_C_Q)         0.398     5.192 r  U3/seg_sel_reg[3]/Q
                         net (fo=1, routed)           2.707     7.899    seg_sel_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         3.479    11.378 r  seg_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.378    seg_sel[3]
    AB20                                                              r  seg_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.568ns  (logic 3.703ns (56.375%)  route 2.865ns (43.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.520     4.786    U3/CLK
    SLICE_X35Y35         FDRE                                         r  U3/seg_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.379     5.165 r  U3/seg_value_reg[2]/Q
                         net (fo=1, routed)           2.865     8.030    seg_value_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.324    11.354 r  seg_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.354    seg_value[2]
    U18                                                               r  seg_value[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/start_ten_unit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.944ns  (logic 0.323ns (34.211%)  route 0.621ns (65.789%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.630     1.608    U5/CLK
    SLICE_X34Y33         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  U5/led_reg[2]/Q
                         net (fo=2, routed)           0.145     1.918    U5/led[2]
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.966 r  U5/start_one_unit[3]_i_3/O
                         net (fo=38, routed)          0.476     2.442    U1/start_one_unit_reg[2]_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I3_O)        0.111     2.553 r  U1/start_ten_unit[2]_i_1/O
                         net (fo=6, routed)           0.000     2.553    U2/start_ten_unit_reg[3]_1[1]
    SLICE_X38Y30         FDRE                                         r  U2/start_ten_unit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/start_ten_unit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.956ns  (logic 0.323ns (33.779%)  route 0.633ns (66.221%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.630     1.608    U5/CLK
    SLICE_X34Y33         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  U5/led_reg[2]/Q
                         net (fo=2, routed)           0.145     1.918    U5/led[2]
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.966 r  U5/start_one_unit[3]_i_3/O
                         net (fo=38, routed)          0.488     2.454    U1/start_one_unit_reg[2]_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.111     2.565 r  U1/start_ten_unit[1]_i_2/O
                         net (fo=7, routed)           0.000     2.565    U2/start_ten_unit_reg[3]_1[0]
    SLICE_X38Y30         FDRE                                         r  U2/start_ten_unit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/start_one_unit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.323ns (33.412%)  route 0.644ns (66.588%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.630     1.608    U5/CLK
    SLICE_X34Y33         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  U5/led_reg[2]/Q
                         net (fo=2, routed)           0.145     1.918    U5/led[2]
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.966 r  U5/start_one_unit[3]_i_3/O
                         net (fo=38, routed)          0.499     2.464    U1/start_one_unit_reg[2]_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I3_O)        0.111     2.575 r  U1/start_one_unit[1]_i_1/O
                         net (fo=1, routed)           0.000     2.575    U2/start_one_unit_reg[3]_1[1]
    SLICE_X36Y32         FDRE                                         r  U2/start_one_unit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_show_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.323ns (32.736%)  route 0.664ns (67.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.630     1.608    U5/CLK
    SLICE_X34Y33         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  U5/led_reg[2]/Q
                         net (fo=2, routed)           0.145     1.918    U5/led[2]
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.966 r  U5/start_one_unit[3]_i_3/O
                         net (fo=38, routed)          0.376     2.341    U2/start_station_reg[14]_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I3_O)        0.111     2.452 r  U2/price_hand_show[14]_i_1/O
                         net (fo=7, routed)           0.143     2.595    U2/price_hand_show[14]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  U2/price_hand_show_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_show_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.323ns (32.736%)  route 0.664ns (67.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.630     1.608    U5/CLK
    SLICE_X34Y33         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  U5/led_reg[2]/Q
                         net (fo=2, routed)           0.145     1.918    U5/led[2]
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.966 r  U5/start_one_unit[3]_i_3/O
                         net (fo=38, routed)          0.376     2.341    U2/start_station_reg[14]_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I3_O)        0.111     2.452 r  U2/price_hand_show[14]_i_1/O
                         net (fo=7, routed)           0.143     2.595    U2/price_hand_show[14]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  U2/price_hand_show_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_show_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.323ns (32.736%)  route 0.664ns (67.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.630     1.608    U5/CLK
    SLICE_X34Y33         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  U5/led_reg[2]/Q
                         net (fo=2, routed)           0.145     1.918    U5/led[2]
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.966 r  U5/start_one_unit[3]_i_3/O
                         net (fo=38, routed)          0.376     2.341    U2/start_station_reg[14]_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I3_O)        0.111     2.452 r  U2/price_hand_show[14]_i_1/O
                         net (fo=7, routed)           0.143     2.595    U2/price_hand_show[14]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  U2/price_hand_show_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_show_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.323ns (32.736%)  route 0.664ns (67.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.630     1.608    U5/CLK
    SLICE_X34Y33         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  U5/led_reg[2]/Q
                         net (fo=2, routed)           0.145     1.918    U5/led[2]
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.966 r  U5/start_one_unit[3]_i_3/O
                         net (fo=38, routed)          0.376     2.341    U2/start_station_reg[14]_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I3_O)        0.111     2.452 r  U2/price_hand_show[14]_i_1/O
                         net (fo=7, routed)           0.143     2.595    U2/price_hand_show[14]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  U2/price_hand_show_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_show_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.323ns (32.736%)  route 0.664ns (67.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.630     1.608    U5/CLK
    SLICE_X34Y33         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  U5/led_reg[2]/Q
                         net (fo=2, routed)           0.145     1.918    U5/led[2]
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.966 r  U5/start_one_unit[3]_i_3/O
                         net (fo=38, routed)          0.376     2.341    U2/start_station_reg[14]_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I3_O)        0.111     2.452 r  U2/price_hand_show[14]_i_1/O
                         net (fo=7, routed)           0.143     2.595    U2/price_hand_show[14]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  U2/price_hand_show_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_show_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.323ns (32.736%)  route 0.664ns (67.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.630     1.608    U5/CLK
    SLICE_X34Y33         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  U5/led_reg[2]/Q
                         net (fo=2, routed)           0.145     1.918    U5/led[2]
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.966 r  U5/start_one_unit[3]_i_3/O
                         net (fo=38, routed)          0.376     2.341    U2/start_station_reg[14]_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I3_O)        0.111     2.452 r  U2/price_hand_show[14]_i_1/O
                         net (fo=7, routed)           0.143     2.595    U2/price_hand_show[14]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  U2/price_hand_show_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U2/price_hand_show_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.323ns (32.736%)  route 0.664ns (67.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.630     1.608    U5/CLK
    SLICE_X34Y33         FDRE                                         r  U5/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.772 r  U5/led_reg[2]/Q
                         net (fo=2, routed)           0.145     1.918    U5/led[2]
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.048     1.966 r  U5/start_one_unit[3]_i_3/O
                         net (fo=38, routed)          0.376     2.341    U2/start_station_reg[14]_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I3_O)        0.111     2.452 r  U2/price_hand_show[14]_i_1/O
                         net (fo=7, routed)           0.143     2.595    U2/price_hand_show[14]_i_1_n_0
    SLICE_X37Y33         FDRE                                         r  U2/price_hand_show_reg[9]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/price_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.023ns  (logic 2.964ns (36.944%)  route 5.059ns (63.056%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  U4/price_reg[3]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  U4/price_reg[3]/Q
                         net (fo=17, routed)          1.357     1.878    U7/total_money3__0_carry__0[3]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.119     1.997 r  U7/total_money3__0_carry_i_9/O
                         net (fo=1, routed)           0.236     2.233    U7/total_money3__0_carry_i_9_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.274     2.507 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.507    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.839 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.839    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.019 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     3.938    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     4.187 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     4.656    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     4.761 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.761    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.295 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793     6.088    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263     6.351 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.710     7.061    U6/recharge_auto_reg[11]_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.268     7.329 r  U6/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.575     7.904    U6/recharge_auto[12]_i_2_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.119     8.023 r  U6/recharge_auto[8]_i_1/O
                         net (fo=1, routed)           0.000     8.023    U6/recharge_auto[8]_i_1_n_0
    SLICE_X32Y36         FDRE                                         r  U6/recharge_auto_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.405     4.512    U6/CLK
    SLICE_X32Y36         FDRE                                         r  U6/recharge_auto_reg[8]/C

Slack:                    inf
  Source:                 U4/price_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.009ns  (logic 2.950ns (36.834%)  route 5.059ns (63.166%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  U4/price_reg[3]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  U4/price_reg[3]/Q
                         net (fo=17, routed)          1.357     1.878    U7/total_money3__0_carry__0[3]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.119     1.997 r  U7/total_money3__0_carry_i_9/O
                         net (fo=1, routed)           0.236     2.233    U7/total_money3__0_carry_i_9_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.274     2.507 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.507    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.839 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.839    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.019 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     3.938    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     4.187 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     4.656    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     4.761 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.761    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.295 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793     6.088    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263     6.351 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.710     7.061    U6/recharge_auto_reg[11]_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.268     7.329 r  U6/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.575     7.904    U6/recharge_auto[12]_i_2_n_0
    SLICE_X32Y36         LUT5 (Prop_lut5_I4_O)        0.105     8.009 r  U6/recharge_auto[11]_i_1/O
                         net (fo=1, routed)           0.000     8.009    U6/recharge_auto[11]_i_1_n_0
    SLICE_X32Y36         FDRE                                         r  U6/recharge_auto_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.405     4.512    U6/CLK
    SLICE_X32Y36         FDRE                                         r  U6/recharge_auto_reg[11]/C

Slack:                    inf
  Source:                 U4/price_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.978ns  (logic 2.950ns (36.977%)  route 5.028ns (63.023%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  U4/price_reg[3]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  U4/price_reg[3]/Q
                         net (fo=17, routed)          1.357     1.878    U7/total_money3__0_carry__0[3]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.119     1.997 r  U7/total_money3__0_carry_i_9/O
                         net (fo=1, routed)           0.236     2.233    U7/total_money3__0_carry_i_9_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.274     2.507 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.507    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.839 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.839    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.019 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     3.938    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     4.187 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     4.656    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     4.761 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.761    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.295 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793     6.088    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263     6.351 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.556     6.908    U6/recharge_auto_reg[11]_1
    SLICE_X32Y34         LUT6 (Prop_lut6_I2_O)        0.268     7.176 r  U6/recharge_auto[5]_i_3/O
                         net (fo=5, routed)           0.697     7.873    U7/recharge_auto_reg[5]
    SLICE_X33Y36         LUT6 (Prop_lut6_I2_O)        0.105     7.978 r  U7/recharge_auto[3]_i_1/O
                         net (fo=1, routed)           0.000     7.978    U6/recharge_auto_reg[13]_0[3]
    SLICE_X33Y36         FDRE                                         r  U6/recharge_auto_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.405     4.512    U6/CLK
    SLICE_X33Y36         FDRE                                         r  U6/recharge_auto_reg[3]/C

Slack:                    inf
  Source:                 U4/price_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.939ns  (logic 2.950ns (37.157%)  route 4.989ns (62.843%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  U4/price_reg[3]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  U4/price_reg[3]/Q
                         net (fo=17, routed)          1.357     1.878    U7/total_money3__0_carry__0[3]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.119     1.997 r  U7/total_money3__0_carry_i_9/O
                         net (fo=1, routed)           0.236     2.233    U7/total_money3__0_carry_i_9_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.274     2.507 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.507    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.839 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.839    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.019 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     3.938    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     4.187 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     4.656    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     4.761 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.761    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.295 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793     6.088    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263     6.351 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.518     6.869    U6/recharge_auto_reg[11]_1
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.268     7.137 r  U6/recharge_auto[6]_i_3/O
                         net (fo=5, routed)           0.697     7.834    U7/recharge_auto_reg[6]
    SLICE_X33Y35         LUT6 (Prop_lut6_I4_O)        0.105     7.939 r  U7/recharge_auto[4]_i_1/O
                         net (fo=1, routed)           0.000     7.939    U6/recharge_auto_reg[13]_0[4]
    SLICE_X33Y35         FDRE                                         r  U6/recharge_auto_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.404     4.511    U6/CLK
    SLICE_X33Y35         FDRE                                         r  U6/recharge_auto_reg[4]/C

Slack:                    inf
  Source:                 U4/price_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.876ns  (logic 2.950ns (37.456%)  route 4.926ns (62.544%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  U4/price_reg[3]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  U4/price_reg[3]/Q
                         net (fo=17, routed)          1.357     1.878    U7/total_money3__0_carry__0[3]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.119     1.997 r  U7/total_money3__0_carry_i_9/O
                         net (fo=1, routed)           0.236     2.233    U7/total_money3__0_carry_i_9_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.274     2.507 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.507    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.839 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.839    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.019 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     3.938    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     4.187 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     4.656    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     4.761 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.761    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.295 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793     6.088    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263     6.351 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.710     7.061    U6/recharge_auto_reg[11]_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.268     7.329 r  U6/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.442     7.771    U6/recharge_auto[12]_i_2_n_0
    SLICE_X33Y35         LUT5 (Prop_lut5_I1_O)        0.105     7.876 r  U6/recharge_auto[10]_i_1/O
                         net (fo=1, routed)           0.000     7.876    U6/recharge_auto[10]_i_1_n_0
    SLICE_X33Y35         FDSE                                         r  U6/recharge_auto_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.404     4.511    U6/CLK
    SLICE_X33Y35         FDSE                                         r  U6/recharge_auto_reg[10]/C

Slack:                    inf
  Source:                 U4/price_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.781ns  (logic 2.950ns (37.913%)  route 4.831ns (62.087%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  U4/price_reg[3]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  U4/price_reg[3]/Q
                         net (fo=17, routed)          1.357     1.878    U7/total_money3__0_carry__0[3]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.119     1.997 r  U7/total_money3__0_carry_i_9/O
                         net (fo=1, routed)           0.236     2.233    U7/total_money3__0_carry_i_9_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.274     2.507 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.507    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.839 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.839    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.019 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     3.938    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     4.187 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     4.656    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     4.761 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.761    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.295 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793     6.088    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263     6.351 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.556     6.908    U6/recharge_auto_reg[11]_1
    SLICE_X32Y34         LUT6 (Prop_lut6_I2_O)        0.268     7.176 r  U6/recharge_auto[5]_i_3/O
                         net (fo=5, routed)           0.500     7.676    U7/recharge_auto_reg[5]
    SLICE_X33Y36         LUT5 (Prop_lut5_I0_O)        0.105     7.781 r  U7/recharge_auto[0]_i_1/O
                         net (fo=1, routed)           0.000     7.781    U6/recharge_auto_reg[13]_0[0]
    SLICE_X33Y36         FDRE                                         r  U6/recharge_auto_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.405     4.512    U6/CLK
    SLICE_X33Y36         FDRE                                         r  U6/recharge_auto_reg[0]/C

Slack:                    inf
  Source:                 U4/price_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.764ns  (logic 2.950ns (37.994%)  route 4.814ns (62.006%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  U4/price_reg[3]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  U4/price_reg[3]/Q
                         net (fo=17, routed)          1.357     1.878    U7/total_money3__0_carry__0[3]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.119     1.997 r  U7/total_money3__0_carry_i_9/O
                         net (fo=1, routed)           0.236     2.233    U7/total_money3__0_carry_i_9_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.274     2.507 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.507    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.839 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.839    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.019 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     3.938    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     4.187 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     4.656    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     4.761 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.761    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.295 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793     6.088    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263     6.351 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.556     6.908    U6/recharge_auto_reg[11]_1
    SLICE_X32Y34         LUT6 (Prop_lut6_I2_O)        0.268     7.176 r  U6/recharge_auto[5]_i_3/O
                         net (fo=5, routed)           0.484     7.659    U7/recharge_auto_reg[5]
    SLICE_X32Y35         LUT5 (Prop_lut5_I3_O)        0.105     7.764 r  U7/recharge_auto[1]_i_1/O
                         net (fo=1, routed)           0.000     7.764    U6/recharge_auto_reg[13]_0[1]
    SLICE_X32Y35         FDSE                                         r  U6/recharge_auto_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.404     4.511    U6/CLK
    SLICE_X32Y35         FDSE                                         r  U6/recharge_auto_reg[1]/C

Slack:                    inf
  Source:                 U4/price_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.734ns  (logic 2.950ns (38.145%)  route 4.784ns (61.855%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  U4/price_reg[3]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  U4/price_reg[3]/Q
                         net (fo=17, routed)          1.357     1.878    U7/total_money3__0_carry__0[3]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.119     1.997 r  U7/total_money3__0_carry_i_9/O
                         net (fo=1, routed)           0.236     2.233    U7/total_money3__0_carry_i_9_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.274     2.507 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.507    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.839 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.839    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.019 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     3.938    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     4.187 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     4.656    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     4.761 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.761    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.295 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793     6.088    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263     6.351 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.518     6.869    U6/recharge_auto_reg[11]_1
    SLICE_X33Y36         LUT6 (Prop_lut6_I3_O)        0.268     7.137 r  U6/recharge_auto[6]_i_3/O
                         net (fo=5, routed)           0.491     7.629    U7/recharge_auto_reg[6]
    SLICE_X33Y34         LUT6 (Prop_lut6_I1_O)        0.105     7.734 r  U7/recharge_auto[5]_i_1/O
                         net (fo=1, routed)           0.000     7.734    U6/recharge_auto_reg[13]_0[5]
    SLICE_X33Y34         FDRE                                         r  U6/recharge_auto_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.403     4.510    U6/CLK
    SLICE_X33Y34         FDRE                                         r  U6/recharge_auto_reg[5]/C

Slack:                    inf
  Source:                 U4/price_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.717ns  (logic 2.950ns (38.226%)  route 4.767ns (61.775%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  U4/price_reg[3]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  U4/price_reg[3]/Q
                         net (fo=17, routed)          1.357     1.878    U7/total_money3__0_carry__0[3]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.119     1.997 r  U7/total_money3__0_carry_i_9/O
                         net (fo=1, routed)           0.236     2.233    U7/total_money3__0_carry_i_9_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.274     2.507 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.507    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.839 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.839    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.019 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     3.938    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     4.187 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     4.656    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     4.761 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.761    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.295 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793     6.088    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263     6.351 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.729     7.080    U7/pay_auto_coin_reg[3]_1
    SLICE_X33Y35         LUT6 (Prop_lut6_I2_O)        0.268     7.348 r  U7/recharge_auto[2]_i_2/O
                         net (fo=1, routed)           0.264     7.612    U7/recharge_auto[2]_i_2_n_0
    SLICE_X32Y35         LUT3 (Prop_lut3_I2_O)        0.105     7.717 r  U7/recharge_auto[2]_i_1/O
                         net (fo=1, routed)           0.000     7.717    U6/recharge_auto_reg[13]_0[2]
    SLICE_X32Y35         FDSE                                         r  U6/recharge_auto_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.404     4.511    U6/CLK
    SLICE_X32Y35         FDSE                                         r  U6/recharge_auto_reg[2]/C

Slack:                    inf
  Source:                 U4/price_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.704ns  (logic 2.950ns (38.294%)  route 4.754ns (61.707%))
  Logic Levels:           11  (CARRY4=3 LDCE=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         LDCE                         0.000     0.000 r  U4/price_reg[3]/G
    SLICE_X34Y21         LDCE (EnToQ_ldce_G_Q)        0.521     0.521 r  U4/price_reg[3]/Q
                         net (fo=17, routed)          1.357     1.878    U7/total_money3__0_carry__0[3]
    SLICE_X29Y31         LUT2 (Prop_lut2_I1_O)        0.119     1.997 r  U7/total_money3__0_carry_i_9/O
                         net (fo=1, routed)           0.236     2.233    U7/total_money3__0_carry_i_9_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.274     2.507 r  U7/total_money3__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.507    U6/S[3]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.839 r  U6/total_money3__0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.839    U6/total_money3__0_carry_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     3.019 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.918     3.938    U6/total_money3__0[4]
    SLICE_X29Y35         LUT5 (Prop_lut5_I4_O)        0.249     4.187 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.469     4.656    U7/recharge_auto3_carry__0
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.105     4.761 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     4.761    U6/recharge_auto[6]_i_5[0]
    SLICE_X30Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.534     5.295 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=8, routed)           0.793     6.088    U7/recharge_auto30_out[7]
    SLICE_X33Y34         LUT5 (Prop_lut5_I2_O)        0.263     6.351 r  U7/recharge_auto[6]_i_2/O
                         net (fo=13, routed)          0.710     7.061    U6/recharge_auto_reg[11]_1
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.268     7.329 r  U6/recharge_auto[12]_i_2/O
                         net (fo=4, routed)           0.269     7.599    U6/recharge_auto[12]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I2_O)        0.105     7.704 r  U6/recharge_auto[12]_i_1/O
                         net (fo=1, routed)           0.000     7.704    U6/recharge_auto[12]_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  U6/recharge_auto_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.404     4.511    U6/CLK
    SLICE_X34Y36         FDRE                                         r  U6/recharge_auto_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.569%)  route 0.149ns (44.431%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[2]/C
    SLICE_X25Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[2]/Q
                         net (fo=6, routed)           0.149     0.290    U7/pos_ticket_num_reg[2]
    SLICE_X24Y31         LUT5 (Prop_lut5_I3_O)        0.045     0.335 r  U7/ticket_num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.335    U7/ticket_num0[3]
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.904     2.128    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[3]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.698%)  route 0.167ns (47.302%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[0]/C
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/neg_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.167     0.308    U7/neg_ticket_num_reg[0]
    SLICE_X24Y31         LUT2 (Prop_lut2_I1_O)        0.045     0.353 r  U7/ticket_num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    U7/ticket_num0[0]
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.904     2.128    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[0]/C

Slack:                    inf
  Source:                 U7/neg_ticket_num_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.227ns (63.189%)  route 0.132ns (36.811%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32         FDRE                         0.000     0.000 r  U7/neg_ticket_num_reg[1]/C
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U7/neg_ticket_num_reg[1]/Q
                         net (fo=7, routed)           0.132     0.260    U7/neg_ticket_num_reg[1]
    SLICE_X24Y31         LUT6 (Prop_lut6_I2_O)        0.099     0.359 r  U7/ticket_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.359    U7/ticket_num0[2]
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.904     2.128    U7/CLK
    SLICE_X24Y31         FDRE                                         r  U7/ticket_num_reg[2]/C

Slack:                    inf
  Source:                 U2/start_station_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.444ns  (logic 0.236ns (53.203%)  route 0.208ns (46.797%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDRE                         0.000     0.000 r  U2/start_station_reg[12]/C
    SLICE_X39Y34         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[12]/Q
                         net (fo=1, routed)           0.110     0.256    U2/start_station[12]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.301 f  U2/seg_value[4]_i_4/O
                         net (fo=1, routed)           0.097     0.399    U6/seg_value_reg[4]
    SLICE_X34Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.444 r  U6/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.444    U3/D[4]
    SLICE_X34Y35         FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.904     2.128    U3/CLK
    SLICE_X34Y35         FDRE                                         r  U3/seg_value_reg[4]/C

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.786%)  route 0.259ns (58.214%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[7]/C
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[7]/Q
                         net (fo=11, routed)          0.259     0.400    U7/pay_auto_coin_reg[7]_0[7]
    SLICE_X33Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.445 r  U7/pay_auto[0]_i_1/O
                         net (fo=1, routed)           0.000     0.445    U6/pay_auto_reg[14]_0[0]
    SLICE_X33Y32         FDRE                                         r  U6/pay_auto_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.902     2.126    U6/CLK
    SLICE_X33Y32         FDRE                                         r  U6/pay_auto_reg[0]/C

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.227ns (50.927%)  route 0.219ns (49.073%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[1]/C
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U7/pay_auto_coin_reg[1]/Q
                         net (fo=21, routed)          0.219     0.347    U7/pay_auto_coin_reg[7]_0[1]
    SLICE_X31Y35         LUT5 (Prop_lut5_I3_O)        0.099     0.446 r  U7/pay_auto[10]_i_1/O
                         net (fo=1, routed)           0.000     0.446    U6/pay_auto_reg[14]_0[9]
    SLICE_X31Y35         FDRE                                         r  U6/pay_auto_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.905     2.129    U6/CLK
    SLICE_X31Y35         FDRE                                         r  U6/pay_auto_reg[10]/C

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.183ns (40.410%)  route 0.270ns (59.590%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[0]/C
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[0]/Q
                         net (fo=18, routed)          0.270     0.411    U7/pay_auto_coin_reg[7]_0[0]
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.042     0.453 r  U7/pay_auto[9]_i_1/O
                         net (fo=1, routed)           0.000     0.453    U6/pay_auto_reg[14]_0[8]
    SLICE_X32Y33         FDRE                                         r  U6/pay_auto_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.903     2.127    U6/CLK
    SLICE_X32Y33         FDRE                                         r  U6/pay_auto_reg[9]/C

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.025%)  route 0.245ns (53.975%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[2]/C
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U7/pay_auto_coin_reg[2]/Q
                         net (fo=23, routed)          0.245     0.409    U7/pay_auto_coin_reg[7]_0[2]
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.454 r  U7/pay_auto[14]_i_1/O
                         net (fo=1, routed)           0.000     0.454    U6/pay_auto_reg[14]_0[13]
    SLICE_X30Y33         FDRE                                         r  U6/pay_auto_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.903     2.127    U6/CLK
    SLICE_X30Y33         FDRE                                         r  U6/pay_auto_reg[14]/C

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.802%)  route 0.270ns (59.198%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[0]/C
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[0]/Q
                         net (fo=18, routed)          0.270     0.411    U7/pay_auto_coin_reg[7]_0[0]
    SLICE_X32Y33         LUT5 (Prop_lut5_I4_O)        0.045     0.456 r  U7/pay_auto[12]_i_1/O
                         net (fo=1, routed)           0.000     0.456    U6/pay_auto_reg[14]_0[11]
    SLICE_X32Y33         FDRE                                         r  U6/pay_auto_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.903     2.127    U6/CLK
    SLICE_X32Y33         FDRE                                         r  U6/pay_auto_reg[12]/C

Slack:                    inf
  Source:                 U4/price_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.203ns (42.310%)  route 0.277ns (57.690%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         LDCE                         0.000     0.000 r  U4/price_reg[0]/G
    SLICE_X32Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  U4/price_reg[0]/Q
                         net (fo=17, routed)          0.277     0.435    U4/price_reg[3]_i_3[0]
    SLICE_X34Y32         LUT4 (Prop_lut4_I0_O)        0.045     0.480 r  U4/refer_money[10]_i_1/O
                         net (fo=1, routed)           0.000     0.480    U6/refer_money_reg[14]_0[3]
    SLICE_X34Y32         FDRE                                         r  U6/refer_money_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.901     2.125    U6/CLK
    SLICE_X34Y32         FDRE                                         r  U6/refer_money_reg[10]/C





