Warning (10268): Verilog HDL information at UART_rs232_tx.v(92): always construct contains both blocking and non-blocking assignments File: C:/Users/gusta/Desktop/UNIFESP/Comunicação Digital - LAB/Projeto/Atual/rain_module_project_28_7_AULA_restored/UART_rs232_tx.v Line: 92
