===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.9432 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2467 ( 20.0%)    0.2467 ( 26.2%)  FIR Parser
    0.7601 ( 61.6%)    0.4688 ( 49.7%)  'firrtl.circuit' Pipeline
    0.1412 ( 11.4%)    0.0817 (  8.7%)    'firrtl.module' Pipeline
    0.1411 ( 11.4%)    0.0817 (  8.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0124 (  1.0%)    0.0124 (  1.3%)    InferWidths
    0.0898 (  7.3%)    0.0898 (  9.5%)    LowerFIRRTLTypes
    0.4499 ( 36.4%)    0.2403 ( 25.5%)    'firrtl.module' Pipeline
    0.0724 (  5.9%)    0.0400 (  4.2%)      ExpandWhens
    0.3775 ( 30.6%)    0.2003 ( 21.2%)      Canonicalizer
    0.0203 (  1.6%)    0.0203 (  2.2%)    Inliner
    0.0239 (  1.9%)    0.0239 (  2.5%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0722 (  5.8%)    0.0722 (  7.6%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0931 (  7.5%)    0.0931 (  9.9%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWCleanup
    0.0492 (  4.0%)    0.0492 (  5.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0429 (  3.5%)    0.0429 (  4.6%)    Canonicalizer
    0.0049 (  0.4%)    0.0049 (  0.5%)  HWLegalizeNames
    0.0116 (  0.9%)    0.0116 (  1.2%)  'hw.module' Pipeline
    0.0116 (  0.9%)    0.0116 (  1.2%)    PrettifyVerilog
    0.0452 (  3.7%)    0.0452 (  4.8%)  Output
    0.0007 (  0.1%)    0.0007 (  0.1%)  Rest
    1.2345 (100.0%)    0.9432 (100.0%)  Total

{
  totalTime: 0.951,
  maxMemory: 68755456
}
