; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_leaky_relu_6(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, i32 %6, i32 %7) local_unnamed_addr !dbg !7 {
  %9 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %10 = shl i32 %9, 10, !dbg !11
  %11 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %12 = and i32 %11, 127, !dbg !12
  %13 = or disjoint i32 %12, 128, !dbg !12
  %14 = or disjoint i32 %12, 256, !dbg !12
  %15 = or disjoint i32 %12, 384, !dbg !12
  %16 = or disjoint i32 %12, 512, !dbg !12
  %17 = or disjoint i32 %12, 640, !dbg !12
  %18 = or disjoint i32 %12, 768, !dbg !12
  %19 = or disjoint i32 %12, 896, !dbg !12
  %20 = or disjoint i32 %10, %12, !dbg !13
  %21 = or disjoint i32 %10, %13, !dbg !13
  %22 = or disjoint i32 %10, %14, !dbg !13
  %23 = or disjoint i32 %10, %15, !dbg !13
  %24 = or disjoint i32 %10, %16, !dbg !13
  %25 = or disjoint i32 %10, %17, !dbg !13
  %26 = or disjoint i32 %10, %18, !dbg !13
  %27 = or disjoint i32 %10, %19, !dbg !13
  %28 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %29 = icmp slt i32 %28, 1024, !dbg !15
  %30 = shl i32 %20, 8, !dbg !16
  %31 = shl i32 %21, 8, !dbg !16
  %32 = shl i32 %22, 8, !dbg !16
  %33 = shl i32 %23, 8, !dbg !16
  %34 = shl i32 %24, 8, !dbg !16
  %35 = shl i32 %25, 8, !dbg !16
  %36 = shl i32 %26, 8, !dbg !16
  %37 = shl i32 %27, 8, !dbg !16
  %.frozen = freeze i32 %28, !dbg !17
  %38 = sdiv i32 %.frozen, 256, !dbg !17
  %39 = shl i32 %38, 20, !dbg !18
  %40 = mul i32 %38, 256, !dbg !19
  %.decomposed = sub i32 %.frozen, %40, !dbg !19
  %41 = add i32 %39, %.decomposed, !dbg !20
  %42 = add i32 %41, %30, !dbg !21
  %43 = add i32 %41, %31, !dbg !21
  %44 = add i32 %41, %32, !dbg !21
  %45 = add i32 %41, %33, !dbg !21
  %46 = add i32 %41, %34, !dbg !21
  %47 = add i32 %41, %35, !dbg !21
  %48 = add i32 %41, %36, !dbg !21
  %49 = add i32 %41, %37, !dbg !21
  %50 = sext i32 %42 to i64, !dbg !22
  %51 = getelementptr float, ptr addrspace(1) %0, i64 %50, !dbg !22
  %52 = sext i32 %43 to i64, !dbg !22
  %53 = getelementptr float, ptr addrspace(1) %0, i64 %52, !dbg !22
  %54 = sext i32 %44 to i64, !dbg !22
  %55 = getelementptr float, ptr addrspace(1) %0, i64 %54, !dbg !22
  %56 = sext i32 %45 to i64, !dbg !22
  %57 = getelementptr float, ptr addrspace(1) %0, i64 %56, !dbg !22
  %58 = sext i32 %46 to i64, !dbg !22
  %59 = getelementptr float, ptr addrspace(1) %0, i64 %58, !dbg !22
  %60 = sext i32 %47 to i64, !dbg !22
  %61 = getelementptr float, ptr addrspace(1) %0, i64 %60, !dbg !22
  %62 = sext i32 %48 to i64, !dbg !22
  %63 = getelementptr float, ptr addrspace(1) %0, i64 %62, !dbg !22
  %64 = sext i32 %49 to i64, !dbg !22
  %65 = getelementptr float, ptr addrspace(1) %0, i64 %64, !dbg !22
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 %29) #4, !dbg !23
  %67 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %53, i1 %29) #4, !dbg !23
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %55, i1 %29) #4, !dbg !23
  %69 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %57, i1 %29) #4, !dbg !23
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %59, i1 %29) #4, !dbg !23
  %71 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %61, i1 %29) #4, !dbg !23
  %72 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 %29) #4, !dbg !23
  %73 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %65, i1 %29) #4, !dbg !23
  %74 = sext i32 %28 to i64, !dbg !24
  %75 = getelementptr float, ptr addrspace(1) %1, i64 %74, !dbg !24
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %75, i1 %29) #4, !dbg !25
  %77 = getelementptr float, ptr addrspace(1) %2, i64 %74, !dbg !26
  %78 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %77, i1 %29) #4, !dbg !27
  %79 = bitcast i32 %78 to float, !dbg !27
  %80 = getelementptr float, ptr addrspace(1) %3, i64 %74, !dbg !28
  %81 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %80, i1 %29) #4, !dbg !29
  %82 = sext i32 %.decomposed to i64, !dbg !30
  %83 = getelementptr float, ptr addrspace(1) %4, i64 %82, !dbg !30
  %84 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %83, i1 %29) #4, !dbg !31
  %85 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %79, float 4.096000e+03) #4, !dbg !32
  %86 = fadd float %85, 0x3EE4F8B580000000, !dbg !33
  %87 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !34
  %.not.i = icmp eq i32 %87, 0, !dbg !34
  br i1 %.not.i, label %90, label %88, !dbg !34

88:                                               ; preds = %8
  %89 = tail call float @llvm.nvvm.rsqrt.approx.ftz.f(float %86), !dbg !34
  br label %__nv_rsqrtf.exit, !dbg !34

90:                                               ; preds = %8
  %91 = tail call float @llvm.nvvm.rsqrt.approx.f(float %86), !dbg !34
  br label %__nv_rsqrtf.exit, !dbg !34

__nv_rsqrtf.exit:                                 ; preds = %88, %90
  %.0.i = phi float [ %89, %88 ], [ %91, %90 ], !dbg !34
  %92 = insertelement <8 x i32> poison, i32 %73, i64 0, !dbg !23
  %93 = insertelement <8 x i32> %92, i32 %72, i64 1, !dbg !23
  %94 = insertelement <8 x i32> %93, i32 %71, i64 2, !dbg !23
  %95 = insertelement <8 x i32> %94, i32 %70, i64 3, !dbg !23
  %96 = insertelement <8 x i32> %95, i32 %69, i64 4, !dbg !23
  %97 = insertelement <8 x i32> %96, i32 %68, i64 5, !dbg !23
  %98 = insertelement <8 x i32> %97, i32 %67, i64 6, !dbg !23
  %99 = insertelement <8 x i32> %98, i32 %66, i64 7, !dbg !23
  %100 = bitcast <8 x i32> %99 to <8 x float>, !dbg !23
  %101 = shl i32 %11, 2, !dbg !12
  %102 = and i32 %101, 508, !dbg !12
  %103 = or disjoint i32 %102, 512, !dbg !12
  %104 = or disjoint i32 %10, %103, !dbg !13
  %105 = or disjoint i32 %10, %102, !dbg !13
  %106 = insertelement <8 x i32> poison, i32 %76, i64 0, !dbg !35
  %107 = bitcast <8 x i32> %106 to <8 x float>, !dbg !35
  %108 = shufflevector <8 x float> %107, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !35
  %109 = fsub <8 x float> %100, %108, !dbg !35
  %110 = insertelement <8 x float> poison, float %.0.i, i64 0, !dbg !36
  %111 = shufflevector <8 x float> %110, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !36
  %112 = fmul <8 x float> %109, %111, !dbg !36
  %113 = insertelement <8 x i32> poison, i32 %81, i64 0, !dbg !37
  %114 = bitcast <8 x i32> %113 to <8 x float>, !dbg !37
  %115 = shufflevector <8 x float> %114, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !37
  %116 = fmul <8 x float> %112, %115, !dbg !37
  %117 = insertelement <8 x i32> poison, i32 %84, i64 0, !dbg !38
  %118 = bitcast <8 x i32> %117 to <8 x float>, !dbg !38
  %119 = shufflevector <8 x float> %118, <8 x float> poison, <8 x i32> zeroinitializer, !dbg !38
  %120 = fadd <8 x float> %116, %119, !dbg !38
  %121 = fcmp ogt <8 x float> %120, zeroinitializer, !dbg !39
  %122 = extractelement <8 x float> %120, i64 7, !dbg !40
  %123 = fmul float %122, 0x3FC99999A0000000, !dbg !41
  %124 = extractelement <8 x float> %120, i64 6, !dbg !40
  %125 = fmul float %124, 0x3FC99999A0000000, !dbg !41
  %126 = extractelement <8 x float> %120, i64 5, !dbg !40
  %127 = fmul float %126, 0x3FC99999A0000000, !dbg !41
  %128 = extractelement <8 x float> %120, i64 4, !dbg !40
  %129 = fmul float %128, 0x3FC99999A0000000, !dbg !41
  %130 = extractelement <8 x float> %120, i64 3, !dbg !40
  %131 = fmul float %130, 0x3FC99999A0000000, !dbg !41
  %132 = extractelement <8 x float> %120, i64 2, !dbg !40
  %133 = fmul float %132, 0x3FC99999A0000000, !dbg !41
  %134 = extractelement <8 x float> %120, i64 1, !dbg !40
  %135 = fmul float %134, 0x3FC99999A0000000, !dbg !41
  %136 = extractelement <8 x float> %120, i64 0, !dbg !40
  %137 = fmul float %136, 0x3FC99999A0000000, !dbg !41
  %138 = extractelement <8 x i1> %121, i64 7, !dbg !40
  %139 = select i1 %138, float %122, float %123, !dbg !40
  %140 = extractelement <8 x i1> %121, i64 6, !dbg !40
  %141 = select i1 %140, float %124, float %125, !dbg !40
  %142 = extractelement <8 x i1> %121, i64 5, !dbg !40
  %143 = select i1 %142, float %126, float %127, !dbg !40
  %144 = extractelement <8 x i1> %121, i64 4, !dbg !40
  %145 = select i1 %144, float %128, float %129, !dbg !40
  %146 = extractelement <8 x i1> %121, i64 3, !dbg !40
  %147 = select i1 %146, float %130, float %131, !dbg !40
  %148 = extractelement <8 x i1> %121, i64 2, !dbg !40
  %149 = select i1 %148, float %132, float %133, !dbg !40
  %150 = extractelement <8 x i1> %121, i64 1, !dbg !40
  %151 = select i1 %150, float %134, float %135, !dbg !40
  %152 = extractelement <8 x i1> %121, i64 0, !dbg !40
  %153 = select i1 %152, float %136, float %137, !dbg !40
  %154 = shl i32 %28, 12, !dbg !42
  %155 = add i32 %105, %154, !dbg !43
  %156 = add i32 %104, %154, !dbg !43
  %157 = sext i32 %155 to i64, !dbg !44
  %158 = getelementptr float, ptr addrspace(1) %5, i64 %157, !dbg !44
  %159 = sext i32 %156 to i64, !dbg !44
  %160 = getelementptr float, ptr addrspace(1) %5, i64 %159, !dbg !44
  %161 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %12, !dbg !45
  %162 = bitcast float %139 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %161, <1 x i32> %162, i1 true) #4, !dbg !45
  %163 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %13, !dbg !45
  %164 = bitcast float %141 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %163, <1 x i32> %164, i1 true) #4, !dbg !45
  %165 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %14, !dbg !45
  %166 = bitcast float %143 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %165, <1 x i32> %166, i1 true) #4, !dbg !45
  %167 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %15, !dbg !45
  %168 = bitcast float %145 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %167, <1 x i32> %168, i1 true) #4, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %169 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %102, !dbg !45
  %170 = load <4 x i32>, ptr addrspace(3) %169, align 16, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %171 = bitcast float %147 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %161, <1 x i32> %171, i1 true) #4, !dbg !45
  %172 = bitcast float %149 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %163, <1 x i32> %172, i1 true) #4, !dbg !45
  %173 = bitcast float %151 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %165, <1 x i32> %173, i1 true) #4, !dbg !45
  %174 = bitcast float %153 to <1 x i32>, !dbg !45
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %167, <1 x i32> %174, i1 true) #4, !dbg !45
  tail call void @llvm.nvvm.barrier0(), !dbg !45
  %175 = load <4 x i32>, ptr addrspace(3) %169, align 16, !dbg !45
  %.extract = extractelement <4 x i32> %170, i64 0, !dbg !45
  %.extract8 = extractelement <4 x i32> %170, i64 1, !dbg !45
  %.extract9 = extractelement <4 x i32> %170, i64 2, !dbg !45
  %.extract10 = extractelement <4 x i32> %170, i64 3, !dbg !45
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract, i32 %.extract8, i32 %.extract9, i32 %.extract10, ptr addrspace(1) %158, i1 %29) #4, !dbg !45
  %.extract11 = extractelement <4 x i32> %175, i64 0, !dbg !45
  %.extract12 = extractelement <4 x i32> %175, i64 1, !dbg !45
  %.extract13 = extractelement <4 x i32> %175, i64 2, !dbg !45
  %.extract14 = extractelement <4 x i32> %175, i64 3, !dbg !45
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %.extract11, i32 %.extract12, i32 %.extract13, i32 %.extract14, ptr addrspace(1) %160, i1 %29) #4, !dbg !45
  ret void, !dbg !46
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.rsqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cprduu3f6mqvfz7gdkm6ygqiplkacwvy27gxmwu5x3razqnzazjz.py", directory: "inductor_cache/pr")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_leaky_relu_6, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_leaky_relu_6, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_leaky_relu_6", linkageName: "triton_poi_fused__native_batch_norm_legit_leaky_relu_6", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 27, column: 21, scope: !7)
!16 = !DILocation(line: 30, column: 34, scope: !7)
!17 = !DILocation(line: 30, column: 54, scope: !7)
!18 = !DILocation(line: 30, column: 48, scope: !7)
!19 = !DILocation(line: 30, column: 68, scope: !7)
!20 = !DILocation(line: 30, column: 39, scope: !7)
!21 = !DILocation(line: 30, column: 63, scope: !7)
!22 = !DILocation(line: 30, column: 30, scope: !7)
!23 = !DILocation(line: 30, column: 76, scope: !7)
!24 = !DILocation(line: 31, column: 30, scope: !7)
!25 = !DILocation(line: 31, column: 35, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 35, scope: !7)
!28 = !DILocation(line: 33, column: 31, scope: !7)
!29 = !DILocation(line: 33, column: 36, scope: !7)
!30 = !DILocation(line: 34, column: 32, scope: !7)
!31 = !DILocation(line: 34, column: 44, scope: !7)
!32 = !DILocation(line: 37, column: 18, scope: !7)
!33 = !DILocation(line: 39, column: 18, scope: !7)
!34 = !DILocation(line: 40, column: 27, scope: !7)
!35 = !DILocation(line: 35, column: 18, scope: !7)
!36 = !DILocation(line: 41, column: 18, scope: !7)
!37 = !DILocation(line: 42, column: 19, scope: !7)
!38 = !DILocation(line: 43, column: 20, scope: !7)
!39 = !DILocation(line: 45, column: 20, scope: !7)
!40 = !DILocation(line: 48, column: 35, scope: !7)
!41 = !DILocation(line: 47, column: 20, scope: !7)
!42 = !DILocation(line: 49, column: 35, scope: !7)
!43 = !DILocation(line: 49, column: 30, scope: !7)
!44 = !DILocation(line: 49, column: 25, scope: !7)
!45 = !DILocation(line: 49, column: 47, scope: !7)
!46 = !DILocation(line: 49, column: 4, scope: !7)
