$date
	Sat Oct 22 22:42:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#111252
b10001 !
1"
#111254
b10001 &
b10001 %
1$
#111255
0"
#111258
b110100 &
b110100 %
#111262
b11010 &
b11010 %
#111266
b1101 &
b1101 %
#111270
b101000 &
b101000 %
#111274
b10100 &
b10100 %
#111278
b1010 &
b1010 %
#111282
b101 &
b101 %
#111286
b10000 &
b10000 %
#111290
b1000 &
b1000 %
#111294
b100 &
b100 %
#111298
b10 &
b10 %
#111302
b1 &
1#
b1 %
#111306
b0 &
b0 %
0#
0$
#1158418
b1 &
b1 %
1$
b1 !
1"
#1158419
0"
#1158422
1#
#1158426
b0 &
b0 %
0#
0$
#2145226
b11110 &
b11110 %
1$
b11110 !
1"
#2145227
0"
#2145230
b1111 &
b1111 %
#2145234
b101110 &
b101110 %
#2145238
b10111 &
b10111 %
#2145242
b1000110 &
b1000110 %
#2145246
b100011 &
b100011 %
#2145250
b1101010 &
b1101010 %
#2145254
b110101 &
b110101 %
#2145258
b10100000 &
b10100000 %
#2145262
b1010000 &
b1010000 %
#2145266
b101000 &
b101000 %
#2145270
b10100 &
b10100 %
#2145274
b1010 &
b1010 %
#2145278
b101 &
b101 %
#2145282
b10000 &
b10000 %
#2145286
b1000 &
b1000 %
#2145290
b100 &
b100 %
#2145294
b10 &
b10 %
#2145298
b1 &
b1 %
1#
#2145302
b0 &
0#
b0 %
0$
#4500012
