<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/func.cc:12:30" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="gmem" VarName="x" LoopLoc="src/func.cc:12:30" LoopName="VITIS_LOOP_12_3" ParentFunc="func(unsigned int, unsigned int, unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.12" OrigAccess-DebugLoc="src/func.cc:13:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/func.cc:9:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="gmem" VarName="z" LoopLoc="src/func.cc:9:25" LoopName="VITIS_LOOP_9_2" ParentFunc="func(unsigned int, unsigned int, unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" Length="variable" Direction="write" AccessID="scevgep14seq" OrigID="for.inc17.store.5" OrigAccess-DebugLoc="src/func.cc:15:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/func.cc:12:30" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="y" LoopLoc="src/func.cc:12:30" LoopName="VITIS_LOOP_12_3" ParentFunc="func(unsigned int, unsigned int, unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" OrigID="for.inc.load.15" OrigAccess-DebugLoc="src/func.cc:13:32" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="src/func.cc:9:25" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem" VarName="x" LoopLoc="src/func.cc:9:25" LoopName="VITIS_LOOP_9_2" ParentFunc="func(unsigned int, unsigned int, unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" OrigID="scevgepseq" OrigAccess-DebugLoc="src/func.cc:12:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="src/func.cc:8:18" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="z" LoopLoc="src/func.cc:8:18" LoopName="VITIS_LOOP_8_1" ParentFunc="func(unsigned int, unsigned int, unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" OrigID="scevgep14seq" OrigAccess-DebugLoc="src/func.cc:9:25" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="src/func.cc:9:25" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to alignment 4(bytes)" resolution="214-307" BundleName="gmem" VarName="z" LoopLoc="src/func.cc:9:25" LoopName="VITIS_LOOP_9_2" ParentFunc="func(unsigned int, unsigned int, unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" OrigID="scevgep14seq" OrigAccess-DebugLoc="src/func.cc:9:25" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="src/func.cc:12:30" msg_id="214-307" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to alignment 2(bytes)" resolution="214-307" BundleName="gmem" VarName="x" LoopLoc="src/func.cc:12:30" LoopName="VITIS_LOOP_12_3" ParentFunc="func(unsigned int, unsigned int, unsigned int, ap_int&lt;16&gt; const*, ap_int&lt;16&gt; const*, ap_int&lt;32&gt;*)" OrigID="scevgepseq" OrigAccess-DebugLoc="src/func.cc:12:30" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/func.cc:9:25" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_9_2' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="src/func.cc:9:25" LoopName="VITIS_LOOP_9_2" Length="variable" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

