# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RS232.srcs/sources_1/ip/Clk_Gen" \
"../../../../RS232.srcs/sources_1/ip/fifo/sim/fifo.v" \
"../../../../RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen_clk_wiz.v" \
"../../../../RS232.srcs/sources_1/ip/Clk_Gen/Clk_Gen.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
