# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../rtl_n_constraints/rtl_up/core" --include "../../../../../rtl_n_constraints/rtl_up/system" --include "../../../../simple_bot_v1.srcs/sources_1/ip/clk_wiz_0" \
"../../../../../rtl_n_constraints/rtl_up/core/RAMB4K_S16.v" \
"../../../../../rtl_n_constraints/rtl_up/core/RAMB4K_S2.v" \
"../../../../../rtl_n_constraints/rtl_up/core/RAMB4K_S8.v" \
"../../../../../rtl_n_constraints/rtl_up/core/d_wsram_2k2way_xilinx.v" \
"../../../../../rtl_n_constraints/rtl_up/core/dataram_2k2way_xilinx.v" \
"../../../../../rtl_n_constraints/rtl_up/system/debounce.v" \
"../../../../../rtl_n_constraints/rtl_up/core/i_wsram_2k2way_xilinx.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_alu_dsp_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_alu_shft_32bit.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_bistctl.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_biu.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cache_cmp.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cache_mux.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cdmm.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cdmm_ctl.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cdmm_mpustub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_clock_buf.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_clock_nogate.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_clockandlatch.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_clockxnorgate.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cop1_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cop2_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_core.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cp1_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cp2_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpu.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz_antitamper_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz_eicoffset_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz_guest_srs1.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz_guest_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz_pc.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz_pc_top.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz_prid.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz_root_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz_sps_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz_srs1.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cpz_watch_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cscramble_scanio_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cscramble_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_cscramble_tpl.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_dc.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_dc_bistctl.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_dcc.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_dcc_fb.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_dcc_mb_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_dcc_parity_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_dcc_spmb_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_dcc_spstub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_dspram_ext_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_edp.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_edp_add_simple.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_edp_buf_misc_pro.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_edp_clz.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_edp_clz_16b.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_edp_clz_4b.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_and2.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_area.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_async_rec.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_async_snd.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_brk21.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_bus32mux2.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_dbrk.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_fifo_1r1w_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_gate.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_ibrk.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_mux2.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_pdttcb_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_tap.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_tap_dasam.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_tap_fdc.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_tap_pcsam.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_tck.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ejt_tripsync.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_fpuclk1_nogate.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_gf_mux2.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_glue.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ic.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ic_bistctl.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_icc.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_icc_mb_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_icc_parity_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_icc_spmb_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_icc_spstub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_icc_umips_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_ispram_ext_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_mdl.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_mdl_add_simple.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_mdl_ctl.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_mdl_dp.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_mmuc.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_mpc.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_mpc_ctl.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_mpc_dec.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_mpc_exc.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_rf_reg.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_rf_rngc.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_rf_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_siu.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_siu_int_sync.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_spram_top.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb_collector.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb_cpy.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb_ctl.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb_dtlb.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb_itlb.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb_jtlb16.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb_jtlb16entries.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb_jtlb1entry.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb_jtlb4entries.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb_utlb.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_tlb_utlbentry.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_top.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_udi_custom.v" \
"../../../../../rtl_n_constraints/rtl_up/core/m14k_udi_scanio_stub.v" \
"../../../../../rtl_n_constraints/rtl_up/system/mfp_ahb.v" \
"../../../../../rtl_n_constraints/rtl_up/system/memories/mfp_ahb_b_ram.v" \
"../../../../../rtl_n_constraints/rtl_up/system/mfp_ahb_gpio.v" \
"../../../../../rtl_n_constraints/rtl_up/system/memories/mfp_ahb_p_ram.v" \
"../../../../../rtl_n_constraints/rtl_up/system/mfp_ahb_segment.v" \
"../../../../../rtl_n_constraints/rtl_up/system/mfp_ahb_sevensegdec.v" \
"../../../../../rtl_n_constraints/rtl_up/system/mfp_ahb_sevensegtimer.v" \
"../../../../../rtl_n_constraints/rtl_up/system/mfp_ahb_withloader.v" \
"../../../../../rtl_n_constraints/rtl_up/system/mfp_ejtag_reset.v" \
"../../../../../rtl_n_constraints/rtl_up/system/mfp_srec_parser.v" \
"../../../../../rtl_n_constraints/rtl_up/system/mfp_srec_parser_to_ahb_lite_bridge.v" \
"../../../../../rtl_n_constraints/rtl_up/system/mfp_sys.v" \
"../../../../../rtl_n_constraints/rtl_up/system/mfp_uart_receiver.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_cregister.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_cregister_c.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_cregister_ngc.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_cregister_s.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_cregister_wide.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_cregister_wide_tlb.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_cregister_wide_utlb.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_latchn.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux16.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux1hot_10.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux1hot_13.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux1hot_24.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux1hot_3.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux1hot_4.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux1hot_5.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux1hot_6.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux1hot_8.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux1hot_9.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux2.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux4.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_mux8.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_register.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_register_c.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_register_ngc.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_register_s.v" \
"../../../../../rtl_n_constraints/rtl_up/core/mvp_ucregister_wide.v" \
"../../../../../rtl_n_constraints/rtl_up/system/memories/ram_b0.v" \
"../../../../../rtl_n_constraints/rtl_up/system/memories/ram_b1.v" \
"../../../../../rtl_n_constraints/rtl_up/system/memories/ram_b2.v" \
"../../../../../rtl_n_constraints/rtl_up/system/memories/ram_b3.v" \
"../../../../../rtl_n_constraints/rtl_up/system/memories/ram_p0.v" \
"../../../../../rtl_n_constraints/rtl_up/system/memories/ram_p1.v" \
"../../../../../rtl_n_constraints/rtl_up/system/memories/ram_p2.v" \
"../../../../../rtl_n_constraints/rtl_up/system/memories/ram_p3.v" \
"../../../../../rtl_n_constraints/rtl_up/core/tagram_2k2way_xilinx.v" \
"../../../../../rtl_n_constraints/rtl_up/testbench/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
