ARM GAS  /tmp/ccCy4puM.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.weak	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB130:
  28              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  /tmp/ccCy4puM.s 			page 2


  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccCy4puM.s 			page 3


  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
ARM GAS  /tmp/ccCy4puM.s 			page 4


 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccCy4puM.s 			page 5


 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  29              		.loc 1 203 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
  34              		.loc 1 204 3 view .LVU1
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
  35              		.loc 1 205 1 is_stmt 0 view .LVU2
  36 0000 0020     		movs	r0, #0
  37 0002 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE130:
  41              		.section	.rodata.HAL_RCC_OscConfig.str1.4,"aMS",%progbits,1
  42              		.align	2
  43              	.LC0:
  44 0000 44726976 		.ascii	"Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc."
  44      6572732F 
  44      53544D33 
  44      32463478 
  44      785F4841 
  45 0033 6300     		.ascii	"c\000"
  46              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  47              		.align	1
  48              		.weak	HAL_RCC_OscConfig
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu fpv4-sp-d16
  54              	HAL_RCC_OscConfig:
  55              	.LVL0:
  56              	.LFB131:
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  57              		.loc 1 222 1 is_stmt 1 view -0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 8
  60              		@ frame_needed = 0, uses_anonymous_args = 0
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
  61              		.loc 1 223 3 view .LVU4
ARM GAS  /tmp/ccCy4puM.s 			page 6


 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
  62              		.loc 1 226 3 view .LVU5
  63              		.loc 1 226 5 is_stmt 0 view .LVU6
  64 0000 0028     		cmp	r0, #0
  65 0002 00F06182 		beq	.L64
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart, pll_config;
  66              		.loc 1 222 1 view .LVU7
  67 0006 70B5     		push	{r4, r5, r6, lr}
  68              	.LCFI0:
  69              		.cfi_def_cfa_offset 16
  70              		.cfi_offset 4, -16
  71              		.cfi_offset 5, -12
  72              		.cfi_offset 6, -8
  73              		.cfi_offset 14, -4
  74 0008 82B0     		sub	sp, sp, #8
  75              	.LCFI1:
  76              		.cfi_def_cfa_offset 24
  77 000a 0446     		mov	r4, r0
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  78              		.loc 1 232 3 is_stmt 1 view .LVU8
  79 000c 0368     		ldr	r3, [r0]
  80 000e 0F2B     		cmp	r3, #15
  81 0010 39D8     		bhi	.L91
  82              	.LVL1:
  83              	.L4:
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  84              		.loc 1 234 3 view .LVU9
  85              		.loc 1 234 25 is_stmt 0 view .LVU10
  86 0012 2368     		ldr	r3, [r4]
  87              		.loc 1 234 5 view .LVU11
  88 0014 13F0010F 		tst	r3, #1
  89 0018 4DD0     		beq	.L5
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
  90              		.loc 1 237 5 is_stmt 1 view .LVU12
  91 001a 6368     		ldr	r3, [r4, #4]
  92 001c 2BB1     		cbz	r3, .L6
  93              		.loc 1 237 5 is_stmt 0 discriminator 1 view .LVU13
  94 001e B3F5803F 		cmp	r3, #65536
  95 0022 02D0     		beq	.L6
  96              		.loc 1 237 5 discriminator 2 view .LVU14
  97 0024 B3F5A02F 		cmp	r3, #327680
  98 0028 32D1     		bne	.L92
  99              	.L6:
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 100              		.loc 1 239 5 is_stmt 1 view .LVU15
 101              		.loc 1 239 9 is_stmt 0 view .LVU16
ARM GAS  /tmp/ccCy4puM.s 			page 7


 102 002a A54B     		ldr	r3, .L116
 103 002c 9B68     		ldr	r3, [r3, #8]
 104 002e 03F00C03 		and	r3, r3, #12
 105              		.loc 1 239 7 view .LVU17
 106 0032 042B     		cmp	r3, #4
 107 0034 36D0     		beq	.L7
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 108              		.loc 1 240 9 discriminator 1 view .LVU18
 109 0036 A24B     		ldr	r3, .L116
 110 0038 9B68     		ldr	r3, [r3, #8]
 111 003a 03F00C03 		and	r3, r3, #12
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 112              		.loc 1 239 60 discriminator 1 view .LVU19
 113 003e 082B     		cmp	r3, #8
 114 0040 2BD0     		beq	.L93
 115              	.L8:
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 116              		.loc 1 250 7 is_stmt 1 view .LVU20
 117              		.loc 1 250 7 view .LVU21
 118 0042 6368     		ldr	r3, [r4, #4]
 119 0044 B3F5803F 		cmp	r3, #65536
 120 0048 5FD0     		beq	.L94
 121              		.loc 1 250 7 discriminator 2 view .LVU22
 122 004a B3F5A02F 		cmp	r3, #327680
 123 004e 62D0     		beq	.L95
 124              		.loc 1 250 7 discriminator 5 view .LVU23
 125 0050 9B4B     		ldr	r3, .L116
 126 0052 1A68     		ldr	r2, [r3]
 127 0054 22F48032 		bic	r2, r2, #65536
 128 0058 1A60     		str	r2, [r3]
 129              		.loc 1 250 7 discriminator 5 view .LVU24
 130 005a 1A68     		ldr	r2, [r3]
 131 005c 22F48022 		bic	r2, r2, #262144
 132 0060 1A60     		str	r2, [r3]
 133              	.L10:
 134              		.loc 1 250 7 discriminator 7 view .LVU25
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 135              		.loc 1 253 7 discriminator 7 view .LVU26
 136              		.loc 1 253 28 is_stmt 0 discriminator 7 view .LVU27
 137 0062 6368     		ldr	r3, [r4, #4]
 138              		.loc 1 253 9 discriminator 7 view .LVU28
 139 0064 002B     		cmp	r3, #0
 140 0066 60D0     		beq	.L12
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
ARM GAS  /tmp/ccCy4puM.s 			page 8


 141              		.loc 1 256 9 is_stmt 1 view .LVU29
 142              		.loc 1 256 21 is_stmt 0 view .LVU30
 143 0068 FFF7FEFF 		bl	HAL_GetTick
 144              	.LVL2:
 145 006c 0546     		mov	r5, r0
 146              	.LVL3:
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 147              		.loc 1 259 9 is_stmt 1 view .LVU31
 148              	.L13:
 149              		.loc 1 259 14 view .LVU32
 150              		.loc 1 259 15 is_stmt 0 view .LVU33
 151 006e 944B     		ldr	r3, .L116
 152 0070 1B68     		ldr	r3, [r3]
 153              		.loc 1 259 14 view .LVU34
 154 0072 13F4003F 		tst	r3, #131072
 155 0076 1ED1     		bne	.L5
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 156              		.loc 1 261 11 is_stmt 1 view .LVU35
 157              		.loc 1 261 15 is_stmt 0 view .LVU36
 158 0078 FFF7FEFF 		bl	HAL_GetTick
 159              	.LVL4:
 160              		.loc 1 261 29 view .LVU37
 161 007c 401B     		subs	r0, r0, r5
 162              		.loc 1 261 13 view .LVU38
 163 007e 6428     		cmp	r0, #100
 164 0080 F5D9     		bls	.L13
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 165              		.loc 1 263 20 view .LVU39
 166 0082 0320     		movs	r0, #3
 167 0084 27E2     		b	.L3
 168              	.LVL5:
 169              	.L91:
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 170              		.loc 1 232 3 discriminator 1 view .LVU40
 171 0086 E821     		movs	r1, #232
 172 0088 8E48     		ldr	r0, .L116+4
 173              	.LVL6:
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 174              		.loc 1 232 3 discriminator 1 view .LVU41
 175 008a FFF7FEFF 		bl	assert_failed
 176              	.LVL7:
 177 008e C0E7     		b	.L4
 178              	.L92:
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 179              		.loc 1 237 5 discriminator 3 view .LVU42
 180 0090 ED21     		movs	r1, #237
 181 0092 8C48     		ldr	r0, .L116+4
 182 0094 FFF7FEFF 		bl	assert_failed
 183              	.LVL8:
 184 0098 C7E7     		b	.L6
 185              	.L93:
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 186              		.loc 1 240 68 view .LVU43
ARM GAS  /tmp/ccCy4puM.s 			page 9


 187 009a 894B     		ldr	r3, .L116
 188 009c 5B68     		ldr	r3, [r3, #4]
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 189              		.loc 1 240 60 view .LVU44
 190 009e 13F4800F 		tst	r3, #4194304
 191 00a2 CED0     		beq	.L8
 192              	.L7:
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 193              		.loc 1 242 7 is_stmt 1 view .LVU45
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 194              		.loc 1 242 11 is_stmt 0 view .LVU46
 195 00a4 864B     		ldr	r3, .L116
 196 00a6 1B68     		ldr	r3, [r3]
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 197              		.loc 1 242 9 view .LVU47
 198 00a8 13F4003F 		tst	r3, #131072
 199 00ac 03D0     		beq	.L5
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 200              		.loc 1 242 78 discriminator 1 view .LVU48
 201 00ae 6368     		ldr	r3, [r4, #4]
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 202              		.loc 1 242 57 discriminator 1 view .LVU49
 203 00b0 002B     		cmp	r3, #0
 204 00b2 00F00B82 		beq	.L96
 205              	.L5:
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 206              		.loc 1 284 3 is_stmt 1 view .LVU50
 207              		.loc 1 284 25 is_stmt 0 view .LVU51
 208 00b6 2368     		ldr	r3, [r4]
 209              		.loc 1 284 5 view .LVU52
 210 00b8 13F0020F 		tst	r3, #2
 211 00bc 66D0     		beq	.L17
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 212              		.loc 1 287 5 is_stmt 1 view .LVU53
 213 00be E368     		ldr	r3, [r4, #12]
ARM GAS  /tmp/ccCy4puM.s 			page 10


 214 00c0 012B     		cmp	r3, #1
 215 00c2 41D8     		bhi	.L97
 216              	.L18:
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 217              		.loc 1 288 5 view .LVU54
 218 00c4 2369     		ldr	r3, [r4, #16]
 219 00c6 1F2B     		cmp	r3, #31
 220 00c8 44D8     		bhi	.L98
 221              	.L19:
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 222              		.loc 1 291 5 view .LVU55
 223              		.loc 1 291 9 is_stmt 0 view .LVU56
 224 00ca 7D4B     		ldr	r3, .L116
 225 00cc 9B68     		ldr	r3, [r3, #8]
 226              		.loc 1 291 7 view .LVU57
 227 00ce 13F00C0F 		tst	r3, #12
 228 00d2 4AD0     		beq	.L20
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 229              		.loc 1 292 9 discriminator 1 view .LVU58
 230 00d4 7A4B     		ldr	r3, .L116
 231 00d6 9B68     		ldr	r3, [r3, #8]
 232 00d8 03F00C03 		and	r3, r3, #12
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 233              		.loc 1 291 60 discriminator 1 view .LVU59
 234 00dc 082B     		cmp	r3, #8
 235 00de 3FD0     		beq	.L99
 236              	.L21:
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 237              		.loc 1 309 7 is_stmt 1 view .LVU60
 238              		.loc 1 309 28 is_stmt 0 view .LVU61
 239 00e0 E368     		ldr	r3, [r4, #12]
 240              		.loc 1 309 9 view .LVU62
 241 00e2 002B     		cmp	r3, #0
 242 00e4 76D0     		beq	.L23
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 243              		.loc 1 312 9 is_stmt 1 view .LVU63
 244 00e6 784B     		ldr	r3, .L116+8
ARM GAS  /tmp/ccCy4puM.s 			page 11


 245 00e8 0122     		movs	r2, #1
 246 00ea 1A60     		str	r2, [r3]
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 247              		.loc 1 315 9 view .LVU64
 248              		.loc 1 315 21 is_stmt 0 view .LVU65
 249 00ec FFF7FEFF 		bl	HAL_GetTick
 250              	.LVL9:
 251 00f0 0546     		mov	r5, r0
 252              	.LVL10:
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 253              		.loc 1 318 9 is_stmt 1 view .LVU66
 254              	.L24:
 255              		.loc 1 318 14 view .LVU67
 256              		.loc 1 318 15 is_stmt 0 view .LVU68
 257 00f2 734B     		ldr	r3, .L116
 258 00f4 1B68     		ldr	r3, [r3]
 259              		.loc 1 318 14 view .LVU69
 260 00f6 13F0020F 		tst	r3, #2
 261 00fa 62D1     		bne	.L100
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 262              		.loc 1 320 11 is_stmt 1 view .LVU70
 263              		.loc 1 320 15 is_stmt 0 view .LVU71
 264 00fc FFF7FEFF 		bl	HAL_GetTick
 265              	.LVL11:
 266              		.loc 1 320 29 view .LVU72
 267 0100 401B     		subs	r0, r0, r5
 268              		.loc 1 320 13 view .LVU73
 269 0102 0228     		cmp	r0, #2
 270 0104 F5D9     		bls	.L24
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 271              		.loc 1 322 20 view .LVU74
 272 0106 0320     		movs	r0, #3
 273 0108 E5E1     		b	.L3
 274              	.LVL12:
 275              	.L94:
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 276              		.loc 1 250 7 is_stmt 1 discriminator 1 view .LVU75
 277 010a 6D4A     		ldr	r2, .L116
 278 010c 1368     		ldr	r3, [r2]
 279 010e 43F48033 		orr	r3, r3, #65536
 280 0112 1360     		str	r3, [r2]
 281 0114 A5E7     		b	.L10
 282              	.L95:
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 283              		.loc 1 250 7 discriminator 4 view .LVU76
 284 0116 6A4B     		ldr	r3, .L116
 285 0118 1A68     		ldr	r2, [r3]
 286 011a 42F48022 		orr	r2, r2, #262144
 287 011e 1A60     		str	r2, [r3]
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 288              		.loc 1 250 7 discriminator 4 view .LVU77
ARM GAS  /tmp/ccCy4puM.s 			page 12


 289 0120 1A68     		ldr	r2, [r3]
 290 0122 42F48032 		orr	r2, r2, #65536
 291 0126 1A60     		str	r2, [r3]
 292 0128 9BE7     		b	.L10
 293              	.L12:
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 294              		.loc 1 270 9 view .LVU78
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 295              		.loc 1 270 21 is_stmt 0 view .LVU79
 296 012a FFF7FEFF 		bl	HAL_GetTick
 297              	.LVL13:
 298 012e 0546     		mov	r5, r0
 299              	.LVL14:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 300              		.loc 1 273 9 is_stmt 1 view .LVU80
 301              	.L15:
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 302              		.loc 1 273 14 view .LVU81
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 303              		.loc 1 273 15 is_stmt 0 view .LVU82
 304 0130 634B     		ldr	r3, .L116
 305 0132 1B68     		ldr	r3, [r3]
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 306              		.loc 1 273 14 view .LVU83
 307 0134 13F4003F 		tst	r3, #131072
 308 0138 BDD0     		beq	.L5
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 309              		.loc 1 275 11 is_stmt 1 view .LVU84
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 310              		.loc 1 275 15 is_stmt 0 view .LVU85
 311 013a FFF7FEFF 		bl	HAL_GetTick
 312              	.LVL15:
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 313              		.loc 1 275 29 view .LVU86
 314 013e 401B     		subs	r0, r0, r5
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 315              		.loc 1 275 13 view .LVU87
 316 0140 6428     		cmp	r0, #100
 317 0142 F5D9     		bls	.L15
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 318              		.loc 1 277 20 view .LVU88
 319 0144 0320     		movs	r0, #3
 320 0146 C6E1     		b	.L3
 321              	.LVL16:
 322              	.L97:
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 323              		.loc 1 287 5 discriminator 1 view .LVU89
 324 0148 40F21F11 		movw	r1, #287
 325 014c 5D48     		ldr	r0, .L116+4
 326 014e FFF7FEFF 		bl	assert_failed
 327              	.LVL17:
 328 0152 B7E7     		b	.L18
 329              	.L98:
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 330              		.loc 1 288 5 discriminator 1 view .LVU90
 331 0154 4FF49071 		mov	r1, #288
 332 0158 5A48     		ldr	r0, .L116+4
ARM GAS  /tmp/ccCy4puM.s 			page 13


 333 015a FFF7FEFF 		bl	assert_failed
 334              	.LVL18:
 335 015e B4E7     		b	.L19
 336              	.L99:
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 337              		.loc 1 292 68 view .LVU91
 338 0160 574B     		ldr	r3, .L116
 339 0162 5B68     		ldr	r3, [r3, #4]
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 340              		.loc 1 292 60 view .LVU92
 341 0164 13F4800F 		tst	r3, #4194304
 342 0168 BAD1     		bne	.L21
 343              	.L20:
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 344              		.loc 1 295 7 is_stmt 1 view .LVU93
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 345              		.loc 1 295 11 is_stmt 0 view .LVU94
 346 016a 554B     		ldr	r3, .L116
 347 016c 1B68     		ldr	r3, [r3]
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 348              		.loc 1 295 9 view .LVU95
 349 016e 13F0020F 		tst	r3, #2
 350 0172 03D0     		beq	.L22
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 351              		.loc 1 295 78 discriminator 1 view .LVU96
 352 0174 E368     		ldr	r3, [r4, #12]
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 353              		.loc 1 295 57 discriminator 1 view .LVU97
 354 0176 012B     		cmp	r3, #1
 355 0178 40F0AA81 		bne	.L68
 356              	.L22:
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 357              		.loc 1 303 9 is_stmt 1 view .LVU98
 358 017c 504A     		ldr	r2, .L116
 359 017e 1368     		ldr	r3, [r2]
 360 0180 23F0F803 		bic	r3, r3, #248
 361 0184 2169     		ldr	r1, [r4, #16]
 362 0186 43EAC103 		orr	r3, r3, r1, lsl #3
 363 018a 1360     		str	r3, [r2]
 364              	.L17:
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccCy4puM.s 			page 14


 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 365              		.loc 1 349 3 view .LVU99
 366              		.loc 1 349 25 is_stmt 0 view .LVU100
 367 018c 2368     		ldr	r3, [r4]
 368              		.loc 1 349 5 view .LVU101
 369 018e 13F0080F 		tst	r3, #8
 370 0192 49D0     		beq	.L28
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 371              		.loc 1 352 5 is_stmt 1 view .LVU102
 372 0194 6369     		ldr	r3, [r4, #20]
 373 0196 012B     		cmp	r3, #1
 374 0198 2ED8     		bhi	.L101
 375              	.L29:
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 376              		.loc 1 355 5 view .LVU103
 377              		.loc 1 355 26 is_stmt 0 view .LVU104
 378 019a 6369     		ldr	r3, [r4, #20]
 379              		.loc 1 355 7 view .LVU105
 380 019c 93B3     		cbz	r3, .L30
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 381              		.loc 1 358 7 is_stmt 1 view .LVU106
 382 019e 4B4B     		ldr	r3, .L116+12
 383 01a0 0122     		movs	r2, #1
 384 01a2 1A60     		str	r2, [r3]
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 385              		.loc 1 361 7 view .LVU107
 386              		.loc 1 361 19 is_stmt 0 view .LVU108
 387 01a4 FFF7FEFF 		bl	HAL_GetTick
 388              	.LVL19:
 389 01a8 0546     		mov	r5, r0
 390              	.LVL20:
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 391              		.loc 1 364 7 is_stmt 1 view .LVU109
 392              	.L31:
 393              		.loc 1 364 12 view .LVU110
 394              		.loc 1 364 13 is_stmt 0 view .LVU111
 395 01aa 454B     		ldr	r3, .L116
 396 01ac 5B6F     		ldr	r3, [r3, #116]
ARM GAS  /tmp/ccCy4puM.s 			page 15


 397              		.loc 1 364 12 view .LVU112
 398 01ae 13F0020F 		tst	r3, #2
 399 01b2 39D1     		bne	.L28
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 400              		.loc 1 366 9 is_stmt 1 view .LVU113
 401              		.loc 1 366 13 is_stmt 0 view .LVU114
 402 01b4 FFF7FEFF 		bl	HAL_GetTick
 403              	.LVL21:
 404              		.loc 1 366 27 view .LVU115
 405 01b8 401B     		subs	r0, r0, r5
 406              		.loc 1 366 11 view .LVU116
 407 01ba 0228     		cmp	r0, #2
 408 01bc F5D9     		bls	.L31
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 409              		.loc 1 368 18 view .LVU117
 410 01be 0320     		movs	r0, #3
 411 01c0 89E1     		b	.L3
 412              	.L100:
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 413              		.loc 1 327 9 is_stmt 1 view .LVU118
 414 01c2 3F4A     		ldr	r2, .L116
 415 01c4 1368     		ldr	r3, [r2]
 416 01c6 23F0F803 		bic	r3, r3, #248
 417 01ca 2169     		ldr	r1, [r4, #16]
 418 01cc 43EAC103 		orr	r3, r3, r1, lsl #3
 419 01d0 1360     		str	r3, [r2]
 420 01d2 DBE7     		b	.L17
 421              	.LVL22:
 422              	.L23:
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 423              		.loc 1 332 9 view .LVU119
 424 01d4 3C4B     		ldr	r3, .L116+8
 425 01d6 0022     		movs	r2, #0
 426 01d8 1A60     		str	r2, [r3]
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 427              		.loc 1 335 9 view .LVU120
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 428              		.loc 1 335 21 is_stmt 0 view .LVU121
 429 01da FFF7FEFF 		bl	HAL_GetTick
 430              	.LVL23:
 431 01de 0546     		mov	r5, r0
 432              	.LVL24:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 433              		.loc 1 338 9 is_stmt 1 view .LVU122
 434              	.L26:
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 435              		.loc 1 338 14 view .LVU123
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 436              		.loc 1 338 15 is_stmt 0 view .LVU124
 437 01e0 374B     		ldr	r3, .L116
 438 01e2 1B68     		ldr	r3, [r3]
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 439              		.loc 1 338 14 view .LVU125
 440 01e4 13F0020F 		tst	r3, #2
 441 01e8 D0D0     		beq	.L17
ARM GAS  /tmp/ccCy4puM.s 			page 16


 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 442              		.loc 1 340 11 is_stmt 1 view .LVU126
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 443              		.loc 1 340 15 is_stmt 0 view .LVU127
 444 01ea FFF7FEFF 		bl	HAL_GetTick
 445              	.LVL25:
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 446              		.loc 1 340 29 view .LVU128
 447 01ee 401B     		subs	r0, r0, r5
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 448              		.loc 1 340 13 view .LVU129
 449 01f0 0228     		cmp	r0, #2
 450 01f2 F5D9     		bls	.L26
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 451              		.loc 1 342 20 view .LVU130
 452 01f4 0320     		movs	r0, #3
 453 01f6 6EE1     		b	.L3
 454              	.LVL26:
 455              	.L101:
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 456              		.loc 1 352 5 discriminator 1 view .LVU131
 457 01f8 4FF4B071 		mov	r1, #352
 458 01fc 3148     		ldr	r0, .L116+4
 459 01fe FFF7FEFF 		bl	assert_failed
 460              	.LVL27:
 461 0202 CAE7     		b	.L29
 462              	.L30:
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 463              		.loc 1 375 7 is_stmt 1 view .LVU132
 464 0204 314B     		ldr	r3, .L116+12
 465 0206 0022     		movs	r2, #0
 466 0208 1A60     		str	r2, [r3]
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 467              		.loc 1 378 7 view .LVU133
 468              		.loc 1 378 19 is_stmt 0 view .LVU134
 469 020a FFF7FEFF 		bl	HAL_GetTick
 470              	.LVL28:
 471 020e 0546     		mov	r5, r0
 472              	.LVL29:
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 473              		.loc 1 381 7 is_stmt 1 view .LVU135
 474              	.L33:
 475              		.loc 1 381 12 view .LVU136
 476              		.loc 1 381 13 is_stmt 0 view .LVU137
 477 0210 2B4B     		ldr	r3, .L116
 478 0212 5B6F     		ldr	r3, [r3, #116]
 479              		.loc 1 381 12 view .LVU138
ARM GAS  /tmp/ccCy4puM.s 			page 17


 480 0214 13F0020F 		tst	r3, #2
 481 0218 06D0     		beq	.L28
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 482              		.loc 1 383 9 is_stmt 1 view .LVU139
 483              		.loc 1 383 13 is_stmt 0 view .LVU140
 484 021a FFF7FEFF 		bl	HAL_GetTick
 485              	.LVL30:
 486              		.loc 1 383 27 view .LVU141
 487 021e 401B     		subs	r0, r0, r5
 488              		.loc 1 383 11 view .LVU142
 489 0220 0228     		cmp	r0, #2
 490 0222 F5D9     		bls	.L33
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 491              		.loc 1 385 18 view .LVU143
 492 0224 0320     		movs	r0, #3
 493 0226 56E1     		b	.L3
 494              	.LVL31:
 495              	.L28:
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 496              		.loc 1 391 3 is_stmt 1 view .LVU144
 497              		.loc 1 391 25 is_stmt 0 view .LVU145
 498 0228 2368     		ldr	r3, [r4]
 499              		.loc 1 391 5 view .LVU146
 500 022a 13F0040F 		tst	r3, #4
 501 022e 00F08880 		beq	.L35
 502              	.LBB2:
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 503              		.loc 1 393 5 is_stmt 1 view .LVU147
 504              	.LVL32:
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 505              		.loc 1 396 5 view .LVU148
 506 0232 A368     		ldr	r3, [r4, #8]
 507 0234 012B     		cmp	r3, #1
 508 0236 01D9     		bls	.L36
 509              		.loc 1 396 5 is_stmt 0 discriminator 1 view .LVU149
 510 0238 052B     		cmp	r3, #5
 511 023a 12D1     		bne	.L102
 512              	.L36:
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 513              		.loc 1 400 5 is_stmt 1 view .LVU150
 514              		.loc 1 400 8 is_stmt 0 view .LVU151
 515 023c 204B     		ldr	r3, .L116
 516 023e 1B6C     		ldr	r3, [r3, #64]
 517              		.loc 1 400 7 view .LVU152
ARM GAS  /tmp/ccCy4puM.s 			page 18


 518 0240 13F0805F 		tst	r3, #268435456
 519 0244 13D1     		bne	.L73
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 520              		.loc 1 402 7 is_stmt 1 view .LVU153
 521              	.LBB3:
 522              		.loc 1 402 7 view .LVU154
 523 0246 0023     		movs	r3, #0
 524 0248 0193     		str	r3, [sp, #4]
 525              		.loc 1 402 7 view .LVU155
 526 024a 1D4B     		ldr	r3, .L116
 527 024c 1A6C     		ldr	r2, [r3, #64]
 528 024e 42F08052 		orr	r2, r2, #268435456
 529 0252 1A64     		str	r2, [r3, #64]
 530              		.loc 1 402 7 view .LVU156
 531 0254 1B6C     		ldr	r3, [r3, #64]
 532 0256 03F08053 		and	r3, r3, #268435456
 533 025a 0193     		str	r3, [sp, #4]
 534              		.loc 1 402 7 view .LVU157
 535 025c 019B     		ldr	r3, [sp, #4]
 536              	.LBE3:
 537              		.loc 1 402 7 view .LVU158
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pwrclkchanged = SET;
 538              		.loc 1 403 7 view .LVU159
 539              	.LVL33:
 540              		.loc 1 403 21 is_stmt 0 view .LVU160
 541 025e 0125     		movs	r5, #1
 542 0260 06E0     		b	.L37
 543              	.LVL34:
 544              	.L102:
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 545              		.loc 1 396 5 discriminator 2 view .LVU161
 546 0262 4FF4C671 		mov	r1, #396
 547 0266 1748     		ldr	r0, .L116+4
 548 0268 FFF7FEFF 		bl	assert_failed
 549              	.LVL35:
 550 026c E6E7     		b	.L36
 551              	.L73:
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 552              		.loc 1 393 22 view .LVU162
 553 026e 0025     		movs	r5, #0
 554              	.LVL36:
 555              	.L37:
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 556              		.loc 1 406 5 is_stmt 1 view .LVU163
 557              		.loc 1 406 8 is_stmt 0 view .LVU164
 558 0270 174B     		ldr	r3, .L116+16
 559 0272 1B68     		ldr	r3, [r3]
 560              		.loc 1 406 7 view .LVU165
 561 0274 13F4807F 		tst	r3, #256
 562 0278 2CD0     		beq	.L103
 563              	.L38:
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
ARM GAS  /tmp/ccCy4puM.s 			page 19


 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 564              		.loc 1 424 5 is_stmt 1 view .LVU166
 565              		.loc 1 424 5 view .LVU167
 566 027a A368     		ldr	r3, [r4, #8]
 567 027c 012B     		cmp	r3, #1
 568 027e 3DD0     		beq	.L104
 569              		.loc 1 424 5 discriminator 2 view .LVU168
 570 0280 052B     		cmp	r3, #5
 571 0282 41D0     		beq	.L105
 572              		.loc 1 424 5 discriminator 5 view .LVU169
 573 0284 0E4B     		ldr	r3, .L116
 574 0286 1A6F     		ldr	r2, [r3, #112]
 575 0288 22F00102 		bic	r2, r2, #1
 576 028c 1A67     		str	r2, [r3, #112]
 577              		.loc 1 424 5 discriminator 5 view .LVU170
 578 028e 1A6F     		ldr	r2, [r3, #112]
 579 0290 22F00402 		bic	r2, r2, #4
 580 0294 1A67     		str	r2, [r3, #112]
 581              	.L42:
 582              		.loc 1 424 5 discriminator 7 view .LVU171
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 583              		.loc 1 426 5 discriminator 7 view .LVU172
 584              		.loc 1 426 26 is_stmt 0 discriminator 7 view .LVU173
 585 0296 A368     		ldr	r3, [r4, #8]
 586              		.loc 1 426 7 discriminator 7 view .LVU174
 587 0298 002B     		cmp	r3, #0
 588 029a 3FD0     		beq	.L44
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 589              		.loc 1 429 7 is_stmt 1 view .LVU175
 590              		.loc 1 429 19 is_stmt 0 view .LVU176
 591 029c FFF7FEFF 		bl	HAL_GetTick
 592              	.LVL37:
 593 02a0 0646     		mov	r6, r0
 594              	.LVL38:
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 595              		.loc 1 432 7 is_stmt 1 view .LVU177
 596              	.L45:
 597              		.loc 1 432 12 view .LVU178
ARM GAS  /tmp/ccCy4puM.s 			page 20


 598              		.loc 1 432 13 is_stmt 0 view .LVU179
 599 02a2 074B     		ldr	r3, .L116
 600 02a4 1B6F     		ldr	r3, [r3, #112]
 601              		.loc 1 432 12 view .LVU180
 602 02a6 13F0020F 		tst	r3, #2
 603 02aa 48D1     		bne	.L47
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 604              		.loc 1 434 9 is_stmt 1 view .LVU181
 605              		.loc 1 434 13 is_stmt 0 view .LVU182
 606 02ac FFF7FEFF 		bl	HAL_GetTick
 607              	.LVL39:
 608              		.loc 1 434 27 view .LVU183
 609 02b0 801B     		subs	r0, r0, r6
 610              		.loc 1 434 11 view .LVU184
 611 02b2 41F28833 		movw	r3, #5000
 612 02b6 9842     		cmp	r0, r3
 613 02b8 F3D9     		bls	.L45
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 614              		.loc 1 436 18 view .LVU185
 615 02ba 0320     		movs	r0, #3
 616 02bc 0BE1     		b	.L3
 617              	.L117:
 618 02be 00BF     		.align	2
 619              	.L116:
 620 02c0 00380240 		.word	1073887232
 621 02c4 00000000 		.word	.LC0
 622 02c8 00004742 		.word	1111949312
 623 02cc 800E4742 		.word	1111953024
 624 02d0 00700040 		.word	1073770496
 625              	.LVL40:
 626              	.L103:
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 627              		.loc 1 409 7 is_stmt 1 view .LVU186
 628 02d4 874A     		ldr	r2, .L118
 629 02d6 1368     		ldr	r3, [r2]
 630 02d8 43F48073 		orr	r3, r3, #256
 631 02dc 1360     		str	r3, [r2]
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 632              		.loc 1 412 7 view .LVU187
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 633              		.loc 1 412 19 is_stmt 0 view .LVU188
 634 02de FFF7FEFF 		bl	HAL_GetTick
 635              	.LVL41:
 636 02e2 0646     		mov	r6, r0
 637              	.LVL42:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 638              		.loc 1 414 7 is_stmt 1 view .LVU189
 639              	.L39:
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 640              		.loc 1 414 12 view .LVU190
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 641              		.loc 1 414 13 is_stmt 0 view .LVU191
 642 02e4 834B     		ldr	r3, .L118
 643 02e6 1B68     		ldr	r3, [r3]
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccCy4puM.s 			page 21


 644              		.loc 1 414 12 view .LVU192
 645 02e8 13F4807F 		tst	r3, #256
 646 02ec C5D1     		bne	.L38
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 647              		.loc 1 416 9 is_stmt 1 view .LVU193
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 648              		.loc 1 416 13 is_stmt 0 view .LVU194
 649 02ee FFF7FEFF 		bl	HAL_GetTick
 650              	.LVL43:
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 651              		.loc 1 416 27 view .LVU195
 652 02f2 801B     		subs	r0, r0, r6
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 653              		.loc 1 416 11 view .LVU196
 654 02f4 0228     		cmp	r0, #2
 655 02f6 F5D9     		bls	.L39
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 656              		.loc 1 418 18 view .LVU197
 657 02f8 0320     		movs	r0, #3
 658 02fa ECE0     		b	.L3
 659              	.LVL44:
 660              	.L104:
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 661              		.loc 1 424 5 is_stmt 1 discriminator 1 view .LVU198
 662 02fc 7E4A     		ldr	r2, .L118+4
 663 02fe 136F     		ldr	r3, [r2, #112]
 664 0300 43F00103 		orr	r3, r3, #1
 665 0304 1367     		str	r3, [r2, #112]
 666 0306 C6E7     		b	.L42
 667              	.L105:
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 668              		.loc 1 424 5 discriminator 4 view .LVU199
 669 0308 7B4B     		ldr	r3, .L118+4
 670 030a 1A6F     		ldr	r2, [r3, #112]
 671 030c 42F00402 		orr	r2, r2, #4
 672 0310 1A67     		str	r2, [r3, #112]
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 673              		.loc 1 424 5 discriminator 4 view .LVU200
 674 0312 1A6F     		ldr	r2, [r3, #112]
 675 0314 42F00102 		orr	r2, r2, #1
 676 0318 1A67     		str	r2, [r3, #112]
 677 031a BCE7     		b	.L42
 678              	.L44:
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 679              		.loc 1 443 7 view .LVU201
 680              		.loc 1 443 19 is_stmt 0 view .LVU202
 681 031c FFF7FEFF 		bl	HAL_GetTick
 682              	.LVL45:
 683 0320 0646     		mov	r6, r0
 684              	.LVL46:
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccCy4puM.s 			page 22


 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 685              		.loc 1 446 7 is_stmt 1 view .LVU203
 686              	.L48:
 687              		.loc 1 446 12 view .LVU204
 688              		.loc 1 446 13 is_stmt 0 view .LVU205
 689 0322 754B     		ldr	r3, .L118+4
 690 0324 1B6F     		ldr	r3, [r3, #112]
 691              		.loc 1 446 12 view .LVU206
 692 0326 13F0020F 		tst	r3, #2
 693 032a 08D0     		beq	.L47
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 694              		.loc 1 448 9 is_stmt 1 view .LVU207
 695              		.loc 1 448 13 is_stmt 0 view .LVU208
 696 032c FFF7FEFF 		bl	HAL_GetTick
 697              	.LVL47:
 698              		.loc 1 448 27 view .LVU209
 699 0330 801B     		subs	r0, r0, r6
 700              		.loc 1 448 11 view .LVU210
 701 0332 41F28833 		movw	r3, #5000
 702 0336 9842     		cmp	r0, r3
 703 0338 F3D9     		bls	.L48
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 704              		.loc 1 450 18 view .LVU211
 705 033a 0320     		movs	r0, #3
 706 033c CBE0     		b	.L3
 707              	.L47:
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 708              		.loc 1 456 5 is_stmt 1 view .LVU212
 709              		.loc 1 456 7 is_stmt 0 view .LVU213
 710 033e 002D     		cmp	r5, #0
 711 0340 3BD1     		bne	.L106
 712              	.LVL48:
 713              	.L35:
 714              		.loc 1 456 7 view .LVU214
 715              	.LBE2:
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 716              		.loc 1 463 3 is_stmt 1 view .LVU215
 717 0342 A369     		ldr	r3, [r4, #24]
 718 0344 022B     		cmp	r3, #2
 719 0346 3ED8     		bhi	.L107
 720              	.L50:
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 721              		.loc 1 464 3 view .LVU216
ARM GAS  /tmp/ccCy4puM.s 			page 23


 722              		.loc 1 464 30 is_stmt 0 view .LVU217
 723 0348 A369     		ldr	r3, [r4, #24]
 724              		.loc 1 464 6 view .LVU218
 725 034a 002B     		cmp	r3, #0
 726 034c 00F0C280 		beq	.L77
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 727              		.loc 1 467 5 is_stmt 1 view .LVU219
 728              		.loc 1 467 8 is_stmt 0 view .LVU220
 729 0350 694A     		ldr	r2, .L118+4
 730 0352 9268     		ldr	r2, [r2, #8]
 731 0354 02F00C02 		and	r2, r2, #12
 732              		.loc 1 467 7 view .LVU221
 733 0358 082A     		cmp	r2, #8
 734 035a 00F09080 		beq	.L51
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 735              		.loc 1 469 7 is_stmt 1 view .LVU222
 736              		.loc 1 469 9 is_stmt 0 view .LVU223
 737 035e 022B     		cmp	r3, #2
 738 0360 79D1     		bne	.L52
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 739              		.loc 1 472 9 is_stmt 1 view .LVU224
 740 0362 E369     		ldr	r3, [r4, #28]
 741 0364 13B1     		cbz	r3, .L53
 742              		.loc 1 472 9 is_stmt 0 discriminator 1 view .LVU225
 743 0366 B3F5800F 		cmp	r3, #4194304
 744 036a 32D1     		bne	.L108
 745              	.L53:
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 746              		.loc 1 473 9 is_stmt 1 view .LVU226
 747 036c 236A     		ldr	r3, [r4, #32]
 748 036e 3F2B     		cmp	r3, #63
 749 0370 35D8     		bhi	.L109
 750              	.L54:
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 751              		.loc 1 474 9 view .LVU227
 752 0372 636A     		ldr	r3, [r4, #36]
 753 0374 323B     		subs	r3, r3, #50
 754 0376 B3F5BF7F 		cmp	r3, #382
 755 037a 36D8     		bhi	.L110
 756              	.L55:
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 757              		.loc 1 475 9 view .LVU228
 758 037c A36A     		ldr	r3, [r4, #40]
 759 037e 022B     		cmp	r3, #2
 760 0380 05D0     		beq	.L56
 761              		.loc 1 475 9 is_stmt 0 discriminator 1 view .LVU229
 762 0382 042B     		cmp	r3, #4
 763 0384 03D0     		beq	.L56
 764              		.loc 1 475 9 discriminator 2 view .LVU230
 765 0386 062B     		cmp	r3, #6
 766 0388 01D0     		beq	.L56
 767              		.loc 1 475 9 discriminator 3 view .LVU231
ARM GAS  /tmp/ccCy4puM.s 			page 24


 768 038a 082B     		cmp	r3, #8
 769 038c 33D1     		bne	.L111
 770              	.L56:
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 771              		.loc 1 476 9 is_stmt 1 view .LVU232
 772 038e E36A     		ldr	r3, [r4, #44]
 773 0390 023B     		subs	r3, r3, #2
 774 0392 0D2B     		cmp	r3, #13
 775 0394 35D8     		bhi	.L112
 776              	.L57:
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 777              		.loc 1 479 9 view .LVU233
 778 0396 594B     		ldr	r3, .L118+8
 779 0398 0022     		movs	r2, #0
 780 039a 1A60     		str	r2, [r3]
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 781              		.loc 1 482 9 view .LVU234
 782              		.loc 1 482 21 is_stmt 0 view .LVU235
 783 039c FFF7FEFF 		bl	HAL_GetTick
 784              	.LVL49:
 785 03a0 0546     		mov	r5, r0
 786              	.LVL50:
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 787              		.loc 1 485 9 is_stmt 1 view .LVU236
 788              	.L58:
 789              		.loc 1 485 14 view .LVU237
 790              		.loc 1 485 15 is_stmt 0 view .LVU238
 791 03a2 554B     		ldr	r3, .L118+4
 792 03a4 1B68     		ldr	r3, [r3]
 793              		.loc 1 485 14 view .LVU239
 794 03a6 13F0007F 		tst	r3, #33554432
 795 03aa 30D0     		beq	.L113
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 796              		.loc 1 487 11 is_stmt 1 view .LVU240
 797              		.loc 1 487 15 is_stmt 0 view .LVU241
 798 03ac FFF7FEFF 		bl	HAL_GetTick
 799              	.LVL51:
 800              		.loc 1 487 29 view .LVU242
 801 03b0 401B     		subs	r0, r0, r5
 802              		.loc 1 487 13 view .LVU243
 803 03b2 0228     		cmp	r0, #2
 804 03b4 F5D9     		bls	.L58
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 805              		.loc 1 489 20 view .LVU244
 806 03b6 0320     		movs	r0, #3
 807 03b8 8DE0     		b	.L3
 808              	.LVL52:
 809              	.L106:
 810              	.LBB4:
ARM GAS  /tmp/ccCy4puM.s 			page 25


 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 811              		.loc 1 458 7 is_stmt 1 view .LVU245
 812 03ba 4F4A     		ldr	r2, .L118+4
 813 03bc 136C     		ldr	r3, [r2, #64]
 814 03be 23F08053 		bic	r3, r3, #268435456
 815 03c2 1364     		str	r3, [r2, #64]
 816 03c4 BDE7     		b	.L35
 817              	.LVL53:
 818              	.L107:
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 819              		.loc 1 458 7 is_stmt 0 view .LVU246
 820              	.LBE4:
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 821              		.loc 1 463 3 discriminator 1 view .LVU247
 822 03c6 40F2CF11 		movw	r1, #463
 823 03ca 4D48     		ldr	r0, .L118+12
 824 03cc FFF7FEFF 		bl	assert_failed
 825              	.LVL54:
 826 03d0 BAE7     		b	.L50
 827              	.L108:
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 828              		.loc 1 472 9 discriminator 2 view .LVU248
 829 03d2 4FF4EC71 		mov	r1, #472
 830 03d6 4A48     		ldr	r0, .L118+12
 831 03d8 FFF7FEFF 		bl	assert_failed
 832              	.LVL55:
 833 03dc C6E7     		b	.L53
 834              	.L109:
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 835              		.loc 1 473 9 discriminator 1 view .LVU249
 836 03de 40F2D911 		movw	r1, #473
 837 03e2 4748     		ldr	r0, .L118+12
 838 03e4 FFF7FEFF 		bl	assert_failed
 839              	.LVL56:
 840 03e8 C3E7     		b	.L54
 841              	.L110:
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 842              		.loc 1 474 9 discriminator 1 view .LVU250
 843 03ea 4FF4ED71 		mov	r1, #474
 844 03ee 4448     		ldr	r0, .L118+12
 845 03f0 FFF7FEFF 		bl	assert_failed
 846              	.LVL57:
 847 03f4 C2E7     		b	.L55
 848              	.L111:
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 849              		.loc 1 475 9 discriminator 4 view .LVU251
 850 03f6 40F2DB11 		movw	r1, #475
 851 03fa 4148     		ldr	r0, .L118+12
 852 03fc FFF7FEFF 		bl	assert_failed
 853              	.LVL58:
 854 0400 C5E7     		b	.L56
 855              	.L112:
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 856              		.loc 1 476 9 discriminator 1 view .LVU252
 857 0402 4FF4EE71 		mov	r1, #476
 858 0406 3E48     		ldr	r0, .L118+12
 859 0408 FFF7FEFF 		bl	assert_failed
ARM GAS  /tmp/ccCy4puM.s 			page 26


 860              	.LVL59:
 861 040c C3E7     		b	.L57
 862              	.LVL60:
 863              	.L113:
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 864              		.loc 1 494 9 is_stmt 1 view .LVU253
 865 040e E369     		ldr	r3, [r4, #28]
 866 0410 226A     		ldr	r2, [r4, #32]
 867 0412 1343     		orrs	r3, r3, r2
 868 0414 626A     		ldr	r2, [r4, #36]
 869 0416 43EA8213 		orr	r3, r3, r2, lsl #6
 870 041a A26A     		ldr	r2, [r4, #40]
 871 041c 5208     		lsrs	r2, r2, #1
 872 041e 013A     		subs	r2, r2, #1
 873 0420 43EA0243 		orr	r3, r3, r2, lsl #16
 874 0424 E26A     		ldr	r2, [r4, #44]
 875 0426 43EA0263 		orr	r3, r3, r2, lsl #24
 876 042a 334A     		ldr	r2, .L118+4
 877 042c 5360     		str	r3, [r2, #4]
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 878              		.loc 1 500 9 view .LVU254
 879 042e 334B     		ldr	r3, .L118+8
 880 0430 0122     		movs	r2, #1
 881 0432 1A60     		str	r2, [r3]
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 882              		.loc 1 503 9 view .LVU255
 883              		.loc 1 503 21 is_stmt 0 view .LVU256
 884 0434 FFF7FEFF 		bl	HAL_GetTick
 885              	.LVL61:
 886 0438 0446     		mov	r4, r0
 887              	.LVL62:
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 888              		.loc 1 506 9 is_stmt 1 view .LVU257
 889              	.L60:
 890              		.loc 1 506 14 view .LVU258
 891              		.loc 1 506 15 is_stmt 0 view .LVU259
 892 043a 2F4B     		ldr	r3, .L118+4
 893 043c 1B68     		ldr	r3, [r3]
 894              		.loc 1 506 14 view .LVU260
 895 043e 13F0007F 		tst	r3, #33554432
 896 0442 06D1     		bne	.L114
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 897              		.loc 1 508 11 is_stmt 1 view .LVU261
ARM GAS  /tmp/ccCy4puM.s 			page 27


 898              		.loc 1 508 15 is_stmt 0 view .LVU262
 899 0444 FFF7FEFF 		bl	HAL_GetTick
 900              	.LVL63:
 901              		.loc 1 508 29 view .LVU263
 902 0448 001B     		subs	r0, r0, r4
 903              		.loc 1 508 13 view .LVU264
 904 044a 0228     		cmp	r0, #2
 905 044c F5D9     		bls	.L60
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 906              		.loc 1 510 20 view .LVU265
 907 044e 0320     		movs	r0, #3
 908 0450 41E0     		b	.L3
 909              	.L114:
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pll_config = RCC->PLLCFGR;
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #else
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
ARM GAS  /tmp/ccCy4puM.s 			page 28


 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_ERROR;
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 910              		.loc 1 565 10 view .LVU266
 911 0452 0020     		movs	r0, #0
 912 0454 3FE0     		b	.L3
 913              	.LVL64:
 914              	.L52:
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 915              		.loc 1 517 9 is_stmt 1 view .LVU267
 916 0456 294B     		ldr	r3, .L118+8
 917 0458 0022     		movs	r2, #0
 918 045a 1A60     		str	r2, [r3]
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 919              		.loc 1 520 9 view .LVU268
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 920              		.loc 1 520 21 is_stmt 0 view .LVU269
 921 045c FFF7FEFF 		bl	HAL_GetTick
 922              	.LVL65:
 923 0460 0446     		mov	r4, r0
 924              	.LVL66:
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 925              		.loc 1 523 9 is_stmt 1 view .LVU270
 926              	.L62:
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 927              		.loc 1 523 14 view .LVU271
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 928              		.loc 1 523 15 is_stmt 0 view .LVU272
 929 0462 254B     		ldr	r3, .L118+4
 930 0464 1B68     		ldr	r3, [r3]
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 931              		.loc 1 523 14 view .LVU273
 932 0466 13F0007F 		tst	r3, #33554432
 933 046a 06D0     		beq	.L115
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 934              		.loc 1 525 11 is_stmt 1 view .LVU274
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 935              		.loc 1 525 15 is_stmt 0 view .LVU275
 936 046c FFF7FEFF 		bl	HAL_GetTick
 937              	.LVL67:
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 938              		.loc 1 525 29 view .LVU276
 939 0470 001B     		subs	r0, r0, r4
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 940              		.loc 1 525 13 view .LVU277
 941 0472 0228     		cmp	r0, #2
 942 0474 F5D9     		bls	.L62
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
ARM GAS  /tmp/ccCy4puM.s 			page 29


 943              		.loc 1 527 20 view .LVU278
 944 0476 0320     		movs	r0, #3
 945 0478 2DE0     		b	.L3
 946              	.L115:
 947              		.loc 1 565 10 view .LVU279
 948 047a 0020     		movs	r0, #0
 949 047c 2BE0     		b	.L3
 950              	.LVL68:
 951              	.L51:
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 952              		.loc 1 535 7 is_stmt 1 view .LVU280
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 953              		.loc 1 535 9 is_stmt 0 view .LVU281
 954 047e 012B     		cmp	r3, #1
 955 0480 2BD0     		beq	.L81
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 956              		.loc 1 542 9 is_stmt 1 view .LVU282
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined (RCC_PLLCFGR_PLLR)
 957              		.loc 1 542 20 is_stmt 0 view .LVU283
 958 0482 1D4B     		ldr	r3, .L118+4
 959 0484 5B68     		ldr	r3, [r3, #4]
 960              	.LVL69:
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 961              		.loc 1 552 9 is_stmt 1 view .LVU284
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 962              		.loc 1 553 14 is_stmt 0 view .LVU285
 963 0486 03F48001 		and	r1, r3, #4194304
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 964              		.loc 1 553 80 view .LVU286
 965 048a E269     		ldr	r2, [r4, #28]
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 966              		.loc 1 552 64 view .LVU287
 967 048c 9142     		cmp	r1, r2
 968 048e 26D1     		bne	.L82
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 969              		.loc 1 554 14 view .LVU288
 970 0490 03F03F02 		and	r2, r3, #63
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 971              		.loc 1 554 86 view .LVU289
 972 0494 216A     		ldr	r1, [r4, #32]
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR
 973              		.loc 1 553 92 view .LVU290
 974 0496 8A42     		cmp	r2, r1
 975 0498 23D1     		bne	.L83
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 976              		.loc 1 555 79 view .LVU291
 977 049a 616A     		ldr	r1, [r4, #36]
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR
 978              		.loc 1 554 111 view .LVU292
 979 049c 47F6C072 		movw	r2, #32704
 980 04a0 1A40     		ands	r2, r2, r3
 981 04a2 B2EB811F 		cmp	r2, r1, lsl #6
 982 04a6 1ED1     		bne	.L84
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 983              		.loc 1 556 14 view .LVU293
 984 04a8 03F44031 		and	r1, r3, #196608
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
ARM GAS  /tmp/ccCy4puM.s 			page 30


 985              		.loc 1 556 81 view .LVU294
 986 04ac A26A     		ldr	r2, [r4, #40]
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 987              		.loc 1 556 87 view .LVU295
 988 04ae 5208     		lsrs	r2, r2, #1
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 989              		.loc 1 556 94 view .LVU296
 990 04b0 013A     		subs	r2, r2, #1
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U))
 991              		.loc 1 555 111 view .LVU297
 992 04b2 B1EB024F 		cmp	r1, r2, lsl #16
 993 04b6 18D1     		bne	.L85
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 994              		.loc 1 557 14 view .LVU298
 995 04b8 03F07063 		and	r3, r3, #251658240
 996              	.LVL70:
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif
 997              		.loc 1 557 79 view .LVU299
 998 04bc E26A     		ldr	r2, [r4, #44]
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_
 999              		.loc 1 556 126 view .LVU300
 1000 04be B3EB026F 		cmp	r3, r2, lsl #24
 1001 04c2 14D1     		bne	.L86
 1002              		.loc 1 565 10 view .LVU301
 1003 04c4 0020     		movs	r0, #0
 1004 04c6 06E0     		b	.L3
 1005              	.LVL71:
 1006              	.L64:
 1007              	.LCFI2:
 1008              		.cfi_def_cfa_offset 0
 1009              		.cfi_restore 4
 1010              		.cfi_restore 5
 1011              		.cfi_restore 6
 1012              		.cfi_restore 14
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1013              		.loc 1 228 12 view .LVU302
 1014 04c8 0120     		movs	r0, #1
 1015              	.LVL72:
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1016              		.loc 1 566 1 view .LVU303
 1017 04ca 7047     		bx	lr
 1018              	.LVL73:
 1019              	.L96:
 1020              	.LCFI3:
 1021              		.cfi_def_cfa_offset 24
 1022              		.cfi_offset 4, -16
 1023              		.cfi_offset 5, -12
 1024              		.cfi_offset 6, -8
 1025              		.cfi_offset 14, -4
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1026              		.loc 1 244 16 view .LVU304
 1027 04cc 0120     		movs	r0, #1
 1028 04ce 02E0     		b	.L3
 1029              	.L68:
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1030              		.loc 1 297 16 view .LVU305
 1031 04d0 0120     		movs	r0, #1
ARM GAS  /tmp/ccCy4puM.s 			page 31


 1032 04d2 00E0     		b	.L3
 1033              	.L77:
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1034              		.loc 1 565 10 view .LVU306
 1035 04d4 0020     		movs	r0, #0
 1036              	.LVL74:
 1037              	.L3:
 1038              		.loc 1 566 1 view .LVU307
 1039 04d6 02B0     		add	sp, sp, #8
 1040              	.LCFI4:
 1041              		.cfi_remember_state
 1042              		.cfi_def_cfa_offset 16
 1043              		@ sp needed
 1044 04d8 70BD     		pop	{r4, r5, r6, pc}
 1045              	.LVL75:
 1046              	.L81:
 1047              	.LCFI5:
 1048              		.cfi_restore_state
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1049              		.loc 1 537 16 view .LVU308
 1050 04da 0120     		movs	r0, #1
 1051 04dc FBE7     		b	.L3
 1052              	.LVL76:
 1053              	.L82:
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 1054              		.loc 1 560 18 view .LVU309
 1055 04de 0120     		movs	r0, #1
 1056 04e0 F9E7     		b	.L3
 1057              	.L83:
 1058 04e2 0120     		movs	r0, #1
 1059 04e4 F7E7     		b	.L3
 1060              	.L84:
 1061 04e6 0120     		movs	r0, #1
 1062 04e8 F5E7     		b	.L3
 1063              	.L85:
 1064 04ea 0120     		movs	r0, #1
 1065 04ec F3E7     		b	.L3
 1066              	.LVL77:
 1067              	.L86:
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 1068              		.loc 1 560 18 view .LVU310
 1069 04ee 0120     		movs	r0, #1
 1070 04f0 F1E7     		b	.L3
 1071              	.L119:
 1072 04f2 00BF     		.align	2
 1073              	.L118:
 1074 04f4 00700040 		.word	1073770496
 1075 04f8 00380240 		.word	1073887232
 1076 04fc 60004742 		.word	1111949408
 1077 0500 00000000 		.word	.LC0
 1078              		.cfi_endproc
 1079              	.LFE131:
 1081              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 1082              		.align	1
 1083              		.global	HAL_RCC_MCOConfig
 1084              		.syntax unified
 1085              		.thumb
ARM GAS  /tmp/ccCy4puM.s 			page 32


 1086              		.thumb_func
 1087              		.fpu fpv4-sp-d16
 1089              	HAL_RCC_MCOConfig:
 1090              	.LVL78:
 1091              	.LFB133:
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
ARM GAS  /tmp/ccCy4puM.s 			page 33


 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccCy4puM.s 			page 34


 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****      /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccCy4puM.s 			page 35


 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1092              		.loc 1 778 1 is_stmt 1 view -0
 1093              		.cfi_startproc
 1094              		@ args = 0, pretend = 0, frame = 32
 1095              		@ frame_needed = 0, uses_anonymous_args = 0
 1096              		.loc 1 778 1 is_stmt 0 view .LVU312
 1097 0000 70B5     		push	{r4, r5, r6, lr}
 1098              	.LCFI6:
 1099              		.cfi_def_cfa_offset 16
 1100              		.cfi_offset 4, -16
 1101              		.cfi_offset 5, -12
 1102              		.cfi_offset 6, -8
ARM GAS  /tmp/ccCy4puM.s 			page 36


 1103              		.cfi_offset 14, -4
 1104 0002 88B0     		sub	sp, sp, #32
 1105              	.LCFI7:
 1106              		.cfi_def_cfa_offset 48
 1107 0004 0646     		mov	r6, r0
 1108 0006 0D46     		mov	r5, r1
 1109 0008 1446     		mov	r4, r2
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 1110              		.loc 1 779 3 is_stmt 1 view .LVU313
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 1111              		.loc 1 781 3 view .LVU314
 1112 000a 0128     		cmp	r0, #1
 1113 000c 39D8     		bhi	.L128
 1114              	.LVL79:
 1115              	.L121:
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1116              		.loc 1 782 3 view .LVU315
 1117 000e 5CB1     		cbz	r4, .L122
 1118              		.loc 1 782 3 is_stmt 0 discriminator 1 view .LVU316
 1119 0010 B4F1806F 		cmp	r4, #67108864
 1120 0014 08D0     		beq	.L122
 1121              		.loc 1 782 3 discriminator 2 view .LVU317
 1122 0016 B4F1A06F 		cmp	r4, #83886080
 1123 001a 05D0     		beq	.L122
 1124              		.loc 1 782 3 discriminator 3 view .LVU318
 1125 001c B4F1C06F 		cmp	r4, #100663296
 1126 0020 02D0     		beq	.L122
 1127              		.loc 1 782 3 discriminator 4 view .LVU319
 1128 0022 B4F1E06F 		cmp	r4, #117440512
 1129 0026 32D1     		bne	.L129
 1130              	.L122:
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 1131              		.loc 1 784 3 is_stmt 1 view .LVU320
 1132              		.loc 1 784 5 is_stmt 0 view .LVU321
 1133 0028 002E     		cmp	r6, #0
 1134 002a 3CD1     		bne	.L123
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 1135              		.loc 1 786 5 is_stmt 1 view .LVU322
 1136 002c 45B1     		cbz	r5, .L124
 1137              		.loc 1 786 5 is_stmt 0 discriminator 1 view .LVU323
 1138 002e B5F5001F 		cmp	r5, #2097152
 1139 0032 05D0     		beq	.L124
 1140              		.loc 1 786 5 discriminator 2 view .LVU324
 1141 0034 B5F5800F 		cmp	r5, #4194304
 1142 0038 02D0     		beq	.L124
 1143              		.loc 1 786 5 discriminator 3 view .LVU325
 1144 003a B5F5C00F 		cmp	r5, #6291456
 1145 003e 2CD1     		bne	.L130
 1146              	.L124:
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 1147              		.loc 1 789 5 is_stmt 1 view .LVU326
 1148              	.LBB5:
ARM GAS  /tmp/ccCy4puM.s 			page 37


 1149              		.loc 1 789 5 view .LVU327
 1150 0040 0023     		movs	r3, #0
 1151 0042 0193     		str	r3, [sp, #4]
 1152              		.loc 1 789 5 view .LVU328
 1153 0044 304E     		ldr	r6, .L132
 1154              	.LVL80:
 1155              		.loc 1 789 5 is_stmt 0 view .LVU329
 1156 0046 326B     		ldr	r2, [r6, #48]
 1157 0048 42F00102 		orr	r2, r2, #1
 1158 004c 3263     		str	r2, [r6, #48]
 1159              		.loc 1 789 5 is_stmt 1 view .LVU330
 1160 004e 326B     		ldr	r2, [r6, #48]
 1161 0050 02F00102 		and	r2, r2, #1
 1162 0054 0192     		str	r2, [sp, #4]
 1163              		.loc 1 789 5 view .LVU331
 1164 0056 019A     		ldr	r2, [sp, #4]
 1165              	.LBE5:
 1166              		.loc 1 789 5 view .LVU332
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 1167              		.loc 1 792 5 view .LVU333
 1168              		.loc 1 792 25 is_stmt 0 view .LVU334
 1169 0058 4FF48072 		mov	r2, #256
 1170 005c 0392     		str	r2, [sp, #12]
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1171              		.loc 1 793 5 is_stmt 1 view .LVU335
 1172              		.loc 1 793 26 is_stmt 0 view .LVU336
 1173 005e 0222     		movs	r2, #2
 1174 0060 0492     		str	r2, [sp, #16]
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1175              		.loc 1 794 5 is_stmt 1 view .LVU337
 1176              		.loc 1 794 27 is_stmt 0 view .LVU338
 1177 0062 0322     		movs	r2, #3
 1178 0064 0692     		str	r2, [sp, #24]
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1179              		.loc 1 795 5 is_stmt 1 view .LVU339
 1180              		.loc 1 795 26 is_stmt 0 view .LVU340
 1181 0066 0593     		str	r3, [sp, #20]
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1182              		.loc 1 796 5 is_stmt 1 view .LVU341
 1183              		.loc 1 796 31 is_stmt 0 view .LVU342
 1184 0068 0793     		str	r3, [sp, #28]
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 1185              		.loc 1 797 5 is_stmt 1 view .LVU343
 1186 006a 03A9     		add	r1, sp, #12
 1187 006c 2748     		ldr	r0, .L132+4
 1188 006e FFF7FEFF 		bl	HAL_GPIO_Init
 1189              	.LVL81:
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 1190              		.loc 1 800 5 view .LVU344
 1191 0072 B368     		ldr	r3, [r6, #8]
 1192 0074 23F0EC63 		bic	r3, r3, #123731968
 1193 0078 2C43     		orrs	r4, r4, r5
 1194              	.LVL82:
ARM GAS  /tmp/ccCy4puM.s 			page 38


 1195              		.loc 1 800 5 is_stmt 0 view .LVU345
 1196 007a 1C43     		orrs	r4, r4, r3
 1197 007c B460     		str	r4, [r6, #8]
 1198              	.L120:
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1199              		.loc 1 832 1 view .LVU346
 1200 007e 08B0     		add	sp, sp, #32
 1201              	.LCFI8:
 1202              		.cfi_remember_state
 1203              		.cfi_def_cfa_offset 16
 1204              		@ sp needed
 1205 0080 70BD     		pop	{r4, r5, r6, pc}
 1206              	.LVL83:
 1207              	.L128:
 1208              	.LCFI9:
 1209              		.cfi_restore_state
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1210              		.loc 1 781 3 discriminator 1 view .LVU347
 1211 0082 40F20D31 		movw	r1, #781
 1212              	.LVL84:
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1213              		.loc 1 781 3 discriminator 1 view .LVU348
 1214 0086 2248     		ldr	r0, .L132+8
 1215              	.LVL85:
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1216              		.loc 1 781 3 discriminator 1 view .LVU349
ARM GAS  /tmp/ccCy4puM.s 			page 39


 1217 0088 FFF7FEFF 		bl	assert_failed
 1218              	.LVL86:
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 1219              		.loc 1 781 3 discriminator 1 view .LVU350
 1220 008c BFE7     		b	.L121
 1221              	.L129:
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 1222              		.loc 1 782 3 discriminator 5 view .LVU351
 1223 008e 40F20E31 		movw	r1, #782
 1224 0092 1F48     		ldr	r0, .L132+8
 1225 0094 FFF7FEFF 		bl	assert_failed
 1226              	.LVL87:
 1227 0098 C6E7     		b	.L122
 1228              	.L130:
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1229              		.loc 1 786 5 discriminator 4 view .LVU352
 1230 009a 40F21231 		movw	r1, #786
 1231 009e 1C48     		ldr	r0, .L132+8
 1232 00a0 FFF7FEFF 		bl	assert_failed
 1233              	.LVL88:
 1234 00a4 CCE7     		b	.L124
 1235              	.L123:
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1236              		.loc 1 810 5 is_stmt 1 view .LVU353
 1237 00a6 45B1     		cbz	r5, .L126
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1238              		.loc 1 810 5 is_stmt 0 discriminator 1 view .LVU354
 1239 00a8 B5F1804F 		cmp	r5, #1073741824
 1240 00ac 05D0     		beq	.L126
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1241              		.loc 1 810 5 discriminator 2 view .LVU355
 1242 00ae B5F1004F 		cmp	r5, #-2147483648
 1243 00b2 02D0     		beq	.L126
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1244              		.loc 1 810 5 discriminator 3 view .LVU356
 1245 00b4 B5F1404F 		cmp	r5, #-1073741824
 1246 00b8 20D1     		bne	.L131
 1247              	.L126:
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1248              		.loc 1 813 5 is_stmt 1 view .LVU357
 1249              	.LBB6:
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1250              		.loc 1 813 5 view .LVU358
 1251 00ba 0023     		movs	r3, #0
 1252 00bc 0293     		str	r3, [sp, #8]
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1253              		.loc 1 813 5 view .LVU359
 1254 00be 124E     		ldr	r6, .L132
 1255              	.LVL89:
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1256              		.loc 1 813 5 is_stmt 0 view .LVU360
 1257 00c0 326B     		ldr	r2, [r6, #48]
 1258 00c2 42F00402 		orr	r2, r2, #4
 1259 00c6 3263     		str	r2, [r6, #48]
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1260              		.loc 1 813 5 is_stmt 1 view .LVU361
 1261 00c8 326B     		ldr	r2, [r6, #48]
ARM GAS  /tmp/ccCy4puM.s 			page 40


 1262 00ca 02F00402 		and	r2, r2, #4
 1263 00ce 0292     		str	r2, [sp, #8]
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1264              		.loc 1 813 5 view .LVU362
 1265 00d0 029A     		ldr	r2, [sp, #8]
 1266              	.LBE6:
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1267              		.loc 1 813 5 view .LVU363
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1268              		.loc 1 816 5 view .LVU364
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1269              		.loc 1 816 25 is_stmt 0 view .LVU365
 1270 00d2 4FF40072 		mov	r2, #512
 1271 00d6 0392     		str	r2, [sp, #12]
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1272              		.loc 1 817 5 is_stmt 1 view .LVU366
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1273              		.loc 1 817 26 is_stmt 0 view .LVU367
 1274 00d8 0222     		movs	r2, #2
 1275 00da 0492     		str	r2, [sp, #16]
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1276              		.loc 1 818 5 is_stmt 1 view .LVU368
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1277              		.loc 1 818 27 is_stmt 0 view .LVU369
 1278 00dc 0322     		movs	r2, #3
 1279 00de 0692     		str	r2, [sp, #24]
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1280              		.loc 1 819 5 is_stmt 1 view .LVU370
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 1281              		.loc 1 819 26 is_stmt 0 view .LVU371
 1282 00e0 0593     		str	r3, [sp, #20]
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1283              		.loc 1 820 5 is_stmt 1 view .LVU372
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 1284              		.loc 1 820 31 is_stmt 0 view .LVU373
 1285 00e2 0793     		str	r3, [sp, #28]
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1286              		.loc 1 821 5 is_stmt 1 view .LVU374
 1287 00e4 03A9     		add	r1, sp, #12
 1288 00e6 0B48     		ldr	r0, .L132+12
 1289 00e8 FFF7FEFF 		bl	HAL_GPIO_Init
 1290              	.LVL90:
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1291              		.loc 1 824 5 view .LVU375
 1292 00ec B268     		ldr	r2, [r6, #8]
 1293 00ee 22F07842 		bic	r2, r2, #-134217728
 1294 00f2 45EAC404 		orr	r4, r5, r4, lsl #3
 1295              	.LVL91:
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1296              		.loc 1 824 5 is_stmt 0 view .LVU376
 1297 00f6 1443     		orrs	r4, r4, r2
 1298 00f8 B460     		str	r4, [r6, #8]
 1299              		.loc 1 832 1 view .LVU377
 1300 00fa C0E7     		b	.L120
 1301              	.LVL92:
 1302              	.L131:
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccCy4puM.s 			page 41


 1303              		.loc 1 810 5 discriminator 4 view .LVU378
 1304 00fc 40F22A31 		movw	r1, #810
 1305 0100 0348     		ldr	r0, .L132+8
 1306 0102 FFF7FEFF 		bl	assert_failed
 1307              	.LVL93:
 1308 0106 D8E7     		b	.L126
 1309              	.L133:
 1310              		.align	2
 1311              	.L132:
 1312 0108 00380240 		.word	1073887232
 1313 010c 00000240 		.word	1073872896
 1314 0110 00000000 		.word	.LC0
 1315 0114 00080240 		.word	1073874944
 1316              		.cfi_endproc
 1317              	.LFE133:
 1319              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1320              		.align	1
 1321              		.global	HAL_RCC_EnableCSS
 1322              		.syntax unified
 1323              		.thumb
 1324              		.thumb_func
 1325              		.fpu fpv4-sp-d16
 1327              	HAL_RCC_EnableCSS:
 1328              	.LFB134:
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1329              		.loc 1 844 1 is_stmt 1 view -0
 1330              		.cfi_startproc
 1331              		@ args = 0, pretend = 0, frame = 0
 1332              		@ frame_needed = 0, uses_anonymous_args = 0
 1333              		@ link register save eliminated.
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1334              		.loc 1 845 3 view .LVU380
 1335              		.loc 1 845 38 is_stmt 0 view .LVU381
 1336 0000 014B     		ldr	r3, .L135
 1337 0002 0122     		movs	r2, #1
 1338 0004 1A60     		str	r2, [r3]
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1339              		.loc 1 846 1 view .LVU382
 1340 0006 7047     		bx	lr
 1341              	.L136:
 1342              		.align	2
 1343              	.L135:
 1344 0008 4C004742 		.word	1111949388
 1345              		.cfi_endproc
 1346              	.LFE134:
 1348              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
ARM GAS  /tmp/ccCy4puM.s 			page 42


 1349              		.align	1
 1350              		.global	HAL_RCC_DisableCSS
 1351              		.syntax unified
 1352              		.thumb
 1353              		.thumb_func
 1354              		.fpu fpv4-sp-d16
 1356              	HAL_RCC_DisableCSS:
 1357              	.LFB135:
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1358              		.loc 1 853 1 is_stmt 1 view -0
 1359              		.cfi_startproc
 1360              		@ args = 0, pretend = 0, frame = 0
 1361              		@ frame_needed = 0, uses_anonymous_args = 0
 1362              		@ link register save eliminated.
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1363              		.loc 1 854 3 view .LVU384
 1364              		.loc 1 854 38 is_stmt 0 view .LVU385
 1365 0000 014B     		ldr	r3, .L138
 1366 0002 0022     		movs	r2, #0
 1367 0004 1A60     		str	r2, [r3]
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1368              		.loc 1 855 1 view .LVU386
 1369 0006 7047     		bx	lr
 1370              	.L139:
 1371              		.align	2
 1372              	.L138:
 1373 0008 4C004742 		.word	1111949388
 1374              		.cfi_endproc
 1375              	.LFE135:
 1377              		.global	__aeabi_uldivmod
 1378              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1379              		.align	1
 1380              		.weak	HAL_RCC_GetSysClockFreq
 1381              		.syntax unified
 1382              		.thumb
 1383              		.thumb_func
 1384              		.fpu fpv4-sp-d16
 1386              	HAL_RCC_GetSysClockFreq:
 1387              	.LFB136:
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
ARM GAS  /tmp/ccCy4puM.s 			page 43


 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1388              		.loc 1 888 1 is_stmt 1 view -0
 1389              		.cfi_startproc
 1390              		@ args = 0, pretend = 0, frame = 0
 1391              		@ frame_needed = 0, uses_anonymous_args = 0
 1392 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1393              	.LCFI10:
 1394              		.cfi_def_cfa_offset 24
 1395              		.cfi_offset 3, -24
 1396              		.cfi_offset 4, -20
 1397              		.cfi_offset 5, -16
 1398              		.cfi_offset 6, -12
 1399              		.cfi_offset 7, -8
 1400              		.cfi_offset 14, -4
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 1401              		.loc 1 889 3 view .LVU388
 1402              	.LVL94:
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1403              		.loc 1 890 3 view .LVU389
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1404              		.loc 1 893 3 view .LVU390
 1405              		.loc 1 893 14 is_stmt 0 view .LVU391
 1406 0002 2F4B     		ldr	r3, .L147
 1407 0004 9B68     		ldr	r3, [r3, #8]
 1408              		.loc 1 893 21 view .LVU392
 1409 0006 03F00C03 		and	r3, r3, #12
 1410              		.loc 1 893 3 view .LVU393
 1411 000a 042B     		cmp	r3, #4
 1412 000c 53D0     		beq	.L144
 1413 000e 082B     		cmp	r3, #8
 1414 0010 53D1     		bne	.L145
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
ARM GAS  /tmp/ccCy4puM.s 			page 44


 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        break;
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1415              		.loc 1 909 7 is_stmt 1 view .LVU394
 1416              		.loc 1 909 17 is_stmt 0 view .LVU395
 1417 0012 2B4B     		ldr	r3, .L147
 1418 0014 5A68     		ldr	r2, [r3, #4]
 1419              		.loc 1 909 12 view .LVU396
 1420 0016 02F03F02 		and	r2, r2, #63
 1421              	.LVL95:
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1422              		.loc 1 910 7 is_stmt 1 view .LVU397
 1423              		.loc 1 910 10 is_stmt 0 view .LVU398
 1424 001a 5B68     		ldr	r3, [r3, #4]
 1425              		.loc 1 910 9 view .LVU399
 1426 001c 13F4800F 		tst	r3, #4194304
 1427 0020 28D0     		beq	.L142
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1428              		.loc 1 913 9 is_stmt 1 view .LVU400
 1429              		.loc 1 913 72 is_stmt 0 view .LVU401
 1430 0022 274B     		ldr	r3, .L147
 1431 0024 5B68     		ldr	r3, [r3, #4]
 1432              		.loc 1 913 56 view .LVU402
 1433 0026 C3F38813 		ubfx	r3, r3, #6, #9
 1434              		.loc 1 913 53 view .LVU403
 1435 002a 5801     		lsls	r0, r3, #5
 1436 002c 0021     		movs	r1, #0
 1437 002e C01A     		subs	r0, r0, r3
 1438 0030 61F10001 		sbc	r1, r1, #0
 1439 0034 8E01     		lsls	r6, r1, #6
 1440 0036 46EA9066 		orr	r6, r6, r0, lsr #26
 1441 003a 8701     		lsls	r7, r0, #6
 1442 003c 3C1A     		subs	r4, r7, r0
 1443 003e 66EB0105 		sbc	r5, r6, r1
 1444 0042 E900     		lsls	r1, r5, #3
 1445 0044 41EA5471 		orr	r1, r1, r4, lsr #29
 1446 0048 E000     		lsls	r0, r4, #3
 1447 004a C018     		adds	r0, r0, r3
 1448 004c 41F10001 		adc	r1, r1, #0
 1449 0050 4B02     		lsls	r3, r1, #9
 1450 0052 43EAD053 		orr	r3, r3, r0, lsr #23
 1451 0056 4402     		lsls	r4, r0, #9
 1452 0058 2046     		mov	r0, r4
 1453 005a 1946     		mov	r1, r3
 1454              		.loc 1 913 130 view .LVU404
 1455 005c 0023     		movs	r3, #0
ARM GAS  /tmp/ccCy4puM.s 			page 45


 1456 005e FFF7FEFF 		bl	__aeabi_uldivmod
 1457              	.LVL96:
 1458              	.L143:
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 1459              		.loc 1 920 7 is_stmt 1 view .LVU405
 1460              		.loc 1 920 21 is_stmt 0 view .LVU406
 1461 0062 174B     		ldr	r3, .L147
 1462 0064 5B68     		ldr	r3, [r3, #4]
 1463              		.loc 1 920 51 view .LVU407
 1464 0066 C3F30143 		ubfx	r3, r3, #16, #2
 1465              		.loc 1 920 76 view .LVU408
 1466 006a 0133     		adds	r3, r3, #1
 1467              		.loc 1 920 12 view .LVU409
 1468 006c 5B00     		lsls	r3, r3, #1
 1469              	.LVL97:
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco/pllp;
 1470              		.loc 1 922 7 is_stmt 1 view .LVU410
 1471              		.loc 1 922 20 is_stmt 0 view .LVU411
 1472 006e B0FBF3F0 		udiv	r0, r0, r3
 1473              	.LVL98:
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1474              		.loc 1 923 7 is_stmt 1 view .LVU412
 1475 0072 23E0     		b	.L140
 1476              	.LVL99:
 1477              	.L142:
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1478              		.loc 1 918 9 view .LVU413
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1479              		.loc 1 918 72 is_stmt 0 view .LVU414
 1480 0074 124B     		ldr	r3, .L147
 1481 0076 5B68     		ldr	r3, [r3, #4]
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1482              		.loc 1 918 56 view .LVU415
 1483 0078 C3F38813 		ubfx	r3, r3, #6, #9
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1484              		.loc 1 918 53 view .LVU416
 1485 007c 5C01     		lsls	r4, r3, #5
 1486 007e 0025     		movs	r5, #0
 1487 0080 E41A     		subs	r4, r4, r3
 1488 0082 65F10005 		sbc	r5, r5, #0
 1489 0086 AE01     		lsls	r6, r5, #6
 1490 0088 46EA9466 		orr	r6, r6, r4, lsr #26
 1491 008c A701     		lsls	r7, r4, #6
 1492 008e 381B     		subs	r0, r7, r4
 1493 0090 66EB0501 		sbc	r1, r6, r5
 1494 0094 CC00     		lsls	r4, r1, #3
 1495 0096 44EA5074 		orr	r4, r4, r0, lsr #29
 1496 009a C500     		lsls	r5, r0, #3
 1497 009c E818     		adds	r0, r5, r3
 1498 009e 44F10001 		adc	r1, r4, #0
ARM GAS  /tmp/ccCy4puM.s 			page 46


 1499 00a2 8B02     		lsls	r3, r1, #10
 1500 00a4 43EA9053 		orr	r3, r3, r0, lsr #22
 1501 00a8 8402     		lsls	r4, r0, #10
 1502 00aa 2046     		mov	r0, r4
 1503 00ac 1946     		mov	r1, r3
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1504              		.loc 1 918 130 view .LVU417
 1505 00ae 0023     		movs	r3, #0
 1506 00b0 FFF7FEFF 		bl	__aeabi_uldivmod
 1507              	.LVL100:
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1508              		.loc 1 918 130 view .LVU418
 1509 00b4 D5E7     		b	.L143
 1510              	.LVL101:
 1511              	.L144:
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1512              		.loc 1 902 20 view .LVU419
 1513 00b6 0348     		ldr	r0, .L147+4
 1514 00b8 00E0     		b	.L140
 1515              	.L145:
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1516              		.loc 1 893 3 view .LVU420
 1517 00ba 0348     		ldr	r0, .L147+8
 1518              	.LVL102:
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     default:
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 1519              		.loc 1 931 3 is_stmt 1 view .LVU421
 1520              	.L140:
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1521              		.loc 1 932 1 is_stmt 0 view .LVU422
 1522 00bc F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1523              	.L148:
 1524 00be 00BF     		.align	2
 1525              	.L147:
 1526 00c0 00380240 		.word	1073887232
 1527 00c4 00127A00 		.word	8000000
 1528 00c8 0024F400 		.word	16000000
 1529              		.cfi_endproc
 1530              	.LFE136:
 1532              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1533              		.align	1
 1534              		.global	HAL_RCC_ClockConfig
 1535              		.syntax unified
 1536              		.thumb
 1537              		.thumb_func
 1538              		.fpu fpv4-sp-d16
 1540              	HAL_RCC_ClockConfig:
 1541              	.LVL103:
 1542              	.LFB132:
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1543              		.loc 1 594 1 is_stmt 1 view -0
ARM GAS  /tmp/ccCy4puM.s 			page 47


 1544              		.cfi_startproc
 1545              		@ args = 0, pretend = 0, frame = 0
 1546              		@ frame_needed = 0, uses_anonymous_args = 0
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1547              		.loc 1 595 3 view .LVU424
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1548              		.loc 1 598 3 view .LVU425
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1549              		.loc 1 598 5 is_stmt 0 view .LVU426
 1550 0000 0028     		cmp	r0, #0
 1551 0002 00F0F780 		beq	.L170
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1552              		.loc 1 594 1 view .LVU427
 1553 0006 70B5     		push	{r4, r5, r6, lr}
 1554              	.LCFI11:
 1555              		.cfi_def_cfa_offset 16
 1556              		.cfi_offset 4, -16
 1557              		.cfi_offset 5, -12
 1558              		.cfi_offset 6, -8
 1559              		.cfi_offset 14, -4
 1560 0008 0D46     		mov	r5, r1
 1561 000a 0446     		mov	r4, r0
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1562              		.loc 1 604 3 is_stmt 1 view .LVU428
 1563 000c 0368     		ldr	r3, [r0]
 1564 000e 013B     		subs	r3, r3, #1
 1565 0010 0E2B     		cmp	r3, #14
 1566 0012 6BD8     		bhi	.L181
 1567              	.LVL104:
 1568              	.L151:
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1569              		.loc 1 605 3 view .LVU429
 1570 0014 072D     		cmp	r5, #7
 1571 0016 6FD8     		bhi	.L182
 1572              	.L152:
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1573              		.loc 1 612 3 view .LVU430
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1574              		.loc 1 612 17 is_stmt 0 view .LVU431
 1575 0018 7A4B     		ldr	r3, .L189
 1576 001a 1B68     		ldr	r3, [r3]
 1577 001c 03F00703 		and	r3, r3, #7
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1578              		.loc 1 612 5 view .LVU432
 1579 0020 AB42     		cmp	r3, r5
 1580 0022 08D2     		bcs	.L153
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1581              		.loc 1 615 5 is_stmt 1 view .LVU433
 1582 0024 EBB2     		uxtb	r3, r5
 1583 0026 774A     		ldr	r2, .L189
 1584 0028 1370     		strb	r3, [r2]
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1585              		.loc 1 619 5 view .LVU434
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1586              		.loc 1 619 8 is_stmt 0 view .LVU435
 1587 002a 1368     		ldr	r3, [r2]
 1588 002c 03F00703 		and	r3, r3, #7
ARM GAS  /tmp/ccCy4puM.s 			page 48


 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1589              		.loc 1 619 7 view .LVU436
 1590 0030 AB42     		cmp	r3, r5
 1591 0032 40F0E180 		bne	.L171
 1592              	.L153:
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1593              		.loc 1 626 3 is_stmt 1 view .LVU437
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1594              		.loc 1 626 25 is_stmt 0 view .LVU438
 1595 0036 2368     		ldr	r3, [r4]
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1596              		.loc 1 626 5 view .LVU439
 1597 0038 13F0020F 		tst	r3, #2
 1598 003c 29D0     		beq	.L154
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1599              		.loc 1 630 5 is_stmt 1 view .LVU440
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1600              		.loc 1 630 7 is_stmt 0 view .LVU441
 1601 003e 13F0040F 		tst	r3, #4
 1602 0042 04D0     		beq	.L155
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1603              		.loc 1 632 7 is_stmt 1 view .LVU442
 1604 0044 704A     		ldr	r2, .L189+4
 1605 0046 9368     		ldr	r3, [r2, #8]
 1606 0048 43F4E053 		orr	r3, r3, #7168
 1607 004c 9360     		str	r3, [r2, #8]
 1608              	.L155:
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1609              		.loc 1 635 5 view .LVU443
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1610              		.loc 1 635 27 is_stmt 0 view .LVU444
 1611 004e 2368     		ldr	r3, [r4]
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1612              		.loc 1 635 7 view .LVU445
 1613 0050 13F0080F 		tst	r3, #8
 1614 0054 04D0     		beq	.L156
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1615              		.loc 1 637 7 is_stmt 1 view .LVU446
 1616 0056 6C4A     		ldr	r2, .L189+4
 1617 0058 9368     		ldr	r3, [r2, #8]
 1618 005a 43F46043 		orr	r3, r3, #57344
 1619 005e 9360     		str	r3, [r2, #8]
 1620              	.L156:
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1621              		.loc 1 640 5 view .LVU447
 1622 0060 A368     		ldr	r3, [r4, #8]
 1623 0062 7BB1     		cbz	r3, .L157
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1624              		.loc 1 640 5 is_stmt 0 discriminator 1 view .LVU448
 1625 0064 802B     		cmp	r3, #128
 1626 0066 0DD0     		beq	.L157
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1627              		.loc 1 640 5 discriminator 2 view .LVU449
 1628 0068 902B     		cmp	r3, #144
 1629 006a 0BD0     		beq	.L157
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1630              		.loc 1 640 5 discriminator 3 view .LVU450
ARM GAS  /tmp/ccCy4puM.s 			page 49


 1631 006c A02B     		cmp	r3, #160
 1632 006e 09D0     		beq	.L157
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1633              		.loc 1 640 5 discriminator 4 view .LVU451
 1634 0070 B02B     		cmp	r3, #176
 1635 0072 07D0     		beq	.L157
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1636              		.loc 1 640 5 discriminator 5 view .LVU452
 1637 0074 C02B     		cmp	r3, #192
 1638 0076 05D0     		beq	.L157
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1639              		.loc 1 640 5 discriminator 6 view .LVU453
 1640 0078 D02B     		cmp	r3, #208
 1641 007a 03D0     		beq	.L157
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1642              		.loc 1 640 5 discriminator 7 view .LVU454
 1643 007c E02B     		cmp	r3, #224
 1644 007e 01D0     		beq	.L157
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1645              		.loc 1 640 5 discriminator 8 view .LVU455
 1646 0080 F02B     		cmp	r3, #240
 1647 0082 3FD1     		bne	.L183
 1648              	.L157:
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1649              		.loc 1 641 5 is_stmt 1 view .LVU456
 1650 0084 604A     		ldr	r2, .L189+4
 1651 0086 9368     		ldr	r3, [r2, #8]
 1652 0088 23F0F003 		bic	r3, r3, #240
 1653 008c A168     		ldr	r1, [r4, #8]
 1654 008e 0B43     		orrs	r3, r3, r1
 1655 0090 9360     		str	r3, [r2, #8]
 1656              	.L154:
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1657              		.loc 1 645 3 view .LVU457
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1658              		.loc 1 645 25 is_stmt 0 view .LVU458
 1659 0092 2368     		ldr	r3, [r4]
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1660              		.loc 1 645 5 view .LVU459
 1661 0094 13F0010F 		tst	r3, #1
 1662 0098 4ED0     		beq	.L158
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1663              		.loc 1 647 5 is_stmt 1 view .LVU460
 1664 009a 6368     		ldr	r3, [r4, #4]
 1665 009c 032B     		cmp	r3, #3
 1666 009e 37D8     		bhi	.L184
 1667              	.L159:
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1668              		.loc 1 650 5 view .LVU461
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1669              		.loc 1 650 25 is_stmt 0 view .LVU462
 1670 00a0 6368     		ldr	r3, [r4, #4]
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1671              		.loc 1 650 7 view .LVU463
 1672 00a2 012B     		cmp	r3, #1
 1673 00a4 3AD0     		beq	.L185
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
ARM GAS  /tmp/ccCy4puM.s 			page 50


 1674              		.loc 1 659 10 is_stmt 1 view .LVU464
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1675              		.loc 1 659 76 is_stmt 0 view .LVU465
 1676 00a6 9A1E     		subs	r2, r3, #2
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1677              		.loc 1 659 12 view .LVU466
 1678 00a8 012A     		cmp	r2, #1
 1679 00aa 3ED9     		bls	.L186
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1680              		.loc 1 672 7 is_stmt 1 view .LVU467
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1681              		.loc 1 672 10 is_stmt 0 view .LVU468
 1682 00ac 564A     		ldr	r2, .L189+4
 1683 00ae 1268     		ldr	r2, [r2]
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1684              		.loc 1 672 9 view .LVU469
 1685 00b0 12F0020F 		tst	r2, #2
 1686 00b4 00F0A280 		beq	.L174
 1687              	.L161:
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1688              		.loc 1 678 5 is_stmt 1 view .LVU470
 1689 00b8 5349     		ldr	r1, .L189+4
 1690 00ba 8A68     		ldr	r2, [r1, #8]
 1691 00bc 22F00302 		bic	r2, r2, #3
 1692 00c0 1343     		orrs	r3, r3, r2
 1693 00c2 8B60     		str	r3, [r1, #8]
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1694              		.loc 1 681 5 view .LVU471
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1695              		.loc 1 681 17 is_stmt 0 view .LVU472
 1696 00c4 FFF7FEFF 		bl	HAL_GetTick
 1697              	.LVL105:
 1698 00c8 0646     		mov	r6, r0
 1699              	.LVL106:
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1700              		.loc 1 683 5 is_stmt 1 view .LVU473
 1701              	.L163:
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1702              		.loc 1 683 11 view .LVU474
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1703              		.loc 1 683 12 is_stmt 0 view .LVU475
 1704 00ca 4F4B     		ldr	r3, .L189+4
 1705 00cc 9B68     		ldr	r3, [r3, #8]
 1706 00ce 03F00C03 		and	r3, r3, #12
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1707              		.loc 1 683 63 view .LVU476
 1708 00d2 6268     		ldr	r2, [r4, #4]
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1709              		.loc 1 683 11 view .LVU477
 1710 00d4 B3EB820F 		cmp	r3, r2, lsl #2
 1711 00d8 2ED0     		beq	.L158
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1712              		.loc 1 685 7 is_stmt 1 view .LVU478
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1713              		.loc 1 685 12 is_stmt 0 view .LVU479
 1714 00da FFF7FEFF 		bl	HAL_GetTick
 1715              	.LVL107:
ARM GAS  /tmp/ccCy4puM.s 			page 51


 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1716              		.loc 1 685 26 view .LVU480
 1717 00de 801B     		subs	r0, r0, r6
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1718              		.loc 1 685 10 view .LVU481
 1719 00e0 41F28833 		movw	r3, #5000
 1720 00e4 9842     		cmp	r0, r3
 1721 00e6 F0D9     		bls	.L163
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1722              		.loc 1 687 16 view .LVU482
 1723 00e8 0320     		movs	r0, #3
 1724 00ea 76E0     		b	.L150
 1725              	.LVL108:
 1726              	.L181:
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1727              		.loc 1 604 3 discriminator 1 view .LVU483
 1728 00ec 4FF41771 		mov	r1, #604
 1729              	.LVL109:
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1730              		.loc 1 604 3 discriminator 1 view .LVU484
 1731 00f0 4648     		ldr	r0, .L189+8
 1732              	.LVL110:
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1733              		.loc 1 604 3 discriminator 1 view .LVU485
 1734 00f2 FFF7FEFF 		bl	assert_failed
 1735              	.LVL111:
 1736 00f6 8DE7     		b	.L151
 1737              	.L182:
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1738              		.loc 1 605 3 discriminator 1 view .LVU486
 1739 00f8 40F25D21 		movw	r1, #605
 1740 00fc 4348     		ldr	r0, .L189+8
 1741 00fe FFF7FEFF 		bl	assert_failed
 1742              	.LVL112:
 1743 0102 89E7     		b	.L152
 1744              	.L183:
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1745              		.loc 1 640 5 discriminator 9 view .LVU487
 1746 0104 4FF42071 		mov	r1, #640
 1747 0108 4048     		ldr	r0, .L189+8
 1748 010a FFF7FEFF 		bl	assert_failed
 1749              	.LVL113:
 1750 010e B9E7     		b	.L157
 1751              	.L184:
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1752              		.loc 1 647 5 discriminator 1 view .LVU488
 1753 0110 40F28721 		movw	r1, #647
 1754 0114 3D48     		ldr	r0, .L189+8
 1755 0116 FFF7FEFF 		bl	assert_failed
 1756              	.LVL114:
 1757 011a C1E7     		b	.L159
 1758              	.L185:
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1759              		.loc 1 653 7 is_stmt 1 view .LVU489
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1760              		.loc 1 653 10 is_stmt 0 view .LVU490
 1761 011c 3A4A     		ldr	r2, .L189+4
ARM GAS  /tmp/ccCy4puM.s 			page 52


 1762 011e 1268     		ldr	r2, [r2]
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1763              		.loc 1 653 9 view .LVU491
 1764 0120 12F4003F 		tst	r2, #131072
 1765 0124 C8D1     		bne	.L161
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1766              		.loc 1 655 16 view .LVU492
 1767 0126 0120     		movs	r0, #1
 1768 0128 57E0     		b	.L150
 1769              	.L186:
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1770              		.loc 1 663 7 is_stmt 1 view .LVU493
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1771              		.loc 1 663 10 is_stmt 0 view .LVU494
 1772 012a 374A     		ldr	r2, .L189+4
 1773 012c 1268     		ldr	r2, [r2]
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1774              		.loc 1 663 9 view .LVU495
 1775 012e 12F0007F 		tst	r2, #33554432
 1776 0132 C1D1     		bne	.L161
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1777              		.loc 1 665 16 view .LVU496
 1778 0134 0120     		movs	r0, #1
 1779 0136 50E0     		b	.L150
 1780              	.L158:
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1781              		.loc 1 693 3 is_stmt 1 view .LVU497
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1782              		.loc 1 693 17 is_stmt 0 view .LVU498
 1783 0138 324B     		ldr	r3, .L189
 1784 013a 1B68     		ldr	r3, [r3]
 1785 013c 03F00703 		and	r3, r3, #7
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1786              		.loc 1 693 5 view .LVU499
 1787 0140 AB42     		cmp	r3, r5
 1788 0142 07D9     		bls	.L165
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1789              		.loc 1 696 5 is_stmt 1 view .LVU500
 1790 0144 EAB2     		uxtb	r2, r5
 1791 0146 2F4B     		ldr	r3, .L189
 1792 0148 1A70     		strb	r2, [r3]
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1793              		.loc 1 700 5 view .LVU501
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1794              		.loc 1 700 8 is_stmt 0 view .LVU502
 1795 014a 1B68     		ldr	r3, [r3]
 1796 014c 03F00703 		and	r3, r3, #7
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1797              		.loc 1 700 7 view .LVU503
 1798 0150 AB42     		cmp	r3, r5
 1799 0152 55D1     		bne	.L176
 1800              	.L165:
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1801              		.loc 1 707 3 is_stmt 1 view .LVU504
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1802              		.loc 1 707 25 is_stmt 0 view .LVU505
 1803 0154 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccCy4puM.s 			page 53


 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1804              		.loc 1 707 5 view .LVU506
 1805 0156 13F0040F 		tst	r3, #4
 1806 015a 14D0     		beq	.L166
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1807              		.loc 1 709 5 is_stmt 1 view .LVU507
 1808 015c E368     		ldr	r3, [r4, #12]
 1809 015e 5BB1     		cbz	r3, .L167
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1810              		.loc 1 709 5 is_stmt 0 discriminator 1 view .LVU508
 1811 0160 B3F5805F 		cmp	r3, #4096
 1812 0164 08D0     		beq	.L167
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1813              		.loc 1 709 5 discriminator 2 view .LVU509
 1814 0166 B3F5A05F 		cmp	r3, #5120
 1815 016a 05D0     		beq	.L167
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1816              		.loc 1 709 5 discriminator 3 view .LVU510
 1817 016c B3F5C05F 		cmp	r3, #6144
 1818 0170 02D0     		beq	.L167
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1819              		.loc 1 709 5 discriminator 4 view .LVU511
 1820 0172 B3F5E05F 		cmp	r3, #7168
 1821 0176 31D1     		bne	.L187
 1822              	.L167:
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1823              		.loc 1 710 5 is_stmt 1 view .LVU512
 1824 0178 234A     		ldr	r2, .L189+4
 1825 017a 9368     		ldr	r3, [r2, #8]
 1826 017c 23F4E053 		bic	r3, r3, #7168
 1827 0180 E168     		ldr	r1, [r4, #12]
 1828 0182 0B43     		orrs	r3, r3, r1
 1829 0184 9360     		str	r3, [r2, #8]
 1830              	.L166:
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1831              		.loc 1 714 3 view .LVU513
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1832              		.loc 1 714 25 is_stmt 0 view .LVU514
 1833 0186 2368     		ldr	r3, [r4]
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1834              		.loc 1 714 5 view .LVU515
 1835 0188 13F0080F 		tst	r3, #8
 1836 018c 15D0     		beq	.L168
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1837              		.loc 1 716 5 is_stmt 1 view .LVU516
 1838 018e 2369     		ldr	r3, [r4, #16]
 1839 0190 5BB1     		cbz	r3, .L169
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1840              		.loc 1 716 5 is_stmt 0 discriminator 1 view .LVU517
 1841 0192 B3F5805F 		cmp	r3, #4096
 1842 0196 08D0     		beq	.L169
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1843              		.loc 1 716 5 discriminator 2 view .LVU518
 1844 0198 B3F5A05F 		cmp	r3, #5120
 1845 019c 05D0     		beq	.L169
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1846              		.loc 1 716 5 discriminator 3 view .LVU519
ARM GAS  /tmp/ccCy4puM.s 			page 54


 1847 019e B3F5C05F 		cmp	r3, #6144
 1848 01a2 02D0     		beq	.L169
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1849              		.loc 1 716 5 discriminator 4 view .LVU520
 1850 01a4 B3F5E05F 		cmp	r3, #7168
 1851 01a8 1ED1     		bne	.L188
 1852              	.L169:
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1853              		.loc 1 717 5 is_stmt 1 view .LVU521
 1854 01aa 174A     		ldr	r2, .L189+4
 1855 01ac 9368     		ldr	r3, [r2, #8]
 1856 01ae 23F46043 		bic	r3, r3, #57344
 1857 01b2 2169     		ldr	r1, [r4, #16]
 1858 01b4 43EAC103 		orr	r3, r3, r1, lsl #3
 1859 01b8 9360     		str	r3, [r2, #8]
 1860              	.L168:
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1861              		.loc 1 721 3 view .LVU522
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1862              		.loc 1 721 21 is_stmt 0 view .LVU523
 1863 01ba FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1864              	.LVL115:
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1865              		.loc 1 721 68 view .LVU524
 1866 01be 124B     		ldr	r3, .L189+4
 1867 01c0 9B68     		ldr	r3, [r3, #8]
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1868              		.loc 1 721 91 view .LVU525
 1869 01c2 C3F30313 		ubfx	r3, r3, #4, #4
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1870              		.loc 1 721 63 view .LVU526
 1871 01c6 124A     		ldr	r2, .L189+12
 1872 01c8 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1873              		.loc 1 721 47 view .LVU527
 1874 01ca D840     		lsrs	r0, r0, r3
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1875              		.loc 1 721 19 view .LVU528
 1876 01cc 114B     		ldr	r3, .L189+16
 1877 01ce 1860     		str	r0, [r3]
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1878              		.loc 1 724 3 is_stmt 1 view .LVU529
 1879 01d0 114B     		ldr	r3, .L189+20
 1880 01d2 1868     		ldr	r0, [r3]
 1881 01d4 FFF7FEFF 		bl	HAL_InitTick
 1882              	.LVL116:
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1883              		.loc 1 726 3 view .LVU530
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1884              		.loc 1 726 10 is_stmt 0 view .LVU531
 1885 01d8 0020     		movs	r0, #0
 1886              	.L150:
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1887              		.loc 1 727 1 view .LVU532
 1888 01da 70BD     		pop	{r4, r5, r6, pc}
 1889              	.LVL117:
 1890              	.L187:
ARM GAS  /tmp/ccCy4puM.s 			page 55


 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1891              		.loc 1 709 5 discriminator 5 view .LVU533
 1892 01dc 40F2C521 		movw	r1, #709
 1893 01e0 0A48     		ldr	r0, .L189+8
 1894 01e2 FFF7FEFF 		bl	assert_failed
 1895              	.LVL118:
 1896 01e6 C7E7     		b	.L167
 1897              	.L188:
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1898              		.loc 1 716 5 discriminator 5 view .LVU534
 1899 01e8 4FF43371 		mov	r1, #716
 1900 01ec 0748     		ldr	r0, .L189+8
 1901 01ee FFF7FEFF 		bl	assert_failed
 1902              	.LVL119:
 1903 01f2 DAE7     		b	.L169
 1904              	.LVL120:
 1905              	.L170:
 1906              	.LCFI12:
 1907              		.cfi_def_cfa_offset 0
 1908              		.cfi_restore 4
 1909              		.cfi_restore 5
 1910              		.cfi_restore 6
 1911              		.cfi_restore 14
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1912              		.loc 1 600 12 view .LVU535
 1913 01f4 0120     		movs	r0, #1
 1914              	.LVL121:
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1915              		.loc 1 727 1 view .LVU536
 1916 01f6 7047     		bx	lr
 1917              	.LVL122:
 1918              	.L171:
 1919              	.LCFI13:
 1920              		.cfi_def_cfa_offset 16
 1921              		.cfi_offset 4, -16
 1922              		.cfi_offset 5, -12
 1923              		.cfi_offset 6, -8
 1924              		.cfi_offset 14, -4
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1925              		.loc 1 621 14 view .LVU537
 1926 01f8 0120     		movs	r0, #1
 1927 01fa EEE7     		b	.L150
 1928              	.L174:
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1929              		.loc 1 674 16 view .LVU538
 1930 01fc 0120     		movs	r0, #1
 1931 01fe ECE7     		b	.L150
 1932              	.L176:
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1933              		.loc 1 702 14 view .LVU539
 1934 0200 0120     		movs	r0, #1
 1935 0202 EAE7     		b	.L150
 1936              	.L190:
 1937              		.align	2
 1938              	.L189:
 1939 0204 003C0240 		.word	1073888256
 1940 0208 00380240 		.word	1073887232
ARM GAS  /tmp/ccCy4puM.s 			page 56


 1941 020c 00000000 		.word	.LC0
 1942 0210 00000000 		.word	AHBPrescTable
 1943 0214 00000000 		.word	SystemCoreClock
 1944 0218 00000000 		.word	uwTickPrio
 1945              		.cfi_endproc
 1946              	.LFE132:
 1948              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1949              		.align	1
 1950              		.global	HAL_RCC_GetHCLKFreq
 1951              		.syntax unified
 1952              		.thumb
 1953              		.thumb_func
 1954              		.fpu fpv4-sp-d16
 1956              	HAL_RCC_GetHCLKFreq:
 1957              	.LFB137:
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1958              		.loc 1 944 1 is_stmt 1 view -0
 1959              		.cfi_startproc
 1960              		@ args = 0, pretend = 0, frame = 0
 1961              		@ frame_needed = 0, uses_anonymous_args = 0
 1962              		@ link register save eliminated.
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 1963              		.loc 1 945 3 view .LVU541
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1964              		.loc 1 946 1 is_stmt 0 view .LVU542
 1965 0000 014B     		ldr	r3, .L192
 1966 0002 1868     		ldr	r0, [r3]
 1967 0004 7047     		bx	lr
 1968              	.L193:
 1969 0006 00BF     		.align	2
 1970              	.L192:
 1971 0008 00000000 		.word	SystemCoreClock
 1972              		.cfi_endproc
 1973              	.LFE137:
 1975              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1976              		.align	1
 1977              		.global	HAL_RCC_GetPCLK1Freq
 1978              		.syntax unified
 1979              		.thumb
 1980              		.thumb_func
 1981              		.fpu fpv4-sp-d16
 1983              	HAL_RCC_GetPCLK1Freq:
 1984              	.LFB138:
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
ARM GAS  /tmp/ccCy4puM.s 			page 57


 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1985              		.loc 1 955 1 is_stmt 1 view -0
 1986              		.cfi_startproc
 1987              		@ args = 0, pretend = 0, frame = 0
 1988              		@ frame_needed = 0, uses_anonymous_args = 0
 1989 0000 08B5     		push	{r3, lr}
 1990              	.LCFI14:
 1991              		.cfi_def_cfa_offset 8
 1992              		.cfi_offset 3, -8
 1993              		.cfi_offset 14, -4
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]
 1994              		.loc 1 957 3 view .LVU544
 1995              		.loc 1 957 11 is_stmt 0 view .LVU545
 1996 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1997              	.LVL123:
 1998              		.loc 1 957 54 view .LVU546
 1999 0006 044B     		ldr	r3, .L196
 2000 0008 9B68     		ldr	r3, [r3, #8]
 2001              		.loc 1 957 78 view .LVU547
 2002 000a C3F38223 		ubfx	r3, r3, #10, #3
 2003              		.loc 1 957 49 view .LVU548
 2004 000e 034A     		ldr	r2, .L196+4
 2005 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2006              		.loc 1 958 1 view .LVU549
 2007 0012 D840     		lsrs	r0, r0, r3
 2008 0014 08BD     		pop	{r3, pc}
 2009              	.L197:
 2010 0016 00BF     		.align	2
 2011              	.L196:
 2012 0018 00380240 		.word	1073887232
 2013 001c 00000000 		.word	APBPrescTable
 2014              		.cfi_endproc
 2015              	.LFE138:
 2017              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 2018              		.align	1
 2019              		.global	HAL_RCC_GetPCLK2Freq
 2020              		.syntax unified
 2021              		.thumb
 2022              		.thumb_func
 2023              		.fpu fpv4-sp-d16
 2025              	HAL_RCC_GetPCLK2Freq:
 2026              	.LFB139:
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
ARM GAS  /tmp/ccCy4puM.s 			page 58


 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2027              		.loc 1 967 1 is_stmt 1 view -0
 2028              		.cfi_startproc
 2029              		@ args = 0, pretend = 0, frame = 0
 2030              		@ frame_needed = 0, uses_anonymous_args = 0
 2031 0000 08B5     		push	{r3, lr}
 2032              	.LCFI15:
 2033              		.cfi_def_cfa_offset 8
 2034              		.cfi_offset 3, -8
 2035              		.cfi_offset 14, -4
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos])
 2036              		.loc 1 969 3 view .LVU551
 2037              		.loc 1 969 11 is_stmt 0 view .LVU552
 2038 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 2039              	.LVL124:
 2040              		.loc 1 969 53 view .LVU553
 2041 0006 044B     		ldr	r3, .L200
 2042 0008 9B68     		ldr	r3, [r3, #8]
 2043              		.loc 1 969 77 view .LVU554
 2044 000a C3F34233 		ubfx	r3, r3, #13, #3
 2045              		.loc 1 969 48 view .LVU555
 2046 000e 034A     		ldr	r2, .L200+4
 2047 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2048              		.loc 1 970 1 view .LVU556
 2049 0012 D840     		lsrs	r0, r0, r3
 2050 0014 08BD     		pop	{r3, pc}
 2051              	.L201:
 2052 0016 00BF     		.align	2
 2053              	.L200:
 2054 0018 00380240 		.word	1073887232
 2055 001c 00000000 		.word	APBPrescTable
 2056              		.cfi_endproc
 2057              	.LFE139:
 2059              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 2060              		.align	1
 2061              		.weak	HAL_RCC_GetOscConfig
 2062              		.syntax unified
 2063              		.thumb
 2064              		.thumb_func
 2065              		.fpu fpv4-sp-d16
 2067              	HAL_RCC_GetOscConfig:
 2068              	.LVL125:
 2069              	.LFB140:
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2070              		.loc 1 980 1 is_stmt 1 view -0
 2071              		.cfi_startproc
ARM GAS  /tmp/ccCy4puM.s 			page 59


 2072              		@ args = 0, pretend = 0, frame = 0
 2073              		@ frame_needed = 0, uses_anonymous_args = 0
 2074              		@ link register save eliminated.
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 2075              		.loc 1 982 3 view .LVU558
 2076              		.loc 1 982 37 is_stmt 0 view .LVU559
 2077 0000 0F23     		movs	r3, #15
 2078 0002 0360     		str	r3, [r0]
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 2079              		.loc 1 985 3 is_stmt 1 view .LVU560
 2080              		.loc 1 985 10 is_stmt 0 view .LVU561
 2081 0004 304B     		ldr	r3, .L215
 2082 0006 1B68     		ldr	r3, [r3]
 2083              		.loc 1 985 5 view .LVU562
 2084 0008 13F4802F 		tst	r3, #262144
 2085 000c 3BD0     		beq	.L203
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 2086              		.loc 1 987 5 is_stmt 1 view .LVU563
 2087              		.loc 1 987 33 is_stmt 0 view .LVU564
 2088 000e 4FF4A023 		mov	r3, #327680
 2089 0012 4360     		str	r3, [r0, #4]
 2090              	.L204:
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 2091              		.loc 1 999 3 is_stmt 1 view .LVU565
 2092              		.loc 1 999 10 is_stmt 0 view .LVU566
 2093 0014 2C4B     		ldr	r3, .L215
 2094 0016 1B68     		ldr	r3, [r3]
 2095              		.loc 1 999 5 view .LVU567
 2096 0018 13F0010F 		tst	r3, #1
 2097 001c 3FD0     		beq	.L206
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 2098              		.loc 1 1001 5 is_stmt 1 view .LVU568
 2099              		.loc 1 1001 33 is_stmt 0 view .LVU569
 2100 001e 0123     		movs	r3, #1
 2101 0020 C360     		str	r3, [r0, #12]
 2102              	.L207:
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccCy4puM.s 			page 60


1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_P
 2103              		.loc 1 1008 3 is_stmt 1 view .LVU570
 2104              		.loc 1 1008 59 is_stmt 0 view .LVU571
 2105 0022 294A     		ldr	r2, .L215
 2106 0024 1368     		ldr	r3, [r2]
 2107              		.loc 1 1008 44 view .LVU572
 2108 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 2109              		.loc 1 1008 42 view .LVU573
 2110 002a 0361     		str	r3, [r0, #16]
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 2111              		.loc 1 1011 3 is_stmt 1 view .LVU574
 2112              		.loc 1 1011 10 is_stmt 0 view .LVU575
 2113 002c 136F     		ldr	r3, [r2, #112]
 2114              		.loc 1 1011 5 view .LVU576
 2115 002e 13F0040F 		tst	r3, #4
 2116 0032 37D0     		beq	.L208
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 2117              		.loc 1 1013 5 is_stmt 1 view .LVU577
 2118              		.loc 1 1013 33 is_stmt 0 view .LVU578
 2119 0034 0523     		movs	r3, #5
 2120 0036 8360     		str	r3, [r0, #8]
 2121              	.L209:
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 2122              		.loc 1 1025 3 is_stmt 1 view .LVU579
 2123              		.loc 1 1025 10 is_stmt 0 view .LVU580
 2124 0038 234B     		ldr	r3, .L215
 2125 003a 5B6F     		ldr	r3, [r3, #116]
 2126              		.loc 1 1025 5 view .LVU581
 2127 003c 13F0010F 		tst	r3, #1
 2128 0040 3BD0     		beq	.L211
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 2129              		.loc 1 1027 5 is_stmt 1 view .LVU582
 2130              		.loc 1 1027 33 is_stmt 0 view .LVU583
 2131 0042 0123     		movs	r3, #1
 2132 0044 4361     		str	r3, [r0, #20]
 2133              	.L212:
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccCy4puM.s 			page 61


1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 2134              		.loc 1 1035 3 is_stmt 1 view .LVU584
 2135              		.loc 1 1035 10 is_stmt 0 view .LVU585
 2136 0046 204B     		ldr	r3, .L215
 2137 0048 1B68     		ldr	r3, [r3]
 2138              		.loc 1 1035 5 view .LVU586
 2139 004a 13F0807F 		tst	r3, #16777216
 2140 004e 37D0     		beq	.L213
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 2141              		.loc 1 1037 5 is_stmt 1 view .LVU587
 2142              		.loc 1 1037 37 is_stmt 0 view .LVU588
 2143 0050 0223     		movs	r3, #2
 2144 0052 8361     		str	r3, [r0, #24]
 2145              	.L214:
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 2146              		.loc 1 1043 3 is_stmt 1 view .LVU589
 2147              		.loc 1 1043 52 is_stmt 0 view .LVU590
 2148 0054 1C4A     		ldr	r2, .L215
 2149 0056 5368     		ldr	r3, [r2, #4]
 2150              		.loc 1 1043 38 view .LVU591
 2151 0058 03F48003 		and	r3, r3, #4194304
 2152              		.loc 1 1043 36 view .LVU592
 2153 005c C361     		str	r3, [r0, #28]
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 2154              		.loc 1 1044 3 is_stmt 1 view .LVU593
 2155              		.loc 1 1044 47 is_stmt 0 view .LVU594
 2156 005e 5368     		ldr	r3, [r2, #4]
 2157              		.loc 1 1044 33 view .LVU595
 2158 0060 03F03F03 		and	r3, r3, #63
 2159              		.loc 1 1044 31 view .LVU596
 2160 0064 0362     		str	r3, [r0, #32]
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 2161              		.loc 1 1045 3 is_stmt 1 view .LVU597
 2162              		.loc 1 1045 48 is_stmt 0 view .LVU598
 2163 0066 5368     		ldr	r3, [r2, #4]
 2164              		.loc 1 1045 33 view .LVU599
 2165 0068 C3F38813 		ubfx	r3, r3, #6, #9
 2166              		.loc 1 1045 31 view .LVU600
 2167 006c 4362     		str	r3, [r0, #36]
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 2168              		.loc 1 1046 3 is_stmt 1 view .LVU601
 2169              		.loc 1 1046 50 is_stmt 0 view .LVU602
 2170 006e 5368     		ldr	r3, [r2, #4]
 2171              		.loc 1 1046 60 view .LVU603
 2172 0070 03F44033 		and	r3, r3, #196608
 2173              		.loc 1 1046 80 view .LVU604
 2174 0074 03F58033 		add	r3, r3, #65536
 2175              		.loc 1 1046 33 view .LVU605
 2176 0078 DB0B     		lsrs	r3, r3, #15
ARM GAS  /tmp/ccCy4puM.s 			page 62


 2177              		.loc 1 1046 31 view .LVU606
 2178 007a 8362     		str	r3, [r0, #40]
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 2179              		.loc 1 1047 3 is_stmt 1 view .LVU607
 2180              		.loc 1 1047 48 is_stmt 0 view .LVU608
 2181 007c 5368     		ldr	r3, [r2, #4]
 2182              		.loc 1 1047 33 view .LVU609
 2183 007e C3F30363 		ubfx	r3, r3, #24, #4
 2184              		.loc 1 1047 31 view .LVU610
 2185 0082 C362     		str	r3, [r0, #44]
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2186              		.loc 1 1048 1 view .LVU611
 2187 0084 7047     		bx	lr
 2188              	.L203:
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2189              		.loc 1 989 8 is_stmt 1 view .LVU612
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2190              		.loc 1 989 15 is_stmt 0 view .LVU613
 2191 0086 104B     		ldr	r3, .L215
 2192 0088 1B68     		ldr	r3, [r3]
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2193              		.loc 1 989 10 view .LVU614
 2194 008a 13F4803F 		tst	r3, #65536
 2195 008e 03D0     		beq	.L205
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2196              		.loc 1 991 5 is_stmt 1 view .LVU615
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2197              		.loc 1 991 33 is_stmt 0 view .LVU616
 2198 0090 4FF48033 		mov	r3, #65536
 2199 0094 4360     		str	r3, [r0, #4]
 2200 0096 BDE7     		b	.L204
 2201              	.L205:
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2202              		.loc 1 995 5 is_stmt 1 view .LVU617
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2203              		.loc 1 995 33 is_stmt 0 view .LVU618
 2204 0098 0023     		movs	r3, #0
 2205 009a 4360     		str	r3, [r0, #4]
 2206 009c BAE7     		b	.L204
 2207              	.L206:
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2208              		.loc 1 1005 5 is_stmt 1 view .LVU619
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2209              		.loc 1 1005 33 is_stmt 0 view .LVU620
 2210 009e 0023     		movs	r3, #0
 2211 00a0 C360     		str	r3, [r0, #12]
 2212 00a2 BEE7     		b	.L207
 2213              	.L208:
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2214              		.loc 1 1015 8 is_stmt 1 view .LVU621
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2215              		.loc 1 1015 15 is_stmt 0 view .LVU622
 2216 00a4 084B     		ldr	r3, .L215
 2217 00a6 1B6F     		ldr	r3, [r3, #112]
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2218              		.loc 1 1015 10 view .LVU623
 2219 00a8 13F0010F 		tst	r3, #1
ARM GAS  /tmp/ccCy4puM.s 			page 63


 2220 00ac 02D0     		beq	.L210
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2221              		.loc 1 1017 5 is_stmt 1 view .LVU624
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2222              		.loc 1 1017 33 is_stmt 0 view .LVU625
 2223 00ae 0123     		movs	r3, #1
 2224 00b0 8360     		str	r3, [r0, #8]
 2225 00b2 C1E7     		b	.L209
 2226              	.L210:
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2227              		.loc 1 1021 5 is_stmt 1 view .LVU626
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2228              		.loc 1 1021 33 is_stmt 0 view .LVU627
 2229 00b4 0023     		movs	r3, #0
 2230 00b6 8360     		str	r3, [r0, #8]
 2231 00b8 BEE7     		b	.L209
 2232              	.L211:
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2233              		.loc 1 1031 5 is_stmt 1 view .LVU628
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2234              		.loc 1 1031 33 is_stmt 0 view .LVU629
 2235 00ba 0023     		movs	r3, #0
 2236 00bc 4361     		str	r3, [r0, #20]
 2237 00be C2E7     		b	.L212
 2238              	.L213:
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2239              		.loc 1 1041 5 is_stmt 1 view .LVU630
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2240              		.loc 1 1041 37 is_stmt 0 view .LVU631
 2241 00c0 0123     		movs	r3, #1
 2242 00c2 8361     		str	r3, [r0, #24]
 2243 00c4 C6E7     		b	.L214
 2244              	.L216:
 2245 00c6 00BF     		.align	2
 2246              	.L215:
 2247 00c8 00380240 		.word	1073887232
 2248              		.cfi_endproc
 2249              	.LFE140:
 2251              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 2252              		.align	1
 2253              		.global	HAL_RCC_GetClockConfig
 2254              		.syntax unified
 2255              		.thumb
 2256              		.thumb_func
 2257              		.fpu fpv4-sp-d16
 2259              	HAL_RCC_GetClockConfig:
 2260              	.LVL126:
 2261              	.LFB141:
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
ARM GAS  /tmp/ccCy4puM.s 			page 64


1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2262              		.loc 1 1059 1 is_stmt 1 view -0
 2263              		.cfi_startproc
 2264              		@ args = 0, pretend = 0, frame = 0
 2265              		@ frame_needed = 0, uses_anonymous_args = 0
 2266              		@ link register save eliminated.
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 2267              		.loc 1 1061 3 view .LVU633
 2268              		.loc 1 1061 32 is_stmt 0 view .LVU634
 2269 0000 0F23     		movs	r3, #15
 2270 0002 0360     		str	r3, [r0]
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 2271              		.loc 1 1064 3 is_stmt 1 view .LVU635
 2272              		.loc 1 1064 51 is_stmt 0 view .LVU636
 2273 0004 0B4B     		ldr	r3, .L218
 2274 0006 9A68     		ldr	r2, [r3, #8]
 2275              		.loc 1 1064 37 view .LVU637
 2276 0008 02F00302 		and	r2, r2, #3
 2277              		.loc 1 1064 35 view .LVU638
 2278 000c 4260     		str	r2, [r0, #4]
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 2279              		.loc 1 1067 3 is_stmt 1 view .LVU639
 2280              		.loc 1 1067 52 is_stmt 0 view .LVU640
 2281 000e 9A68     		ldr	r2, [r3, #8]
 2282              		.loc 1 1067 38 view .LVU641
 2283 0010 02F0F002 		and	r2, r2, #240
 2284              		.loc 1 1067 36 view .LVU642
 2285 0014 8260     		str	r2, [r0, #8]
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 2286              		.loc 1 1070 3 is_stmt 1 view .LVU643
 2287              		.loc 1 1070 53 is_stmt 0 view .LVU644
 2288 0016 9A68     		ldr	r2, [r3, #8]
 2289              		.loc 1 1070 39 view .LVU645
 2290 0018 02F4E052 		and	r2, r2, #7168
 2291              		.loc 1 1070 37 view .LVU646
 2292 001c C260     		str	r2, [r0, #12]
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 2293              		.loc 1 1073 3 is_stmt 1 view .LVU647
 2294              		.loc 1 1073 54 is_stmt 0 view .LVU648
 2295 001e 9B68     		ldr	r3, [r3, #8]
 2296              		.loc 1 1073 39 view .LVU649
 2297 0020 DB08     		lsrs	r3, r3, #3
 2298 0022 03F4E053 		and	r3, r3, #7168
 2299              		.loc 1 1073 37 view .LVU650
 2300 0026 0361     		str	r3, [r0, #16]
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
ARM GAS  /tmp/ccCy4puM.s 			page 65


1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 2301              		.loc 1 1076 3 is_stmt 1 view .LVU651
 2302              		.loc 1 1076 32 is_stmt 0 view .LVU652
 2303 0028 034B     		ldr	r3, .L218+4
 2304 002a 1B68     		ldr	r3, [r3]
 2305              		.loc 1 1076 16 view .LVU653
 2306 002c 03F00703 		and	r3, r3, #7
 2307              		.loc 1 1076 14 view .LVU654
 2308 0030 0B60     		str	r3, [r1]
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2309              		.loc 1 1077 1 view .LVU655
 2310 0032 7047     		bx	lr
 2311              	.L219:
 2312              		.align	2
 2313              	.L218:
 2314 0034 00380240 		.word	1073887232
 2315 0038 003C0240 		.word	1073888256
 2316              		.cfi_endproc
 2317              	.LFE141:
 2319              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 2320              		.align	1
 2321              		.weak	HAL_RCC_CSSCallback
 2322              		.syntax unified
 2323              		.thumb
 2324              		.thumb_func
 2325              		.fpu fpv4-sp-d16
 2327              	HAL_RCC_CSSCallback:
 2328              	.LFB143:
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 2329              		.loc 1 1102 1 is_stmt 1 view -0
 2330              		.cfi_startproc
 2331              		@ args = 0, pretend = 0, frame = 0
 2332              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccCy4puM.s 			page 66


 2333              		@ link register save eliminated.
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    */
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 2334              		.loc 1 1106 1 view .LVU657
 2335 0000 7047     		bx	lr
 2336              		.cfi_endproc
 2337              	.LFE143:
 2339              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 2340              		.align	1
 2341              		.global	HAL_RCC_NMI_IRQHandler
 2342              		.syntax unified
 2343              		.thumb
 2344              		.thumb_func
 2345              		.fpu fpv4-sp-d16
 2347              	HAL_RCC_NMI_IRQHandler:
 2348              	.LFB142:
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 2349              		.loc 1 1085 1 view -0
 2350              		.cfi_startproc
 2351              		@ args = 0, pretend = 0, frame = 0
 2352              		@ frame_needed = 0, uses_anonymous_args = 0
 2353 0000 08B5     		push	{r3, lr}
 2354              	.LCFI16:
 2355              		.cfi_def_cfa_offset 8
 2356              		.cfi_offset 3, -8
 2357              		.cfi_offset 14, -4
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2358              		.loc 1 1087 3 view .LVU659
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2359              		.loc 1 1087 6 is_stmt 0 view .LVU660
 2360 0002 064B     		ldr	r3, .L225
 2361 0004 DB68     		ldr	r3, [r3, #12]
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 2362              		.loc 1 1087 5 view .LVU661
 2363 0006 13F0800F 		tst	r3, #128
 2364 000a 00D1     		bne	.L224
 2365              	.L221:
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2366              		.loc 1 1095 1 view .LVU662
 2367 000c 08BD     		pop	{r3, pc}
 2368              	.L224:
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2369              		.loc 1 1090 5 is_stmt 1 view .LVU663
 2370 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 2371              	.LVL127:
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 2372              		.loc 1 1093 5 view .LVU664
 2373 0012 034B     		ldr	r3, .L225+4
 2374 0014 8022     		movs	r2, #128
 2375 0016 1A70     		strb	r2, [r3]
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 2376              		.loc 1 1095 1 is_stmt 0 view .LVU665
 2377 0018 F8E7     		b	.L221
 2378              	.L226:
 2379 001a 00BF     		.align	2
ARM GAS  /tmp/ccCy4puM.s 			page 67


 2380              	.L225:
 2381 001c 00380240 		.word	1073887232
 2382 0020 0E380240 		.word	1073887246
 2383              		.cfi_endproc
 2384              	.LFE142:
 2386              		.text
 2387              	.Letext0:
 2388              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 2389              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 2390              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2391              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 2392              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2393              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2394              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2395              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2396              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2397              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2398              		.file 12 "Core/Inc/stm32f4xx_hal_conf.h"
ARM GAS  /tmp/ccCy4puM.s 			page 68


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_rcc.c
     /tmp/ccCy4puM.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccCy4puM.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccCy4puM.s:42     .rodata.HAL_RCC_OscConfig.str1.4:0000000000000000 $d
     /tmp/ccCy4puM.s:47     .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccCy4puM.s:54     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccCy4puM.s:620    .text.HAL_RCC_OscConfig:00000000000002c0 $d
     /tmp/ccCy4puM.s:628    .text.HAL_RCC_OscConfig:00000000000002d4 $t
     /tmp/ccCy4puM.s:1074   .text.HAL_RCC_OscConfig:00000000000004f4 $d
     /tmp/ccCy4puM.s:1082   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccCy4puM.s:1089   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccCy4puM.s:1312   .text.HAL_RCC_MCOConfig:0000000000000108 $d
     /tmp/ccCy4puM.s:1320   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccCy4puM.s:1327   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccCy4puM.s:1344   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/ccCy4puM.s:1349   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccCy4puM.s:1356   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccCy4puM.s:1373   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/ccCy4puM.s:1379   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccCy4puM.s:1386   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccCy4puM.s:1526   .text.HAL_RCC_GetSysClockFreq:00000000000000c0 $d
     /tmp/ccCy4puM.s:1533   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccCy4puM.s:1540   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccCy4puM.s:1939   .text.HAL_RCC_ClockConfig:0000000000000204 $d
     /tmp/ccCy4puM.s:1949   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccCy4puM.s:1956   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccCy4puM.s:1971   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccCy4puM.s:1976   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccCy4puM.s:1983   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccCy4puM.s:2012   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/ccCy4puM.s:2018   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccCy4puM.s:2025   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccCy4puM.s:2054   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/ccCy4puM.s:2060   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccCy4puM.s:2067   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccCy4puM.s:2247   .text.HAL_RCC_GetOscConfig:00000000000000c8 $d
     /tmp/ccCy4puM.s:2252   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccCy4puM.s:2259   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccCy4puM.s:2314   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccCy4puM.s:2320   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccCy4puM.s:2327   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccCy4puM.s:2340   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccCy4puM.s:2347   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccCy4puM.s:2381   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
assert_failed
HAL_GPIO_Init
__aeabi_uldivmod
HAL_InitTick
AHBPrescTable
SystemCoreClock
uwTickPrio
APBPrescTable
