// Seed: 355508557
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    output tri id_4
);
  wire id_6, id_7, id_8, id_9;
  id_10(
      id_7, id_4
  );
  tri0 id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 ();
  wire id_1;
  tri0 id_2;
  id_3(
      id_2, 1, -1, id_2, id_2
  );
  module_0 modCall_1 (
      id_1,
      id_2
  );
endmodule
