{"nbformat_minor": 0, "cells": [{"source": "# Chapter 5", "cell_type": "markdown", "metadata": {}}, {"source": "# Combinational Logic Circuits", "cell_type": "markdown", "metadata": {}}, {"source": "## Example 5.1 Page No. 5-2", "cell_type": "markdown", "metadata": {}}, {"execution_count": 1, "cell_type": "code", "source": "print(\"Given problem specific that there are three input variables and one output variable. We assign A, B and C letter symbols to three input variables and assign Y letter symbol to one output variable. The relationship between input variables and output variable can be tabulated as shown in truth table 5.1\")\nprint (\" A B C Y\")\nprint (\" 0 0 0 0 \")\nprint (\" 0 0 1 0 \")\nprint (\" 0 1 0 0 \")\nprint (\" 0 1 1 1 \")\nprint (\" 1 0 0 0 \")\nprint (\" 1 0 1 1 \")\nprint (\" 1 1 0 1 \")\nprint (\" 1 1 1 1 \")\nprint (\"Now we obtain the simplified Boolean expression for output variable Y using K\u2212map simplification.\")\nprint (\"BC BC\u2019\u2019 B\u2019\u2019C\u2019\u2019 B\u2019\u2019C\")\nprint (\"A 0 0 1 0\")\nprint (\"A\u2019\u2019 0 1 1 1 \")\nprint (\"Y = AC + BC + AB\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Given problem specific that there are three input variables and one output variable. We assign A, B and C letter symbols to three input variables and assign Y letter symbol to one output variable. The relationship between input variables and output variable can be tabulated as shown in truth table 5.1\n A B C Y\n 0 0 0 0 \n 0 0 1 0 \n 0 1 0 0 \n 0 1 1 1 \n 1 0 0 0 \n 1 0 1 1 \n 1 1 0 1 \n 1 1 1 1 \nNow we obtain the simplified Boolean expression for output variable Y using K\u2212map simplification.\nBC BC\u2019\u2019 B\u2019\u2019C\u2019\u2019 B\u2019\u2019C\nA 0 0 1 0\nA\u2019\u2019 0 1 1 1 \nY = AC + BC + AB\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.2 Page No. 5-3 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 2, "cell_type": "code", "source": "print (\"The truth table for the given problem is as shown below.\")\nprint (\" C D3 D2 D1 Output \")\nprint (\" 0 x x x 0 \")\nprint (\" 0 0 0 0 0 \")\nprint (\" 0 0 0 1 1 \")\nprint (\" 0 0 1 0 1 \")\nprint (\" 0 1 0 0 1 \")\nprint (\" \")\nprint (\"K\u2212map simplification\")\nprint (\"D1\u2019\u2019D2\u2019\u2019 D1\u2019\u2019D2 D1D2 D1D2\u2019\u2019\")\nprint (\"C\u2019\u2019D3\u2019\u2019 0 0 0 0 \")\nprint (\"C\u2019\u2019D3 0 0 0 0 \")\nprint (\"CD3 1 X X X\")\nprint (\"CD3\u2019\u2019 0 1 X 1\")\nprint (\" \")\nprint (\"Therefore, Y = CD3 + CD2 + CD1\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The truth table for the given problem is as shown below.\n C D3 D2 D1 Output \n 0 x x x 0 \n 0 0 0 0 0 \n 0 0 0 1 1 \n 0 0 1 0 1 \n 0 1 0 0 1 \n \nK\u2212map simplification\nD1\u2019\u2019D2\u2019\u2019 D1\u2019\u2019D2 D1D2 D1D2\u2019\u2019\nC\u2019\u2019D3\u2019\u2019 0 0 0 0 \nC\u2019\u2019D3 0 0 0 0 \nCD3 1 X X X\nCD3\u2019\u2019 0 1 X 1\n \nTherefore, Y = CD3 + CD2 + CD1\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.3 Page No. 5-4 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 3, "cell_type": "code", "source": "print (\"Truth table\")\nprint (\"Input Output\")\nprint (\"Decimal Digit Digit1 Digit0\")\nprint (\"A B C D Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0\")\nprint (\"0 0 0 0 0 0 0 0 0 0 0 0 \")\nprint (\"0 0 0 1 0 0 0 0 0 1 0 1 \")\nprint (\"0 0 1 0 0 0 0 1 0 0 0 0 \")\nprint (\"0 0 1 1 0 0 0 1 0 1 0 1 \")\nprint (\"0 1 0 0 0 0 1 0 0 0 0 0 \")\nprint (\"0 1 0 1 0 0 1 0 0 1 0 1 \")\nprint (\"0 1 1 0 0 0 1 1 0 0 0 0 \")\nprint (\"0 1 1 1 0 0 1 1 0 1 0 1 \")\nprint (\"1 0 0 0 0 1 0 0 0 0 0 0 \")\nprint (\"1 0 0 1 0 1 0 0 0 1 0 1 \")\nprint (\" \")\nprint (\"Here Y0 = D, Y1 = 0 , Y2 = D, Y3 = 0 , Y4 = C, Y5 = B, Y6 = A and Y7 = 0.Therefore, the given circuit can be obtained from the input lines without using any logic gates\")\n", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Truth table\nInput Output\nDecimal Digit Digit1 Digit0\nA B C D Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0\n0 0 0 0 0 0 0 0 0 0 0 0 \n0 0 0 1 0 0 0 0 0 1 0 1 \n0 0 1 0 0 0 0 1 0 0 0 0 \n0 0 1 1 0 0 0 1 0 1 0 1 \n0 1 0 0 0 0 1 0 0 0 0 0 \n0 1 0 1 0 0 1 0 0 1 0 1 \n0 1 1 0 0 0 1 1 0 0 0 0 \n0 1 1 1 0 0 1 1 0 1 0 1 \n1 0 0 0 0 1 0 0 0 0 0 0 \n1 0 0 1 0 1 0 0 0 1 0 1 \n \nHere Y0 = D, Y1 = 0 , Y2 = D, Y3 = 0 , Y4 = C, Y5 = B, Y6 = A and Y7 = 0.Therefore, the given circuit can be obtained from the input lines without using any logic gates\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.4 Page No. 5-5 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 4, "cell_type": "code", "source": "print (\"Let us consider D for Door, If orignition, L for Light.Then conditions to activate the alarm are: \")\nprint (\"1.The headlights are ON while the ignition is OFF.\")\nprint (\"i.e.L = 1 ,I = 0 and D maybe anything.\")\nprint (\"2.The d door is open while the ignition is ON\")\nprint (\"i.e.D = 1,I = 1, L maybe anything.\")\nprint (\"Also alarm will sound if logic circuit output is zero.\")\nprint (\"Therefore, output for above condition is zero and for rest of the condition it is 1 which is summarized in the following table.\")\nprint (\"D I L Y\")\nprint (\"0 0 0 1 \")\nprint (\"X 0 1 0 \")\nprint (\"0 1 0 1 \")\nprint (\"0 1 1 1 \")\nprint (\"1 0 0 1 \")\nprint (\"1 1 X 0 \")\nprint (\"Therefore, K\u2212map for logic circuit.\")\nprint (\"I\u2019\u2019L\u2019\u2019 I\u2019\u2019L IL IL\u2019\u2019\")\nprint (\"D\u2019\u2019 1 0 1 1 \")\nprint (\"D 1 0 0 0 \")\nprint (\"Output = Y = I\u2019\u2019L\u2019\u2019+D\u2019\u2019I\")\nprint (\"As AND\u2212OR logic can be directly replaced by NAND\u2212NAND,logic circuit using only NAND gates is as shown in fig.5.9 and fig.5.10\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Let us consider D for Door, If orignition, L for Light.Then conditions to activate the alarm are: \n1.The headlights are ON while the ignition is OFF.\ni.e.L = 1 ,I = 0 and D maybe anything.\n2.The d door is open while the ignition is ON\ni.e.D = 1,I = 1, L maybe anything.\nAlso alarm will sound if logic circuit output is zero.\nTherefore, output for above condition is zero and for rest of the condition it is 1 which is summarized in the following table.\nD I L Y\n0 0 0 1 \nX 0 1 0 \n0 1 0 1 \n0 1 1 1 \n1 0 0 1 \n1 1 X 0 \nTherefore, K\u2212map for logic circuit.\nI\u2019\u2019L\u2019\u2019 I\u2019\u2019L IL IL\u2019\u2019\nD\u2019\u2019 1 0 1 1 \nD 1 0 0 0 \nOutput = Y = I\u2019\u2019L\u2019\u2019+D\u2019\u2019I\nAs AND\u2212OR logic can be directly replaced by NAND\u2212NAND,logic circuit using only NAND gates is as shown in fig.5.9 and fig.5.10\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.5 Page No. 5-7 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 2, "cell_type": "code", "source": "print (\"Truth table \")\nprint (\"Dec A B C D Output Y\")\nprint (\"0 0 0 0 0 0 \")\nprint (\"1 0 0 0 1 0 \")\nprint (\"2 0 0 1 0 0 \")\nprint (\"3 0 0 1 1 0 \")\nprint (\"4 0 1 0 0 0 \")\nprint (\"5 0 1 0 1 0 \")\nprint (\"6 0 1 1 0 0 \")\nprint (\"7 0 1 1 1 0 \")\nprint (\"8 1 0 0 0 0 \")\nprint (\"9 1 0 0 1 0 \")\nprint (\"10 1 0 1 0 1 \")\nprint (\"11 1 0 1 1 1 \")\nprint (\"12 1 1 0 0 1 \")\nprint (\"13 1 1 0 1 1 \")\nprint (\"14 1 1 1 0 1 \")\nprint (\"15 1 1 1 1 1 \")\nprint (\" \")\nprint (\"K\u2212map simplification\")\nprint (\"C\u2019\u2019D\u2019\u2019 C\u2019\u2019D CD CD\u2019\u2019\")\nprint (\"A\u2019\u2019B\u2019\u2019 0 0 0 0 \")\nprint (\"A\u2019\u2019B 0 0 0 0 \")\nprint (\"AB 1 1 1 1 \")\nprint (\"AB\u2019\u2019 0 0 1 1 \")\nprint (\"Y = AB + AC\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Truth table \nDec A B C D Output Y\n0 0 0 0 0 0 \n1 0 0 0 1 0 \n2 0 0 1 0 0 \n3 0 0 1 1 0 \n4 0 1 0 0 0 \n5 0 1 0 1 0 \n6 0 1 1 0 0 \n7 0 1 1 1 0 \n8 1 0 0 0 0 \n9 1 0 0 1 0 \n10 1 0 1 0 1 \n11 1 0 1 1 1 \n12 1 1 0 0 1 \n13 1 1 0 1 1 \n14 1 1 1 0 1 \n15 1 1 1 1 1 \n \nK\u2212map simplification\nC\u2019\u2019D\u2019\u2019 C\u2019\u2019D CD CD\u2019\u2019\nA\u2019\u2019B\u2019\u2019 0 0 0 0 \nA\u2019\u2019B 0 0 0 0 \nAB 1 1 1 1 \nAB\u2019\u2019 0 0 1 1 \nY = AB + AC\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.6 Page No. 5-8 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 6, "cell_type": "code", "source": "print (\"Input 1 \u2212> Pressure in fuel tank\")\nprint (\"Input 2 \u2212> Pressure in oxidizer tank\")\nprint (\"Input = 1 Indicates pressure is equal to or above the required minimum\")\nprint (\"= 0 Otherwise \")\nprint (\"Input 3 \u2212> From timer\")\nprint (\"if input 3 = 1 Indicates that there are less than or exactly 10 minutes for lift off\")\nprint (\"= 0 Otherwise\")\nprint (\"Output \u2212> Panel light, if light goes on then\")\nprint (\"Output = 1 \")\nprint (\"else Output = 0 \")\nprint (\" \")\nprint (\"Truth table\")\nprint (\"Let input 1 = A, input 2 = B, input 3 = C.\")\nprint (\"Inputs Output\")\nprint (\"A B C Y\")\nprint (\"0 0 0 1 \")\nprint (\"0 0 1 0 \")\nprint (\"0 1 0 1 \")\nprint (\"0 1 1 0 \")\nprint (\"1 0 0 1 \")\nprint (\"1 0 1 0 \")\nprint (\"1 1 0 0 \")\nprint (\"1 1 1 1 \")\nprint (\" \")\nprint (\"K\u2212map simplification\")\nprint (\"B\u2019\u2019C\u2019\u2019 B\u2019\u2019C BC BC\u2019\u2019\")\nprint (\"A\u2019\u2019 1 0 0 1 \")\nprint (\"A 1 0 1 0 \")\nprint (\"Y = ABC + A\u2019\u2019B\u2019\u2019C\u2019\u2019 + B\u2019\u2019C\u2019\u2019\")\nprint (\"= ABC + C\u2019\u2019(B\u2019\u2019+A\u2019\u2019B) \")\nprint (\"= ABC + C\u2019\u2019(B\u2019\u2019+A\u2019\u2019) [ A\u2019\u2019+A\u2019\u2019B = A + B] \")\nprint (\"= ABC + C\u2019\u2019(A\u2019\u2019B\u2019\u2019)\")\nprint (\"= A\u2019\u2019B\u2019\u2019 XOR C\u2019\u2019\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Input 1 \u2212> Pressure in fuel tank\nInput 2 \u2212> Pressure in oxidizer tank\nInput = 1 Indicates pressure is equal to or above the required minimum\n= 0 Otherwise \nInput 3 \u2212> From timer\nif input 3 = 1 Indicates that there are less than or exactly 10 minutes for lift off\n= 0 Otherwise\nOutput \u2212> Panel light, if light goes on then\nOutput = 1 \nelse Output = 0 \n \nTruth table\nLet input 1 = A, input 2 = B, input 3 = C.\nInputs Output\nA B C Y\n0 0 0 1 \n0 0 1 0 \n0 1 0 1 \n0 1 1 0 \n1 0 0 1 \n1 0 1 0 \n1 1 0 0 \n1 1 1 1 \n \nK\u2212map simplification\nB\u2019\u2019C\u2019\u2019 B\u2019\u2019C BC BC\u2019\u2019\nA\u2019\u2019 1 0 0 1 \nA 1 0 1 0 \nY = ABC + A\u2019\u2019B\u2019\u2019C\u2019\u2019 + B\u2019\u2019C\u2019\u2019\n= ABC + C\u2019\u2019(B\u2019\u2019+A\u2019\u2019B) \n= ABC + C\u2019\u2019(B\u2019\u2019+A\u2019\u2019) [ A\u2019\u2019+A\u2019\u2019B = A + B] \n= ABC + C\u2019\u2019(A\u2019\u2019B\u2019\u2019)\n= A\u2019\u2019B\u2019\u2019 XOR C\u2019\u2019\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.7 Page No. 5-15 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 3, "cell_type": "code", "source": "print (\"Fig.5.20 shows a 32 to 1 multiplexer using 74LS150 ICs.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Fig.5.20 shows a 32 to 1 multiplexer using 74LS150 ICs.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.8 Page No. 5-15 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 4, "cell_type": "code", "source": "print (\"Fig.5.21 shows a 32 to 1 multiplexer using four 8 to 1 multiplxeres and 2 to 4 decoder.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Fig.5.21 shows a 32 to 1 multiplexer using four 8 to 1 multiplxeres and 2 to 4 decoder.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.9 Page No. 5-18 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 7, "cell_type": "code", "source": "print (\"The function can be implemented with a 8 to 1 multiplexer, as shown in fig.5.22. Three variables A, B and C are applied to the select lines.The minterms to be included (1,3,5 and 6) are chosen by making their corresponding input lines equal to 1. Mintems 0,2,4 and 7 are not included by making their input lines equal to 0.\")\n ", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The function can be implemented with a 8 to 1 multiplexer, as shown in fig.5.22. Three variables A, B and C are applied to the select lines.The minterms to be included (1,3,5 and 6) are chosen by making their corresponding input lines equal to 1. Mintems 0,2,4 and 7 are not included by making their input lines equal to 0.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.10 Page No. 5-18 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 9, "cell_type": "code", "source": "print (\"Fig.5.23 shows the implementation of function with 4 to 1 multiplexer. Two of the variables, B and C, are applied to the selection lines. B is connected to S1 and C is connected to S0. The inputs for multiplexer are derived from the implementation table.\")\nprint (\"Truth table \")\nprint (\"Minterm A B C F\")\n\nprint (\"0 0 0 0 0 \")\nprint (\"1 0 0 1 1 \")\nprint (\"2 0 1 0 0 \")\nprint (\"3 0 1 1 1 \")\nprint (\"4 1 0 0 0 \")\nprint (\"5 1 0 1 1 \")\nprint (\"6 1 1 0 1 \")\nprint (\"7 1 1 1 0 \")\nprint (\" \")\nprint (\"Implementation table\")\nprint (\"D0 D1 D2 D3\")\nprint (\"A\u2019\u2019 0 1 2 3 Row1 \")\nprint (\"A 4 5 6 7 Row2 \")\nprint (\"0 1 A A\u2019\u2019\")\nprint (\" \")\nprint (\"As shown in fig.5.23 (c) the implementation table is nothing but the list of the inputs of the miltiplexers and under them list of all theminterms in two rows. The first row lists all those minterms where A is complemented, and the second row lists all the minterms with A uncomplemented. The minterms given in the function are circled and then each column is inserted separately as follows.\")\nprint (\"1. If the two minterms in a column are not circled, O is applied to the corresponding multiplexer input(see column 1).\")\nprint (\"2. If the two minterms in a column are circled, 1 is applied to the corresponding multiplexer input(see column 2).\")\nprint (\"3. If the minterm in the second row is circled and minterms in the first row is not circled,A is applied to the corresponding multiplexer input (see column 3).\")\nprint (\"4. If the minterm in the first row is circled and minterm in the second row is not circled, A\u2019\u2019 is applied to the corresponding multiplexer input(see column 4).\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Fig.5.23 shows the implementation of function with 4 to 1 multiplexer. Two of the variables, B and C, are applied to the selection lines. B is connected to S1 and C is connected to S0. The inputs for multiplexer are derived from the implementation table.\nTruth table \nMinterm A B C F\n0 0 0 0 0 \n1 0 0 1 1 \n2 0 1 0 0 \n3 0 1 1 1 \n4 1 0 0 0 \n5 1 0 1 1 \n6 1 1 0 1 \n7 1 1 1 0 \n \nImplementation table\nD0 D1 D2 D3\nA\u2019\u2019 0 1 2 3 Row1 \nA 4 5 6 7 Row2 \n0 1 A A\u2019\u2019\n \nAs shown in fig.5.23 (c) the implementation table is nothing but the list of the inputs of the miltiplexers and under them list of all theminterms in two rows. The first row lists all those minterms where A is complemented, and the second row lists all the minterms with A uncomplemented. The minterms given in the function are circled and then each column is inserted separately as follows.\n1. If the two minterms in a column are not circled, O is applied to the corresponding multiplexer input(see column 1).\n2. If the two minterms in a column are circled, 1 is applied to the corresponding multiplexer input(see column 2).\n3. If the minterm in the second row is circled and minterms in the first row is not circled,A is applied to the corresponding multiplexer input (see column 3).\n4. If the minterm in the first row is circled and minterm in the second row is not circled, A\u2019\u2019 is applied to the corresponding multiplexer input(see column 4).\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.11 Page No. 5-20", "cell_type": "markdown", "metadata": {}}, {"execution_count": 6, "cell_type": "code", "source": "print (\"Fig 5.25 shows the implementation of given Booolean function with 8 : 1 miltiplexer. \")\nprint (\"Implementation table \")\nprint (\"D0 D1 D2 D3 D4 D5 D6 D7\")\nprint (\"A\u2019\u2019 0 1 2 3 4 5 6 7 \")\nprint (\"A 8 9 10 11 12 13 14 15 \")\nprint (\"1 1 0 A\u2019\u2019 A\u2019\u2019 0 0 A\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Fig 5.25 shows the implementation of given Booolean function with 8 : 1 miltiplexer. \nImplementation table \nD0 D1 D2 D3 D4 D5 D6 D7\nA\u2019\u2019 0 1 2 3 4 5 6 7 \nA 8 9 10 11 12 13 14 15 \n1 1 0 A\u2019\u2019 A\u2019\u2019 0 0 A\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.12 Page No. 5-21", "cell_type": "markdown", "metadata": {}}, {"execution_count": 10, "cell_type": "code", "source": "print (\"The function has four variables. To implement this function we require 8:1 multiplexer. i.e., two 4:1 multiplexers. We have already seen how to construct 8:1 multiplexer using two 4:1 multiplexers.The same concept is used here to implemen t given Boolean function.\")\nprint (\" \")\nprint (\"Implementation table\")\nprint (\"D0 D1 D2 D3 D4 D5 D6 D7\")\nprint (\"A\u2019\u2019 0 1 2 3 4 5 6 7 \")\nprint (\"A 8 9 10 11 12 13 14 15 \")\nprint (\"A\u2019\u2019 1 A\u2019\u2019 0 1 0 1 0 \")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The function has four variables. To implement this function we require 8:1 multiplexer. i.e., two 4:1 multiplexers. We have already seen how to construct 8:1 multiplexer using two 4:1 multiplexers.The same concept is used here to implemen t given Boolean function.\n \nImplementation table\nD0 D1 D2 D3 D4 D5 D6 D7\nA\u2019\u2019 0 1 2 3 4 5 6 7 \nA 8 9 10 11 12 13 14 15 \nA\u2019\u2019 1 A\u2019\u2019 0 1 0 1 0 \n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.13 Page No. 5-22", "cell_type": "markdown", "metadata": {}}, {"execution_count": 30, "cell_type": "code", "source": "print (\"The given Boolean expression is not in standard SOP form. Let us first convert this in standard form.\")\nprint (\" F (A, B, C, D) = A\u2019\u2019BD\u2019\u2019(C+C\u2019\u2019) + ACD(B+B\u2019\u2019) + B\u2019\u2019CD(A+A\u2019\u2019) + A\u2019\u2019C\u2019\u2019D(B+B\u2019\u2019)\")\nprint (\" = A\u2019\u2019BCD\u2019\u2019 + A\u2019\u2019BC\u2019\u2019D\u2019\u2019 + ABCD + AB\u2019\u2019CD + AB\u2019\u2019CD + A\u2019\u2019B\u2019\u2019CD + A\u2019\u2019BC\u2019 \u2019D + A\u2019\u2019B\u2019\u2019C\u2019\u2019D\")\nprint (\" = A\u2019\u2019BCD\u2019\u2019 + A\u2019\u2019BC\u2019\u2019D\u2019\u2019 + ABCD + AB\u2019\u2019CD + A\u2019\u2019B\u2019\u2019CD + A\u2019\u2019BC\u2019\u2019D + A\u2019\u2019B\u2019\u2019C\u2019\u2019D\")\nprint (\" \")\nprint (\"The truth table for this standard SOP form can be given as\")\nprint (\"No. Minterms A B C D Y\")\nprint (\"0 0 0 0 0 0 \")\nprint (\"1 A\u2019\u2019B\u2019\u2019C\u2019\u2019D 0 0 0 1 1 \")\nprint (\"2 0 0 1 0 0 \")\nprint (\"3 A\u2019\u2019B\u2019\u2019CD 0 0 1 1 1 \")\nprint (\"4 A\u2019\u2019BC\u2019\u2019D\u2019\u2019 0 1 0 0 1 \")\nprint (\"5 A\u2019\u2019BC\u2019\u2019D 0 1 0 1 1 \")\nprint (\"6 A\u2019\u2019BCD\u2019\u2019 0 1 1 0 1 \")\nprint (\"7 0 1 1 1 0 \")\nprint (\"8 1 0 0 0 0 \")\nprint (\"9 1 0 0 1 0 \")\nprint (\"10 1 0 1 0 0 \")\nprint (\"11 AB\u2019\u2019CD 1 0 1 1 1 \")\nprint (\"12 1 1 0 0 0 \")\nprint (\"13 1 1 0 1 0 \")\nprint (\"14 1 1 1 0 0 \")\nprint (\"15 ABCD 1 1 1 1 1 \")\nprint (\" \")\nprint (\"From the truth table Boolean function can be implemented using 8 : 1 multiplexer as follows:\")\nprint (\"Implementation table: \")\nprint (\"D0 D1 D2 D3 D4 D5 D6 D7\")\nprint (\"A\u2019\u2019 0 1 2 3 4 5 6 7 \")\nprint (\"A 8 9 10 11 12 13 14 15 \")\nprint (\"0 A\u2019\u2019 0 1 A\u2019\u2019 A\u2019\u2019 A\u2019\u2019 A\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The given Boolean expression is not in standard SOP form. Let us first convert this in standard form.\n F (A, B, C, D) = A\u2019\u2019BD\u2019\u2019(C+C\u2019\u2019) + ACD(B+B\u2019\u2019) + B\u2019\u2019CD(A+A\u2019\u2019) + A\u2019\u2019C\u2019\u2019D(B+B\u2019\u2019)\n = A\u2019\u2019BCD\u2019\u2019 + A\u2019\u2019BC\u2019\u2019D\u2019\u2019 + ABCD + AB\u2019\u2019CD + AB\u2019\u2019CD + A\u2019\u2019B\u2019\u2019CD + A\u2019\u2019BC\u2019 \u2019D + A\u2019\u2019B\u2019\u2019C\u2019\u2019D\n = A\u2019\u2019BCD\u2019\u2019 + A\u2019\u2019BC\u2019\u2019D\u2019\u2019 + ABCD + AB\u2019\u2019CD + A\u2019\u2019B\u2019\u2019CD + A\u2019\u2019BC\u2019\u2019D + A\u2019\u2019B\u2019\u2019C\u2019\u2019D\n \nThe truth table for this standard SOP form can be given as\nNo. Minterms A B C D Y\n0 0 0 0 0 0 \n1 A\u2019\u2019B\u2019\u2019C\u2019\u2019D 0 0 0 1 1 \n2 0 0 1 0 0 \n3 A\u2019\u2019B\u2019\u2019CD 0 0 1 1 1 \n4 A\u2019\u2019BC\u2019\u2019D\u2019\u2019 0 1 0 0 1 \n5 A\u2019\u2019BC\u2019\u2019D 0 1 0 1 1 \n6 A\u2019\u2019BCD\u2019\u2019 0 1 1 0 1 \n7 0 1 1 1 0 \n8 1 0 0 0 0 \n9 1 0 0 1 0 \n10 1 0 1 0 0 \n11 AB\u2019\u2019CD 1 0 1 1 1 \n12 1 1 0 0 0 \n13 1 1 0 1 0 \n14 1 1 1 0 0 \n15 ABCD 1 1 1 1 1 \n \nFrom the truth table Boolean function can be implemented using 8 : 1 multiplexer as follows:\nImplementation table: \nD0 D1 D2 D3 D4 D5 D6 D7\nA\u2019\u2019 0 1 2 3 4 5 6 7 \nA 8 9 10 11 12 13 14 15 \n0 A\u2019\u2019 0 1 A\u2019\u2019 A\u2019\u2019 A\u2019\u2019 A\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.14 Page No. 5-24 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 1, "cell_type": "code", "source": "print (\"Here,instead of minterms,maxterms are specified.Thus,we have to circle maxterms which are not included in the Boolean function. Fig.5.28 shows the implementation of Boolean function with 8 : 1 multiplexer.\")\nprint (\" \")\nprint (\"Implementation table: \")\nprint (\"D0 D1 D2 D3 D4 D5 D6 D7\")\nprint (\"A\u2019\u2019 0 1 2 3 4 5 6 7\")\nprint (\"A 8 9 10 11 12 13 14 15 \")\nprint (\"0 A\u2019\u2019A\u2019\u2019 AA\u2019\u2019 A 0 1\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Here,instead of minterms,maxterms are specified.Thus,we have to circle maxterms which are not included in the Boolean function. Fig.5.28 shows the implementation of Boolean function with 8 : 1 multiplexer.\n \nImplementation table: \nD0 D1 D2 D3 D4 D5 D6 D7\nA\u2019\u2019 0 1 2 3 4 5 6 7\nA 8 9 10 11 12 13 14 15 \n0 A\u2019\u2019A\u2019\u2019 AA\u2019\u2019 A 0 1\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.15 Page No. 5-24", "cell_type": "markdown", "metadata": {}}, {"execution_count": 12, "cell_type": "code", "source": "print (\"In the given Boolean function three don\u2019t care conditions are also specified. We know that dont care conditions can be treated as either 0s or 1s.Fig.5.29 shows the implementation of given Boolean function using 8 : 1 multiplexer.\")\nprint (\" \")\nprint (\"Im pl em e n t a ti o n t a b l e : \")\nprint (\"D0 D1 D2 D3 D4 D5 D6 D7\")\nprint (\"A\u2019 \u2019 0 1 2 3 4 5 6 7 \")\nprint (\"A 8 9 10 11 12 13 14 15 \")\nprint (\"1 0 1 1 A A 1 0 \")\nprint (\" \")\nprint (\"In this example, by taking dont care conditions 8 and 14 we have eliminated A\u2019\u2019 term and hence the inverter.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "In the given Boolean function three don\u2019t care conditions are also specified. We know that dont care conditions can be treated as either 0s or 1s.Fig.5.29 shows the implementation of given Boolean function using 8 : 1 multiplexer.\n \nIm pl em e n t a ti o n t a b l e : \nD0 D1 D2 D3 D4 D5 D6 D7\nA\u2019 \u2019 0 1 2 3 4 5 6 7 \nA 8 9 10 11 12 13 14 15 \n1 0 1 1 A A 1 0 \n \nIn this example, by taking dont care conditions 8 and 14 we have eliminated A\u2019\u2019 term and hence the inverter.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.16 Page No. 5-25 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 29, "cell_type": "code", "source": "print (\"D\u2019\u2019 D\")\nprint (\"D 0 1 \")\nprint (\"0 2 3 \")\nprint (\"0 4 5 \")\nprint (\"1 6 7 \")\nprint (\"D 8 9 \")\nprint (\"1 10 11 \")\nprint (\"D\u2019\u2019 12 13 \")\nprint (\"0 14 15 \")\nprint (\" \")\nprint (\"Here, implementation table is listed for least significant bits i.e.D. The first column list all minterm swith D is complementated and these cond column lists all the minterms with Duncomplemented,as shown in fig.5.30(a).Then according to data inputs given to the multiplexer minterms are circled applying following rules.\")\nprint (\"1. If multipler input is 0, dont circle any minterm in the corresponding row.\")\nprint (\"2. If multipler input is 1, circle both the minterms in the corresponding row\")\nprint (\"3. If multipler input is D, circle the minterm belongs to cloumn D in the corresponding row\")\nprint (\"4. If multipler input is D\u2019\u2019,circle the minterm belongs to column D\u2019\u2019 in the corresponding row\")\nprint (\"This is illustrated in fig.5.30(b).Now circled minterms can be written to get Boolean expression as follows:\")\nprint (\"Y = A\u2019\u2019B\u2019\u2019C\u2019\u2019D + A\u2019\u2019BCD\u2019\u2019 + A\u2019\u2019BCD + AB\u2019\u2019C\u2019\u2019D + AB\u2019\u2019CD\u2019\u2019 + AB\u2019\u2019CD + ABC\u2019\u2019D\u2019\u2019 \")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "D\u2019\u2019 D\nD 0 1 \n0 2 3 \n0 4 5 \n1 6 7 \nD 8 9 \n1 10 11 \nD\u2019\u2019 12 13 \n0 14 15 \n \nHere, implementation table is listed for least significant bits i.e.D. The first column list all minterm swith D is complementated and these cond column lists all the minterms with Duncomplemented,as shown in fig.5.30(a).Then according to data inputs given to the multiplexer minterms are circled applying following rules.\n1. If multipler input is 0, dont circle any minterm in the corresponding row.\n2. If multipler input is 1, circle both the minterms in the corresponding row\n3. If multipler input is D, circle the minterm belongs to cloumn D in the corresponding row\n4. If multipler input is D\u2019\u2019,circle the minterm belongs to column D\u2019\u2019 in the corresponding row\nThis is illustrated in fig.5.30(b).Now circled minterms can be written to get Boolean expression as follows:\nY = A\u2019\u2019B\u2019\u2019C\u2019\u2019D + A\u2019\u2019BCD\u2019\u2019 + A\u2019\u2019BCD + AB\u2019\u2019C\u2019\u2019D + AB\u2019\u2019CD\u2019\u2019 + AB\u2019\u2019CD + ABC\u2019\u2019D\u2019\u2019 \n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.17 Page No. 5-26", "cell_type": "markdown", "metadata": {}}, {"execution_count": 14, "cell_type": "code", "source": "print (\"D0 D1 D2 D3\")\nprint (\"w\u2019\u2019x\u2019\u2019 0 1 2 3 \")\nprint (\"w\u2019\u2019x 4 5 6 7 \")\nprint (\"wx\u2019\u2019 8 9 10 11 \")\nprint (\"wx 12 13 14 15 \")\nprint (\" \")\nprint (\"D0 = w\u2019\u2019x + wx\u2019\u2019 = w XOR x\")\nprint (\"D1 = w\u2019\u2019x\u2019\u2019 + wx\u2019\u2019 = x\u2019\u2019 \")\nprint (\"D2 = w\u2019\u2019x + wx\u2019\u2019 = w XOR x\")\nprint (\"D3 = w\u2019\u2019x + wx\u2019\u2019 + wx = x + wx\u2019\u2019 = w + x\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "D0 D1 D2 D3\nw\u2019\u2019x\u2019\u2019 0 1 2 3 \nw\u2019\u2019x 4 5 6 7 \nwx\u2019\u2019 8 9 10 11 \nwx 12 13 14 15 \n \nD0 = w\u2019\u2019x + wx\u2019\u2019 = w XOR x\nD1 = w\u2019\u2019x\u2019\u2019 + wx\u2019\u2019 = x\u2019\u2019 \nD2 = w\u2019\u2019x + wx\u2019\u2019 = w XOR x\nD3 = w\u2019\u2019x + wx\u2019\u2019 + wx = x + wx\u2019\u2019 = w + x\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.18 Page No. 5-28 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 2, "cell_type": "code", "source": "print (\"The cascading of demultiplexers is similar to the cascading of decoder.Fig.5.33 shows cascading of two 1 : 4 demultiplexers to form 1 :8 demultiplexer.\")\n", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The cascading of demultiplexers is similar to the cascading of decoder.Fig.5.33 shows cascading of two 1 : 4 demultiplexers to form 1 :8 demultiplexer.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.19 Page No. 5-28 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 16, "cell_type": "code", "source": "print (\"Let us see the truthtable of full subtractor.\")\nprint (\"A B Bin D Bout \")\nprint (\"0 0 0 0 0 \")\nprint (\"0 0 1 1 1 \")\nprint (\"0 1 0 1 1 \")\nprint (\"0 1 1 0 1 \")\nprint (\"1 0 0 1 0 \")\nprint (\"1 0 1 0 0 \")\nprint (\"1 1 0 0 0 \")\nprint (\"1 1 1 1 1 \")\nprint (\" \")\nprint (\"For full subtractor difference D function can be written as D = f(A,B,C) = summation m(1,2,4,7) and Bout function can be written as\")\nprint (\"Bout = F (A, B, C) = summation m( 1 , 2 , 3 ,7 ) \")\nprint (\"With Din input 1, demultiplexer gives minterms at the output so by logically ORing required minterms we can implement Boolean functions for full subtractor. Fig.5.34 shows the implementation of full subtractor using demultiplexer.\")\n ", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Let us see the truthtable of full subtractor.\nA B Bin D Bout \n0 0 0 0 0 \n0 0 1 1 1 \n0 1 0 1 1 \n0 1 1 0 1 \n1 0 0 1 0 \n1 0 1 0 0 \n1 1 0 0 0 \n1 1 1 1 1 \n \nFor full subtractor difference D function can be written as D = f(A,B,C) = summation m(1,2,4,7) and Bout function can be written as\nBout = F (A, B, C) = summation m( 1 , 2 , 3 ,7 ) \nWith Din input 1, demultiplexer gives minterms at the output so by logically ORing required minterms we can implement Boolean functions for full subtractor. Fig.5.34 shows the implementation of full subtractor using demultiplexer.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.20 Page No. 5-32", "cell_type": "markdown", "metadata": {}}, {"execution_count": 17, "cell_type": "code", "source": "print (\"The fig.5.37 shows the implmentation of 1 to demultiplexer using two 74X154 ICs.Here,the most significant bit of select signal(A4) is used to enable either upper 1 to 16 demultiplexer or lower 1 to 16 demultiplexr.The data input and other select signals are connected parallel to both the demultiplexer ICs.When A4 = 0,upper demultiplexer is enabled and the data input is routed to the output corresponds to the status of A0 A1 A2 and A3 lines.When A4 = 1,lower multiplexer is enabled and the data input is routed to the output corresponds to the status of A0 A1 A2 and A3 lines.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The fig.5.37 shows the implmentation of 1 to demultiplexer using two 74X154 ICs.Here,the most significant bit of select signal(A4) is used to enable either upper 1 to 16 demultiplexer or lower 1 to 16 demultiplexr.The data input and other select signals are connected parallel to both the demultiplexer ICs.When A4 = 0,upper demultiplexer is enabled and the data input is routed to the output corresponds to the status of A0 A1 A2 and A3 lines.When A4 = 1,lower multiplexer is enabled and the data input is routed to the output corresponds to the status of A0 A1 A2 and A3 lines.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.21 Page No. 5-34", "cell_type": "markdown", "metadata": {}}, {"execution_count": 28, "cell_type": "code", "source": "print (\"Fig.5.40 shows 3 to 8 line decoder.Here,3 inputs are decoded into eight outputs, each output represent one of the minterms of the 3 input variables.The three inverters provide the complement of the inputs, and each one of the eight AND gates generates one of the minterms.Enable input is provided to activate decoded output based on data inputs A, B and C. The table shows the truth table for 3 to 8 decoder.\")\nprint (\" \")\nprint (\"Truth table for a 3 to 8 decoder\")\nprint (\"Inputs | Outputs \")\nprint (\"EN A B C | Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0\")\nprint (\"0 X X X | 0 0 0 0 0 0 0 0 \")\nprint (\"1 0 0 0 | 0 0 0 0 0 0 0 1 \")\nprint (\"1 0 0 1 | 0 0 0 0 0 0 1 0 \")\nprint (\"1 0 1 0 | 0 0 0 0 0 1 0 0 \")\nprint (\"1 0 1 1 | 0 0 0 0 1 0 0 0 \")\nprint (\"1 1 0 0 | 0 0 0 1 0 0 0 0 \")\nprint (\"1 1 0 1 | 0 0 1 0 0 0 0 0 \")\nprint (\"1 1 1 0 | 0 1 0 0 0 0 0 0 \")\nprint (\"1 1 1 1 | 1 0 0 0 0 0 0 0 \")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Fig.5.40 shows 3 to 8 line decoder.Here,3 inputs are decoded into eight outputs, each output represent one of the minterms of the 3 input variables.The three inverters provide the complement of the inputs, and each one of the eight AND gates generates one of the minterms.Enable input is provided to activate decoded output based on data inputs A, B and C. The table shows the truth table for 3 to 8 decoder.\n \nTruth table for a 3 to 8 decoder\nInputs | Outputs \nEN A B C | Y7 Y6 Y5 Y4 Y3 Y2 Y1 Y0\n0 X X X | 0 0 0 0 0 0 0 0 \n1 0 0 0 | 0 0 0 0 0 0 0 1 \n1 0 0 1 | 0 0 0 0 0 0 1 0 \n1 0 1 0 | 0 0 0 0 0 1 0 0 \n1 0 1 1 | 0 0 0 0 1 0 0 0 \n1 1 0 0 | 0 0 0 1 0 0 0 0 \n1 1 0 1 | 0 0 1 0 0 0 0 0 \n1 1 1 0 | 0 1 0 0 0 0 0 0 \n1 1 1 1 | 1 0 0 0 0 0 0 0 \n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.22 Page No. 5-38 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 27, "cell_type": "code", "source": "print (\"The Fig.5.45 shows the construction of 5 to 32 decoder using four 74LS138s and half 74LS139. The half section of 74LS139 IC used as a 2 to 4 decoder to decode the two higher order inputs,D and E.The four outputs of this decoder are used to enable one of the four 3 to 8 decoders . The three lower inputs A, B and C a reconnected in parallel to four 3 to 8 decoders.This means that the same output pin of each of the four 3 to 8 decoders is selected but only one is enable.The remaining enables signals of four 3 to 8 decoders ICs are connected in parallel to construct enable signals for 5 to 32 decoder.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The Fig.5.45 shows the construction of 5 to 32 decoder using four 74LS138s and half 74LS139. The half section of 74LS139 IC used as a 2 to 4 decoder to decode the two higher order inputs,D and E.The four outputs of this decoder are used to enable one of the four 3 to 8 decoders . The three lower inputs A, B and C a reconnected in parallel to four 3 to 8 decoders.This means that the same output pin of each of the four 3 to 8 decoders is selected but only one is enable.The remaining enables signals of four 3 to 8 decoders ICs are connected in parallel to construct enable signals for 5 to 32 decoder.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.23 Page No. 5-40 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 26, "cell_type": "code", "source": "print (\"4 line to 16 line decoder using 1 line to 4 line decoder\")\nprint (\"As shown in fig.5.46 five numbers of 2:4 decoder are required to design 4:16 decoder. Decoder 1 is used to enable one of the decoder 2, 3,4 and 5.Inputs off irstd ecoder are the A and B MSB inputs of 4 : 16 decoder. The inputs of decoder are connected together forming C and D LSB inputs of 4 : 16 decoder.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "4 line to 16 line decoder using 1 line to 4 line decoder\nAs shown in fig.5.46 five numbers of 2:4 decoder are required to design 4:16 decoder. Decoder 1 is used to enable one of the decoder 2, 3,4 and 5.Inputs off irstd ecoder are the A and B MSB inputs of 4 : 16 decoder. The inputs of decoder are connected together forming C and D LSB inputs of 4 : 16 decoder.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.24 Page No. 5-43 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 25, "cell_type": "code", "source": "print (\"In this example, we use IC74LS138,3:8 decoder to implement multiple output function. The outputs of 74LS138 a reactive low, therefore, SOP function(function F1)can be implemented using NAND gate and POS function (function F2) can be implemented using AND gate, as shown in fig.5.50\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "In this example, we use IC74LS138,3:8 decoder to implement multiple output function. The outputs of 74LS138 a reactive low, therefore, SOP function(function F1)can be implemented using NAND gate and POS function (function F2) can be implemented using AND gate, as shown in fig.5.50\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.25 Page No. 5-43 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 18, "cell_type": "code", "source": "print (\"The truth table for full subtractor is as shown below\")\nprint (\" \")\nprint (\"Inputs Outputs \")\nprint (\"A B Bin D Bout \")\nprint (\"0 0 0 0 0 \")\nprint (\"0 0 1 1 1 \")\nprint (\"0 1 0 1 1 \")\nprint (\"0 1 1 0 1 \")\nprint (\"1 0 0 1 0 \")\nprint (\"1 0 1 0 0 \")\nprint (\"1 1 0 0 0 \")\nprint (\"1 1 1 1 1 \")\nprint (\" \")\nprint (\"Implementation of full subtractor using 3:8 decoder is shown in fig.5.51\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The truth table for full subtractor is as shown below\n \nInputs Outputs \nA B Bin D Bout \n0 0 0 0 0 \n0 0 1 1 1 \n0 1 0 1 1 \n0 1 1 0 1 \n1 0 0 1 0 \n1 0 1 0 0 \n1 1 0 0 0 \n1 1 1 1 1 \n \nImplementation of full subtractor using 3:8 decoder is shown in fig.5.51\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.26 Page No. 5-44 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 24, "cell_type": "code", "source": "print (\"The truth table for 3\u2212bit binary to gray code converter is as shown below \")\nprint (\" \")\nprint (\"A B C G2 G1 G0\")\nprint (\"0 0 0 0 0 0 \")\nprint (\"0 0 1 0 0 1 \")\nprint (\"0 1 0 0 1 1 \")\nprint (\"0 1 1 0 1 0 \")\nprint (\"1 0 0 1 1 0 \")\nprint (\"1 0 1 1 1 1 \")\nprint (\"1 1 0 1 0 1 \")\nprint (\"1 1 1 1 0 0 \")\nprint (\" \")\nprint (\"The fig.5.52 shows the implementation of 3\u2212bit binary to gray code converter using 3:8 decoder. As outputs of 74138 are active low we have to use NAND gate instead of OR gate. The active low output from the decoder forces output(s) of connected NAND gate(s)to become HIGH,thus implementing the function.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "The truth table for 3\u2212bit binary to gray code converter is as shown below \n \nA B C G2 G1 G0\n0 0 0 0 0 0 \n0 0 1 0 0 1 \n0 1 0 0 1 1 \n0 1 1 0 1 0 \n1 0 0 1 1 0 \n1 0 1 1 1 1 \n1 1 0 1 0 1 \n1 1 1 1 0 0 \n \nThe fig.5.52 shows the implementation of 3\u2212bit binary to gray code converter using 3:8 decoder. As outputs of 74138 are active low we have to use NAND gate instead of OR gate. The active low output from the decoder forces output(s) of connected NAND gate(s)to become HIGH,thus implementing the function.\n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.27 Page No. 5-45 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 19, "cell_type": "code", "source": "print (\" \")\nprint (\"A1 A0 B1 B0 A>B A=B A<B\")\nprint (\"0 0 0 0 0 0 0 \")\nprint (\"0 0 0 1 0 0 1 \")\nprint (\"0 0 1 0 0 0 1 \")\nprint (\"0 0 1 1 0 0 1 \")\nprint (\"0 1 0 0 1 0 0 \")\nprint (\"0 1 0 1 0 1 0 \")\nprint (\"0 1 1 0 0 0 1 \")\nprint (\"0 1 1 1 0 0 1 \")\nprint (\"1 0 0 0 1 0 0 \")\nprint (\"1 0 0 1 1 0 0 \")\nprint (\"1 0 1 0 0 1 0 \")\nprint (\"1 0 1 1 0 0 1 \")\nprint (\"1 1 0 0 1 0 0 \")\nprint (\"1 1 0 1 1 0 0 \")\nprint (\"1 1 1 0 1 0 0 \")\nprint (\"1 1 1 1 0 1 0 \")", "outputs": [{"output_type": "stream", "name": "stdout", "text": " \nA1 A0 B1 B0 A>B A=B A<B\n0 0 0 0 0 0 0 \n0 0 0 1 0 0 1 \n0 0 1 0 0 0 1 \n0 0 1 1 0 0 1 \n0 1 0 0 1 0 0 \n0 1 0 1 0 1 0 \n0 1 1 0 0 0 1 \n0 1 1 1 0 0 1 \n1 0 0 0 1 0 0 \n1 0 0 1 1 0 0 \n1 0 1 0 0 1 0 \n1 0 1 1 0 0 1 \n1 1 0 0 1 0 0 \n1 1 0 1 1 0 0 \n1 1 1 0 1 0 0 \n1 1 1 1 0 1 0 \n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.28 Page No. 5-46 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 20, "cell_type": "code", "source": "print (\"Truth table for full adder is as shown below\")\nprint (\"Inputs Outputs\")\nprint (\"A B Cin Carry Sum\")\nprint (\"0 0 0 0 0 \")\nprint (\"0 0 1 0 1 \")\nprint (\"0 1 0 0 1 \")\nprint (\"0 1 1 1 0 \")\nprint (\"1 0 0 0 1 \")\nprint (\"1 0 1 1 0 \")\nprint (\"1 1 0 1 0 \")\nprint (\"1 1 1 1 1 \")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Truth table for full adder is as shown below\nInputs Outputs\nA B Cin Carry Sum\n0 0 0 0 0 \n0 0 1 0 1 \n0 1 0 0 1 \n0 1 1 1 0 \n1 0 0 0 1 \n1 0 1 1 0 \n1 1 0 1 0 \n1 1 1 1 1 \n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.29 Page No. 5-51 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 22, "cell_type": "code", "source": "print (\"BCD\u2212to\u2212common anode 7\u2212segment decoder \")\nprint (\"Digit A B C D a b c d e f g \")\nprint (\"0 0 0 0 0 0 0 0 0 0 0 1 \")\nprint (\"1 0 0 0 1 1 0 0 1 1 1 1 \")\nprint (\"2 0 0 1 0 0 0 1 0 0 1 0 \")\nprint (\"3 0 0 1 1 0 0 0 0 1 1 0 \")\nprint (\"4 0 1 0 0 1 0 0 0 1 1 0 \")\nprint (\"5 0 1 0 1 0 1 0 0 1 0 0 \")\nprint (\"6 0 1 1 0 0 1 0 0 0 0 0 \")\nprint (\"7 0 1 1 1 0 0 0 1 1 1 1 \")\nprint (\"8 1 0 0 0 0 0 0 0 0 0 0 \")\nprint (\"9 1 0 0 1 0 0 0 0 1 0 0 \")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "BCD\u2212to\u2212common anode 7\u2212segment decoder \nDigit A B C D a b c d e f g \n0 0 0 0 0 0 0 0 0 0 0 1 \n1 0 0 0 1 1 0 0 1 1 1 1 \n2 0 0 1 0 0 0 1 0 0 1 0 \n3 0 0 1 1 0 0 0 0 1 1 0 \n4 0 1 0 0 1 0 0 0 1 1 0 \n5 0 1 0 1 0 1 0 0 1 0 0 \n6 0 1 1 0 0 1 0 0 0 0 0 \n7 0 1 1 1 0 0 0 1 1 1 1 \n8 1 0 0 0 0 0 0 0 0 0 0 \n9 1 0 0 1 0 0 0 0 1 0 0 \n"}], "metadata": {"collapsed": false, "trusted": false}}, {"source": "## Example 5.31 Page No. 5-65 ", "cell_type": "markdown", "metadata": {}}, {"execution_count": 23, "cell_type": "code", "source": "print (\"Fig.5.75 shows how four 74LS148 can be connected to accept 32 inputs and produce a 5\u2212bit encoded output,A0\u2212A4.EO\u2019\u2019 signal is connected to the EI\u2019\u2019 input of then ext lower priority encoder and EI\u2019\u2019 input of the highest priority encoder is g rounded.Therefore,at anytim e only one encoder is enabled.Since,the A2\u2212A0 outputs of at the most one 74LS148 will be enable data time,the outputs of the individual 74LS148s can be ORed to produce A2\u2212A0.Likewise,the individual GS\u2019\u2019 outputs can be combined in a 4 to 2 encoder to produce A4 and A3.The GS output for 32\u2212bit encoder is produced by ORing GS\u2019\u2019 outputs of all encoders.\")", "outputs": [{"output_type": "stream", "name": "stdout", "text": "Fig.5.75 shows how four 74LS148 can be connected to accept 32 inputs and produce a 5\u2212bit encoded output,A0\u2212A4.EO\u2019\u2019 signal is connected to the EI\u2019\u2019 input of then ext lower priority encoder and EI\u2019\u2019 input of the highest priority encoder is g rounded.Therefore,at anytim e only one encoder is enabled.Since,the A2\u2212A0 outputs of at the most one 74LS148 will be enable data time,the outputs of the individual 74LS148s can be ORed to produce A2\u2212A0.Likewise,the individual GS\u2019\u2019 outputs can be combined in a 4 to 2 encoder to produce A4 and A3.The GS output for 32\u2212bit encoder is produced by ORing GS\u2019\u2019 outputs of all encoders.\n"}], "metadata": {"collapsed": false, "trusted": false}}], "nbformat": 4, "metadata": {"kernelspec": {"display_name": "Python 2", "name": "python2", "language": "python"}, "language_info": {"mimetype": "text/x-python", "nbconvert_exporter": "python", "version": "2.7.9", "name": "python", "file_extension": ".py", "pygments_lexer": "ipython2", "codemirror_mode": {"version": 2, "name": "ipython"}}}}