
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/defines.v
Parsing SystemVerilog input from `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/defines.v' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v
Parsing SystemVerilog input from `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v' to AST representation.
Generating RTLIL representation for module `\user_proj_example'.
Generating RTLIL representation for module `\FSIC'.
Generating RTLIL representation for module `\AXIL_AXIS'.
Generating RTLIL representation for module `\AXIS_SW'.
Generating RTLIL representation for module `\CFG_CTRL'.
Generating RTLIL representation for module `\FSIC_CLKRST'.
Generating RTLIL representation for module `\IO_SERDES'.
Generating RTLIL representation for module `\fsic_coreclk_phase_cnt'.
Generating RTLIL representation for module `\fsic_io_serdes_rx'.
Generating RTLIL representation for module `\MPRJ_IO'.
Generating RTLIL representation for module `\AXIL_SLAV'.
Generating RTLIL representation for module `\AXIS_MSTR'.
Generating RTLIL representation for module `\AXIS_SLAV'.
Generating RTLIL representation for module `\IRQ_MUX'.
Generating RTLIL representation for module `\LA_MUX'.
Generating RTLIL representation for module `\USER_PRJ'.
Generating RTLIL representation for module `\USER_SUBSYS'.
Generating RTLIL representation for module `\LOGIC_ANLZ'.
Successfully finished Verilog frontend.

3. Generating Graphviz representation of design.
Writing dot description to `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/runs/23_09_15_18_59/tmp/synthesis/hierarchy.dot'.
Dumping module user_proj_example to page 1.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     \FSIC
Used module:         \MPRJ_IO
Used module:         \FSIC_CLKRST
Used module:         \USER_SUBSYS
Used module:             \LA_MUX
Used module:             \IRQ_MUX
Used module:             \AXIS_MSTR
Used module:             \AXIS_SLAV
Used module:             \USER_PRJ
Used module:             \AXIL_SLAV
Used module:         \LOGIC_ANLZ
Used module:         \IO_SERDES
Used module:             \fsic_io_serdes_rx
Used module:             \fsic_coreclk_phase_cnt
Used module:         \AXIS_SW
Used module:         \AXIL_AXIS
Used module:         \CFG_CTRL
Parameter \BITS = 32

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\FSIC'.
Parameter \BITS = 32
Generating RTLIL representation for module `$paramod\FSIC\BITS=s32'00000000000000000000000000100000'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\MPRJ_IO'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\MPRJ_IO'.
Parameter \pADDR_WIDTH = 15
Parameter \pDATA_WIDTH = 32

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\USER_SUBSYS'.
Parameter \pADDR_WIDTH = 15
Parameter \pDATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$3faf3427151f109282c99465db437054f2e3eec4\USER_SUBSYS'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\LOGIC_ANLZ'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LOGIC_ANLZ'.
Parameter \pSERIALIO_WIDTH = 12
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\IO_SERDES'.
Parameter \pSERIALIO_WIDTH = 12
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Generating RTLIL representation for module `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\AXIS_SW'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\AXIL_AXIS'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS'.
Parameter \pADDR_WIDTH = 15
Parameter \pDATA_WIDTH = 32

4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\CFG_CTRL'.
Parameter \pADDR_WIDTH = 15
Parameter \pDATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4

4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Generating RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pCLK_RATIO = 4

4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\fsic_coreclk_phase_cnt'.
Parameter \pCLK_RATIO = 4
Generating RTLIL representation for module `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100'.
Reprocessing module IO_SERDES because instantiated module fsic_io_serdes_rx has become available.
Generating RTLIL representation for module `\IO_SERDES'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32

4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\LA_MUX'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LA_MUX'.
Parameter \pADDR_WIDTH = 10

4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\IRQ_MUX'.
Parameter \pADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod\IRQ_MUX\pADDR_WIDTH=s32'00000000000000000000000000001010'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32

4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\AXIS_MSTR'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_MSTR'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32

4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\AXIS_SLAV'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SLAV'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32

4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\USER_PRJ'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32

4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\AXIL_SLAV'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Generating RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_SLAV'.

4.18. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\FSIC\BITS=s32'00000000000000000000000000100000
Used module:         \MPRJ_IO
Used module:         \FSIC_CLKRST
Used module:         \USER_SUBSYS
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LA_MUX
Used module:             $paramod\IRQ_MUX\pADDR_WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_MSTR
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SLAV
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_SLAV
Used module:         \LOGIC_ANLZ
Used module:         \IO_SERDES
Used module:             \fsic_io_serdes_rx
Used module:             \fsic_coreclk_phase_cnt
Used module:         \AXIS_SW
Used module:         \AXIL_AXIS
Used module:         \CFG_CTRL
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\MPRJ_IO'.
Parameter \pADDR_WIDTH = 15
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$3faf3427151f109282c99465db437054f2e3eec4\USER_SUBSYS'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LOGIC_ANLZ'.
Parameter \pSERIALIO_WIDTH = 12
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS'.
Parameter \pADDR_WIDTH = 15
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL'.

4.19. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\FSIC\BITS=s32'00000000000000000000000000100000
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\MPRJ_IO
Used module:         \FSIC_CLKRST
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\USER_SUBSYS
Used module:             \LA_MUX
Used module:             \IRQ_MUX
Used module:             \AXIS_MSTR
Used module:             \AXIS_SLAV
Used module:             \USER_PRJ
Used module:             \AXIL_SLAV
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LOGIC_ANLZ
Used module:         $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES
Used module:             \fsic_io_serdes_rx
Used module:             \fsic_coreclk_phase_cnt
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LA_MUX'.
Parameter \pADDR_WIDTH = 10
Found cached RTLIL representation for module `$paramod\IRQ_MUX\pADDR_WIDTH=s32'00000000000000000000000000001010'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_MSTR'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SLAV'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ'.
Parameter \pADDR_WIDTH = 12
Parameter \pDATA_WIDTH = 32
Found cached RTLIL representation for module `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_SLAV'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100'.
Reprocessing module $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES because instantiated module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx has become available.
Generating RTLIL representation for module `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES'.

4.20. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\FSIC\BITS=s32'00000000000000000000000000100000
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\MPRJ_IO
Used module:         \FSIC_CLKRST
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\USER_SUBSYS
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LA_MUX
Used module:             $paramod\IRQ_MUX\pADDR_WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_MSTR
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SLAV
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_SLAV
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LOGIC_ANLZ
Used module:         $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES
Used module:             \fsic_io_serdes_rx
Used module:             \fsic_coreclk_phase_cnt
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pRxFIFO_DEPTH = 5
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx'.
Parameter \pCLK_RATIO = 4
Found cached RTLIL representation for module `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100'.

4.21. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\FSIC\BITS=s32'00000000000000000000000000100000
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\MPRJ_IO
Used module:         \FSIC_CLKRST
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\USER_SUBSYS
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LA_MUX
Used module:             $paramod\IRQ_MUX\pADDR_WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_MSTR
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SLAV
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_SLAV
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LOGIC_ANLZ
Used module:         $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES
Used module:             $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx
Used module:             $paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL

4.22. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\FSIC\BITS=s32'00000000000000000000000000100000
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\MPRJ_IO
Used module:         \FSIC_CLKRST
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\USER_SUBSYS
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LA_MUX
Used module:             $paramod\IRQ_MUX\pADDR_WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_MSTR
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SLAV
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_SLAV
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LOGIC_ANLZ
Used module:         $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES
Used module:             $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx
Used module:             $paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL
Removing unused module `\IO_SERDES'.
Removing unused module `\LOGIC_ANLZ'.
Removing unused module `\USER_SUBSYS'.
Removing unused module `\USER_PRJ'.
Removing unused module `\LA_MUX'.
Removing unused module `\IRQ_MUX'.
Removing unused module `\AXIS_SLAV'.
Removing unused module `\AXIS_MSTR'.
Removing unused module `\AXIL_SLAV'.
Removing unused module `\MPRJ_IO'.
Removing unused module `\fsic_io_serdes_rx'.
Removing unused module `\fsic_coreclk_phase_cnt'.
Removing unused module `\CFG_CTRL'.
Removing unused module `\AXIS_SW'.
Removing unused module `\AXIL_AXIS'.
Removing unused module `\FSIC'.
Removed 16 unused modules.
Warning: Resizing cell port $paramod\FSIC\BITS=s32'00000000000000000000000000100000.U_IO_SERDES0.axi_araddr from 15 bits to 12 bits.
Warning: Resizing cell port $paramod\FSIC\BITS=s32'00000000000000000000000000100000.U_IO_SERDES0.axi_awaddr from 15 bits to 12 bits.

5. Executing TRIBUF pass.

6. Executing SYNTH pass.

6.1. Executing HIERARCHY pass (managing design hierarchy).

6.1.1. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\FSIC\BITS=s32'00000000000000000000000000100000
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\MPRJ_IO
Used module:         \FSIC_CLKRST
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\USER_SUBSYS
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LA_MUX
Used module:             $paramod\IRQ_MUX\pADDR_WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_MSTR
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SLAV
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_SLAV
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LOGIC_ANLZ
Used module:         $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES
Used module:             $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx
Used module:             $paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL

6.1.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Used module:     $paramod\FSIC\BITS=s32'00000000000000000000000000100000
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\MPRJ_IO
Used module:         \FSIC_CLKRST
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\USER_SUBSYS
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LA_MUX
Used module:             $paramod\IRQ_MUX\pADDR_WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_MSTR
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SLAV
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ
Used module:             $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_SLAV
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LOGIC_ANLZ
Used module:         $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES
Used module:             $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx
Used module:             $paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW
Used module:         $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS
Used module:         $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL
Removed 0 unused modules.

6.2. Executing PROC pass (convert processes to netlists).

6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2011$793 in module $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1909$791 in module $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.
Marked 1 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1838$779 in module $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.
Marked 3 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1798$775 in module $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1780$772 in module $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1762$767 in module $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1713$761 in module $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2281$616 in module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.
Marked 1 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2264$612 in module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2250$609 in module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.
Marked 1 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2236$606 in module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.
Marked 3 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2218$602 in module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2203$599 in module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.
Marked 1 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2191$597 in module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2177$572 in module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.
Marked 3 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2158$566 in module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1448$542 in module $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.
Marked 10 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536 in module $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1303$533 in module $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530 in module $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.
Marked 3 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526 in module $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.
Marked 1 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1144$508 in module $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.
Marked 2 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2098$626 in module $paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2087$624 in module $paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2075$622 in module $paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2063$619 in module $paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1524$181 in module FSIC_CLKRST.
Marked 1 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1512$180 in module FSIC_CLKRST.
Marked 1 switch rules as full_case in process $proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1500$179 in module FSIC_CLKRST.
Removed a total of 0 dead cases.

6.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 29 redundant assignments.
Promoted 79 assignments to connections.

6.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1053$561'.
  Set init value: \axi_rready_o = 1'0
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1052$560'.
  Set init value: \axi_araddr_o = 15'000000000000000
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1051$559'.
  Set init value: \axi_arvalid_o = 1'0
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1050$558'.
  Set init value: \axi_wstrb_o = 4'0000
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1049$557'.
  Set init value: \axi_wdata_o = 0
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1048$556'.
  Set init value: \axi_wvalid_o = 1'0
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1047$555'.
  Set init value: \axi_awaddr_o = 15'000000000000000
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1046$554'.
  Set init value: \axi_awvalid_o = 1'0
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1044$553'.
  Set init value: \aa_cfg_arready_o = 1'0
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1043$552'.
  Set init value: \aa_cfg_wready_o = 1'0
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1042$551'.
  Set init value: \aa_cfg_awready_o = 1'0
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1041$550'.
  Set init value: \aa_cfg_rvalid_o = 1'0
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1040$549'.
  Set init value: \aa_cfg_rdata_o = 0
Found init rule in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1006$548'.
  Set init value: \axi_grant_o_reg = 1'0

6.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \axis_rst_n in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2011$793'.
Found async reset \axis_rst_n in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1909$791'.
Found async reset \axis_rst_n in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1838$779'.
Found async reset \axis_rst_n in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1798$775'.
Found async reset \axis_rst_n in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1780$772'.
Found async reset \axis_rst_n in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1762$767'.
Found async reset \axi_reset_n in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1713$761'.
Found async reset \axis_rst_n in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2281$616'.
Found async reset \axis_rst_n in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2264$612'.
Found async reset \axis_rst_n in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2250$609'.
Found async reset \axis_rst_n in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2236$606'.
Found async reset \axis_rst_n in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2218$602'.
Found async reset \axis_rst_n in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2203$599'.
Found async reset \axis_rst_n in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2191$597'.
Found async reset \axis_rst_n in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2177$572'.
Found async reset \axis_rst_n in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2158$566'.
Found async reset \axi_reset_n in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1448$542'.
Found async reset \axi_reset_n in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
Found async reset \wb_rst in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1303$533'.
Found async reset \axi_reset_n in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
Found async reset \wb_rst in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
Found async reset \axi_reset_n in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1144$508'.
Found async reset \axis_rst_n in `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2098$626'.
Found async reset \axis_rst_n in `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2087$624'.
Found async reset \axis_rst_n in `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2075$622'.
Found async reset \axis_rst_n in `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2063$619'.
Found async reset \wb_rst in `\FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1524$181'.
Found async reset \wb_rst in `\FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1512$180'.
Found async reset \wb_rst in `\FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1500$179'.

6.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~55 debug messages>

6.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
Creating decoders for process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2011$793'.
     1/1: $0\is_as_tready_out[0:0]
Creating decoders for process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1909$791'.
     1/1: $0\rxen[0:0]
Creating decoders for process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1838$779'.
     1/5: $0\as_is_tlast_tvalid_tready_buf[3:0]
     2/5: $0\as_is_tid_tuser_buf[3:0]
     3/5: $0\as_is_tkeep_buf[3:0]
     4/5: $0\as_is_tstrb_buf[3:0]
     5/5: $0\as_is_tdata_buf[31:0]
Creating decoders for process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1798$775'.
     1/9: $0\pre_as_is_tlast_tvalid_tready_buf[3:0] [3]
     2/9: $0\pre_as_is_tlast_tvalid_tready_buf[3:0] [0]
     3/9: $0\pre_as_is_tlast_tvalid_tready_buf[3:0] [1]
     4/9: $0\pre_as_is_tid_tuser_buf[3:0] [3:2]
     5/9: $0\pre_as_is_tid_tuser_buf[3:0] [1:0]
     6/9: $0\pre_as_is_tkeep_buf[3:0]
     7/9: $0\pre_as_is_tstrb_buf[3:0]
     8/9: $0\pre_as_is_tdata_buf[31:0]
     9/9: $0\pre_as_is_tlast_tvalid_tready_buf[3:0] [2]
Creating decoders for process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1780$772'.
     1/1: $0\tx_shift_phase_cnt[1:0]
Creating decoders for process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1762$767'.
     1/1: $0\txen[0:0]
Creating decoders for process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1713$761'.
     1/2: $0\txen_ctl[0:0]
     2/2: $0\rxen_ctl[0:0]
Creating decoders for process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2281$616'.
     1/2: $0\rx_sync_fifo_valid[0:0]
     2/2: $0\rx_sync_fifo[3:0]
Creating decoders for process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2264$612'.
     1/2: $0\rx_start_delay[2:0] [2:1]
     2/2: $0\rx_start_delay[2:0] [0]
Creating decoders for process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2250$609'.
     1/1: $0\rx_shift_phase_cnt[1:0]
Creating decoders for process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2236$606'.
     1/2: $0\rx_shift_reg[3:0] [3]
     2/2: $0\rx_shift_reg[3:0] [2:0]
Creating decoders for process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2218$602'.
     1/1: $0\r_ptr[2:0]
Creating decoders for process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2203$599'.
     1/1: $0\rx_start[0:0]
Creating decoders for process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2191$597'.
     1/2: $0\w_ptr_sync[0:0]
     2/2: $0\w_ptr_pre[0:0]
Creating decoders for process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2177$572'.
     1/8: $2$lookahead\RxFifo$571[4:0]$586
     2/8: $2$bitselwrite$sel$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2185$564[2:0]$585
     3/8: $2$bitselwrite$data$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2185$563[4:0]$584
     4/8: $2$bitselwrite$mask$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2185$562[4:0]$583
     5/8: $1$lookahead\RxFifo$571[4:0]$581
     6/8: $1$bitselwrite$sel$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2185$564[2:0]$580
     7/8: $1$bitselwrite$data$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2185$563[4:0]$579
     8/8: $1$bitselwrite$mask$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2185$562[4:0]$578
Creating decoders for process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2158$566'.
     1/1: $0\w_ptr[2:0]
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1053$561'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1052$560'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1051$559'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1050$558'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1049$557'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1048$556'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1047$555'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1046$554'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1044$553'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1043$552'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1042$551'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1041$550'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1040$549'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1006$548'.
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1448$542'.
     1/1: $0\user_prj_sel_o[4:0]
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
     1/13: $0\axi_rready_o[0:0]
     2/13: $0\axi_araddr_o[14:0]
     3/13: $0\axi_arvalid_o[0:0]
     4/13: $0\axi_wstrb_o[3:0]
     5/13: $0\axi_wdata_o[31:0]
     6/13: $0\axi_wvalid_o[0:0]
     7/13: $0\axi_awaddr_o[14:0]
     8/13: $0\axi_awvalid_o[0:0]
     9/13: $0\m_axi_fsm_reg[2:0]
    10/13: $0\f_axi_rdata[31:0]
    11/13: $0\f_axi_request_done[0:0]
    12/13: $0\wb_axi_rdata[31:0]
    13/13: $0\wb_axi_request_done[0:0]
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1303$533'.
     1/1: $0\axi_grant_o_reg[0:0]
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
     1/11: $0\aa_cfg_arready_o[0:0]
     2/11: $0\aa_cfg_wready_o[0:0]
     3/11: $0\aa_cfg_awready_o[0:0]
     4/11: $0\aa_cfg_rvalid_o[0:0]
     5/11: $0\aa_cfg_rdata_o[31:0]
     6/11: $0\f_axi_wdata[31:0]
     7/11: $0\f_axi_request_add[31:0]
     8/11: $0\f_axi_wstrb[3:0]
     9/11: $0\f_axi_request_rw[0:0]
    10/11: $0\f_axi_request[0:0]
    11/11: $0\f_axi_fsm_reg[2:0]
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
     1/8: $0\wbs_rdata_o[31:0]
     2/8: $0\wb_axi_wdata[31:0]
     3/8: $0\wb_axi_request_add[31:0]
     4/8: $0\wb_axi_wstrb[3:0]
     5/8: $0\wb_axi_request_rw[0:0]
     6/8: $0\wb_axi_request[0:0]
     7/8: $0\wb_fsm_reg[0:0]
     8/8: $0\wbs_ack_o[0:0]
Creating decoders for process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1144$508'.
     1/7: $0\cc_sub_enable[0:0]
     2/7: $0\cc_enable[0:0]
     3/7: $0\cc_up_enable_o[0:0]
     4/7: $0\cc_la_enable_o[0:0]
     5/7: $0\cc_is_enable_o[0:0]
     6/7: $0\cc_as_enable_o[0:0]
     7/7: $0\cc_aa_enable_o[0:0]
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:753$432'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:752$431'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:751$430'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:750$429'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:749$428'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:748$427'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:747$426'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:746$425'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:745$424'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:744$423'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:743$422'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:742$421'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:741$420'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:740$419'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:739$418'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:738$417'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:737$416'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:736$415'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:735$414'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:734$413'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:733$412'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:889$411'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:888$410'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:887$409'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:886$408'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:885$407'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:884$406'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:883$405'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:882$404'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:881$403'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:880$402'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:879$401'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:878$400'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:877$399'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:876$398'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:875$397'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:874$396'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:873$395'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:872$394'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:871$393'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:870$392'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:869$391'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:868$390'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:867$389'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:866$388'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:865$387'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:864$386'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:863$385'.
Creating decoders for process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:862$384'.
Creating decoders for process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2098$626'.
     1/1: $0\phase_cnt[1:0]
Creating decoders for process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2087$624'.
     1/2: $0\clk_seq[3:0] [0]
     2/2: $0\clk_seq[3:0] [3:1]
Creating decoders for process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2075$622'.
     1/2: $0\sync_core_clk_toggle[0:0]
     2/2: $0\pre_core_clk_toggle[0:0]
Creating decoders for process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2063$619'.
     1/1: $0\core_clk_toggle[0:0]
Creating decoders for process `\FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1524$181'.
     1/1: $0\uck2_rst_nr[2:0]
Creating decoders for process `\FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1512$180'.
     1/1: $0\axis_rst_nr[2:0]
Creating decoders for process `\FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1500$179'.
     1/1: $0\axi_reset_nr[2:0]

6.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxdata_out_valid[0]' from process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
No latch inferred for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxdata_out_valid[1]' from process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
No latch inferred for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxdata_out_valid[2]' from process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
No latch inferred for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxdata_out_valid[3]' from process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
No latch inferred for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxdata_out_valid[4]' from process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
No latch inferred for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxdata_out_valid[5]' from process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
No latch inferred for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxdata_out_valid[6]' from process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
No latch inferred for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxdata_out_valid[7]' from process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
No latch inferred for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxdata_out_valid[8]' from process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
No latch inferred for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxdata_out_valid[9]' from process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
No latch inferred for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxdata_out_valid[10]' from process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\mb_irq' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:753$432'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\aa_as_tuser' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:752$431'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\aa_as_tvalid' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:751$430'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\aa_as_tlast' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:750$429'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\aa_as_tkeep' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:749$428'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\aa_as_tstrb' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:748$427'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\aa_as_tdata' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:747$426'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\aa_as_tready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:746$425'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\s_arready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:745$424'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\s_wready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:744$423'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\s_awready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:743$422'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\s_rvalid' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:742$421'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\s_rdata' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:741$420'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\m_rready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:740$419'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\m_araddr' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:739$418'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\m_arvalid' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:738$417'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\m_wstrb' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:737$416'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\m_wdata' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:736$415'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\m_wvalid' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:735$414'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\m_awaddr' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:734$413'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.\m_awvalid' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:733$412'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_aa_tuser' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:889$411'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_aa_tvalid' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:888$410'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_aa_tlast' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:887$409'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_aa_tkeep' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:886$408'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_aa_tstrb' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:885$407'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_aa_tdata' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:884$406'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_up_tuser' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:883$405'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_up_tvalid' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:882$404'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_up_tlast' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:881$403'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_up_tkeep' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:880$402'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_up_tstrb' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:879$401'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_up_tdata' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:878$400'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_is_tready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:877$399'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_is_tuser' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:876$398'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_is_tvalid' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:875$397'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_is_tid' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:874$396'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_is_tlast' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:873$395'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_is_tkeep' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:872$394'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_is_tstrb' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:871$393'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_is_tdata' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:870$392'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_la_tready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:869$391'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_aa_tready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:868$390'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\as_up_tready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:867$389'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\axi_rdata' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:866$388'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\axi_rvalid' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:865$387'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\axi_arready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:864$386'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\axi_wready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:863$385'.
No latch inferred for signal `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.\axi_awready' from process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:862$384'.

6.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\is_as_tready_out' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2011$793'.
  created $adff cell `$procdff$1357' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxen' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1909$791'.
  created $adff cell `$procdff$1358' with negative edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\as_is_tdata_buf' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1838$779'.
  created $adff cell `$procdff$1359' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\as_is_tstrb_buf' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1838$779'.
  created $adff cell `$procdff$1360' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\as_is_tkeep_buf' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1838$779'.
  created $adff cell `$procdff$1361' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\as_is_tid_tuser_buf' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1838$779'.
  created $adff cell `$procdff$1362' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\as_is_tlast_tvalid_tready_buf' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1838$779'.
  created $adff cell `$procdff$1363' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\pre_as_is_tdata_buf' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1798$775'.
  created $adff cell `$procdff$1364' with negative edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\pre_as_is_tstrb_buf' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1798$775'.
  created $adff cell `$procdff$1365' with negative edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\pre_as_is_tkeep_buf' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1798$775'.
  created $adff cell `$procdff$1366' with negative edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\pre_as_is_tid_tuser_buf' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1798$775'.
  created $adff cell `$procdff$1367' with negative edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\pre_as_is_tlast_tvalid_tready_buf' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1798$775'.
  created $adff cell `$procdff$1368' with negative edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\tx_shift_phase_cnt' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1780$772'.
  created $adff cell `$procdff$1369' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\txen' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1762$767'.
  created $adff cell `$procdff$1370' with negative edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\rxen_ctl' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1713$761'.
  created $adff cell `$procdff$1371' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.\txen_ctl' using process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1713$761'.
  created $adff cell `$procdff$1372' with positive edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.\rx_sync_fifo' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2281$616'.
  created $adff cell `$procdff$1373' with negative edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.\rx_sync_fifo_valid' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2281$616'.
  created $adff cell `$procdff$1374' with negative edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.\rx_start_delay' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2264$612'.
  created $adff cell `$procdff$1375' with positive edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.\rx_shift_phase_cnt' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2250$609'.
  created $adff cell `$procdff$1376' with positive edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.\rx_shift_reg' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2236$606'.
  created $adff cell `$procdff$1377' with positive edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.\r_ptr' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2218$602'.
  created $adff cell `$procdff$1378' with positive edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.\rx_start' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2203$599'.
  created $adff cell `$procdff$1379' with positive edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.\w_ptr_pre' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2191$597'.
  created $adff cell `$procdff$1380' with positive edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.\w_ptr_sync' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2191$597'.
  created $adff cell `$procdff$1381' with positive edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.\RxFifo' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2177$572'.
  created $adff cell `$procdff$1382' with negative edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$bitselwrite$mask$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2185$562' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2177$572'.
  created $adff cell `$procdff$1383' with negative edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$bitselwrite$data$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2185$563' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2177$572'.
  created $adff cell `$procdff$1384' with negative edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$bitselwrite$sel$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2185$564' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2177$572'.
  created $adff cell `$procdff$1385' with negative edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$lookahead\RxFifo$571' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2177$572'.
  created $adff cell `$procdff$1386' with negative edge clock and negative level reset.
Creating register for signal `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.\w_ptr' using process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2158$566'.
  created $adff cell `$procdff$1387' with negative edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\user_prj_sel_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1448$542'.
  created $adff cell `$procdff$1388' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\wb_axi_request_done' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1389' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\wb_axi_rdata' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1390' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\f_axi_request_done' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1391' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\f_axi_rdata' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1392' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\m_axi_fsm_reg' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1393' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\axi_awvalid_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1394' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\axi_awaddr_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1395' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\axi_wvalid_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1396' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\axi_wdata_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1397' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\axi_wstrb_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1398' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\axi_arvalid_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1399' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\axi_araddr_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1400' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\axi_rready_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
  created $adff cell `$procdff$1401' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\axi_grant_o_reg' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1303$533'.
  created $adff cell `$procdff$1402' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\f_axi_fsm_reg' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
  created $adff cell `$procdff$1403' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\f_axi_request' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
  created $adff cell `$procdff$1404' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\f_axi_request_rw' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
  created $adff cell `$procdff$1405' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\f_axi_wstrb' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
  created $adff cell `$procdff$1406' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\f_axi_request_add' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
  created $adff cell `$procdff$1407' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\f_axi_wdata' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
  created $adff cell `$procdff$1408' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\aa_cfg_rdata_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
  created $adff cell `$procdff$1409' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\aa_cfg_rvalid_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
  created $adff cell `$procdff$1410' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\aa_cfg_awready_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
  created $adff cell `$procdff$1411' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\aa_cfg_wready_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
  created $adff cell `$procdff$1412' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\aa_cfg_arready_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
  created $adff cell `$procdff$1413' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\wbs_ack_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
  created $adff cell `$procdff$1414' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\wb_fsm_reg' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
  created $adff cell `$procdff$1415' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\wb_axi_request' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
  created $adff cell `$procdff$1416' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\wb_axi_request_rw' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
  created $adff cell `$procdff$1417' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\wb_axi_wstrb' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
  created $adff cell `$procdff$1418' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\wb_axi_request_add' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
  created $adff cell `$procdff$1419' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\wb_axi_wdata' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
  created $adff cell `$procdff$1420' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\wbs_rdata_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
  created $adff cell `$procdff$1421' with positive edge clock and positive level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\cc_enable' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1144$508'.
  created $adff cell `$procdff$1422' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\cc_sub_enable' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1144$508'.
  created $adff cell `$procdff$1423' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\cc_aa_enable_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1144$508'.
  created $adff cell `$procdff$1424' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\cc_as_enable_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1144$508'.
  created $adff cell `$procdff$1425' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\cc_is_enable_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1144$508'.
  created $adff cell `$procdff$1426' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\cc_la_enable_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1144$508'.
  created $adff cell `$procdff$1427' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.\cc_up_enable_o' using process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1144$508'.
  created $adff cell `$procdff$1428' with positive edge clock and negative level reset.
Creating register for signal `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.\phase_cnt' using process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2098$626'.
  created $adff cell `$procdff$1429' with positive edge clock and negative level reset.
Creating register for signal `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.\clk_seq' using process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2087$624'.
  created $adff cell `$procdff$1430' with positive edge clock and negative level reset.
Creating register for signal `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.\pre_core_clk_toggle' using process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2075$622'.
  created $adff cell `$procdff$1431' with positive edge clock and negative level reset.
Creating register for signal `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.\sync_core_clk_toggle' using process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2075$622'.
  created $adff cell `$procdff$1432' with positive edge clock and negative level reset.
Creating register for signal `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.\core_clk_toggle' using process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2063$619'.
  created $adff cell `$procdff$1433' with positive edge clock and negative level reset.
Creating register for signal `\FSIC_CLKRST.\uck2_rst_nr' using process `\FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1524$181'.
  created $adff cell `$procdff$1434' with positive edge clock and positive level reset.
Creating register for signal `\FSIC_CLKRST.\axis_rst_nr' using process `\FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1512$180'.
  created $adff cell `$procdff$1435' with positive edge clock and positive level reset.
Creating register for signal `\FSIC_CLKRST.\axi_reset_nr' using process `\FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1500$179'.
  created $adff cell `$procdff$1436' with positive edge clock and positive level reset.

6.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$821'.
Found and cleaned up 2 empty switches in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2011$793'.
Removing empty process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2011$793'.
Found and cleaned up 1 empty switch in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1909$791'.
Removing empty process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1909$791'.
Found and cleaned up 1 empty switch in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1838$779'.
Removing empty process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1838$779'.
Found and cleaned up 2 empty switches in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1798$775'.
Removing empty process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1798$775'.
Found and cleaned up 1 empty switch in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1780$772'.
Removing empty process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1780$772'.
Found and cleaned up 1 empty switch in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1762$767'.
Removing empty process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1762$767'.
Found and cleaned up 2 empty switches in `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1713$761'.
Removing empty process `$paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1713$761'.
Found and cleaned up 1 empty switch in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2281$616'.
Removing empty process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2281$616'.
Removing empty process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2264$612'.
Found and cleaned up 1 empty switch in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2250$609'.
Removing empty process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2250$609'.
Found and cleaned up 1 empty switch in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2236$606'.
Removing empty process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2236$606'.
Found and cleaned up 2 empty switches in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2218$602'.
Removing empty process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2218$602'.
Found and cleaned up 1 empty switch in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2203$599'.
Removing empty process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2203$599'.
Removing empty process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2191$597'.
Found and cleaned up 1 empty switch in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2177$572'.
Removing empty process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2177$572'.
Found and cleaned up 2 empty switches in `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2158$566'.
Removing empty process `$paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2158$566'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1053$561'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1052$560'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1051$559'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1050$558'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1049$557'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1048$556'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1047$555'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1046$554'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1044$553'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1043$552'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1042$551'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1041$550'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1040$549'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1006$548'.
Found and cleaned up 2 empty switches in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1448$542'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1448$542'.
Found and cleaned up 15 empty switches in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1330$536'.
Found and cleaned up 5 empty switches in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1303$533'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1303$533'.
Found and cleaned up 7 empty switches in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1223$530'.
Found and cleaned up 6 empty switches in `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1169$526'.
Removing empty process `$paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1144$508'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:753$432'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:752$431'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:751$430'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:750$429'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:749$428'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:748$427'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:747$426'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:746$425'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:745$424'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:744$423'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:743$422'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:742$421'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:741$420'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:740$419'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:739$418'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:738$417'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:737$416'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:736$415'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:735$414'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:734$413'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:733$412'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:889$411'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:888$410'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:887$409'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:886$408'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:885$407'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:884$406'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:883$405'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:882$404'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:881$403'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:880$402'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:879$401'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:878$400'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:877$399'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:876$398'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:875$397'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:874$396'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:873$395'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:872$394'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:871$393'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:870$392'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:869$391'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:868$390'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:867$389'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:866$388'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:865$387'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:864$386'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:863$385'.
Removing empty process `$paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:862$384'.
Found and cleaned up 1 empty switch in `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2098$626'.
Removing empty process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2098$626'.
Removing empty process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2087$624'.
Removing empty process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2075$622'.
Removing empty process `$paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2063$619'.
Removing empty process `FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1524$181'.
Removing empty process `FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1512$180'.
Removing empty process `FSIC_CLKRST.$proc$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1500$179'.
Cleaned up 55 empty switches.

6.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SLAV.
Optimizing module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_MSTR.
Optimizing module $paramod\IRQ_MUX\pADDR_WIDTH=s32'00000000000000000000000000001010.
Optimizing module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LA_MUX.
Optimizing module $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.
<suppressed ~14 debug messages>
Optimizing module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_SLAV.
Optimizing module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.
<suppressed ~7 debug messages>
Optimizing module $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.
<suppressed ~43 debug messages>
Optimizing module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.
Optimizing module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.
Optimizing module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ.
Optimizing module $paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.
Optimizing module FSIC_CLKRST.
Optimizing module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LOGIC_ANLZ.
Optimizing module $paramod$3faf3427151f109282c99465db437054f2e3eec4\USER_SUBSYS.
Optimizing module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\MPRJ_IO.
Optimizing module $paramod\FSIC\BITS=s32'00000000000000000000000000100000.
Optimizing module user_proj_example.

6.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SLAV.
Deleting now unused module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_MSTR.
Deleting now unused module $paramod\IRQ_MUX\pADDR_WIDTH=s32'00000000000000000000000000001010.
Deleting now unused module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LA_MUX.
Deleting now unused module $paramod$0b6fd40895842c6fb139ea30722e0fc4a75b434f\IO_SERDES.
Deleting now unused module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_SLAV.
Deleting now unused module $paramod$52780d1f35a7342343249aaad3393e391f82e1d4\fsic_io_serdes_rx.
Deleting now unused module $paramod$3faf3427151f109282c99465db437054f2e3eec4\CFG_CTRL.
Deleting now unused module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIL_AXIS.
Deleting now unused module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\AXIS_SW.
Deleting now unused module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\USER_PRJ.
Deleting now unused module $paramod\fsic_coreclk_phase_cnt\pCLK_RATIO=s32'00000000000000000000000000000100.
Deleting now unused module FSIC_CLKRST.
Deleting now unused module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\LOGIC_ANLZ.
Deleting now unused module $paramod$3faf3427151f109282c99465db437054f2e3eec4\USER_SUBSYS.
Deleting now unused module $paramod$dce6b6a5da2812dbe1b9cc3a0671da84ccd9b415\MPRJ_IO.
Deleting now unused module $paramod\FSIC\BITS=s32'00000000000000000000000000100000.
<suppressed ~31 debug messages>

6.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~96 debug messages>

6.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 741 unused cells and 1745 unused wires.
<suppressed ~989 debug messages>

6.6. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Found and reported 28 problems.

6.7. Executing OPT pass (performing simple optimizations).

6.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~147 debug messages>
Removed a total of 49 cells.

6.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1167: \u_fsic.U_CFG_CTRL0.axi_grant_o_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1165: \u_fsic.U_CFG_CTRL0.axi_grant_o_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1163: \u_fsic.U_CFG_CTRL0.axi_grant_o_reg -> 1'1
      Replacing known input bits on port B of cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1171: \u_fsic.U_CFG_CTRL0.axi_grant_o_reg -> 1'0
      Replacing known input bits on port A of cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1169: \u_fsic.U_CFG_CTRL0.axi_grant_o_reg -> 1'0
      Replacing known input bits on port A of cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1342: \u_fsic.U_CFG_CTRL0.wb_fsm_reg -> 1'0
      Replacing known input bits on port A of cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1340: \u_fsic.U_CFG_CTRL0.wb_fsm_reg -> 1'1
      Replacing known input bits on port B of cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1346: \u_fsic.U_CFG_CTRL0.wb_fsm_reg -> 1'0
      Replacing known input bits on port A of cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1344: \u_fsic.U_CFG_CTRL0.wb_fsm_reg -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

6.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1222: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1223_CMP
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1251: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1223_CMP
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1267: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1223_CMP
  Optimizing cells in module \user_proj_example.
Performed a total of 4 changes.

6.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

6.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($adff) from module user_proj_example (removing D path).
Handling D = Q on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1406 ($adff) from module user_proj_example (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1406 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 1 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1406 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 2 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1406 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 3 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1406 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 0 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 1 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 2 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 3 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 4 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 5 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 6 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 7 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 8 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 9 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 10 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 11 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 12 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 13 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 14 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 15 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 16 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 17 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 18 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 19 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 20 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 21 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 22 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 23 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 24 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 25 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 26 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 27 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 28 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 29 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 30 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 31 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1408 ($dlatch) from module user_proj_example.
Setting constant 0-bit at position 0 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 1 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 2 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 3 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 4 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 5 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 6 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 7 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 8 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 9 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 10 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 11 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 12 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 13 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 14 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 15 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 16 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 17 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 18 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 19 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 20 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 21 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 22 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 23 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 24 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 25 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 26 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 27 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 28 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 29 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 30 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 31 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1364 ($adff) from module user_proj_example.
Setting constant 0-bit at position 0 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1365 ($adff) from module user_proj_example.
Setting constant 0-bit at position 1 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1365 ($adff) from module user_proj_example.
Setting constant 0-bit at position 2 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1365 ($adff) from module user_proj_example.
Setting constant 0-bit at position 3 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1365 ($adff) from module user_proj_example.
Setting constant 0-bit at position 0 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1368 ($adff) from module user_proj_example.
Setting constant 0-bit at position 1 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1368 ($adff) from module user_proj_example.
Setting constant 0-bit at position 2 on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1368 ($adff) from module user_proj_example.

6.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 4 unused cells and 109 unused wires.
<suppressed ~54 debug messages>

6.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~1 debug messages>

6.7.9. Rerunning OPT passes. (Maybe there is more to do..)

6.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1063.
    dead port 1/2 on $mux $flatten\u_fsic.\U_CFG_CTRL0.$procmux$967.
Removed 2 multiplexer ports.
<suppressed ~56 debug messages>

6.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

6.7.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1405 ($adff) from module user_proj_example (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1405 ($dlatch) from module user_proj_example.

6.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

6.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.7.16. Rerunning OPT passes. (Maybe there is more to do..)

6.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

6.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1052: { $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1007_CMP $auto$opt_reduce.cc:134:opt_pmux$1439 $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1001_CMP $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1011_CMP }
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1096: { $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1007_CMP $auto$opt_reduce.cc:134:opt_pmux$1441 $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1001_CMP $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1011_CMP }
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1126: $auto$opt_reduce.cc:134:opt_pmux$1443
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1140: { $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1007_CMP $auto$opt_reduce.cc:134:opt_pmux$1445 $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1001_CMP $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1011_CMP }
  Optimizing cells in module \user_proj_example.
Performed a total of 4 changes.

6.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

6.7.20. Executing OPT_DFF pass (perform DFF optimizations).

6.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

6.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.7.23. Rerunning OPT passes. (Maybe there is more to do..)

6.7.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~55 debug messages>

6.7.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.7.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.7.27. Executing OPT_DFF pass (perform DFF optimizations).

6.7.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.7.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.7.30. Finished OPT passes. (There is nothing left to do.)

6.8. Executing FSM pass (extract and optimize FSM).

6.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register user_proj_example.u_fsic.U_CFG_CTRL0.f_axi_fsm_reg.
Not marking user_proj_example.u_fsic.U_CFG_CTRL0.f_axi_request_add as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register user_proj_example.u_fsic.U_CFG_CTRL0.m_axi_fsm_reg.
Not marking user_proj_example.u_fsic.U_IO_SERDES0.as_is_tdata_buf as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.u_fsic.U_IO_SERDES0.as_is_tid_tuser_buf as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.u_fsic.U_IO_SERDES0.as_is_tkeep_buf as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking user_proj_example.u_fsic.U_IO_SERDES0.as_is_tstrb_buf as FSM state register:
    Users of register don't seem to benefit from recoding.

6.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_fsic.U_CFG_CTRL0.f_axi_fsm_reg' from module `\user_proj_example'.
  found $adff cell for state register: $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1403
  root of input selection tree: $flatten\u_fsic.\U_CFG_CTRL0.$0\f_axi_fsm_reg[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1223_CMP
  found ctrl input: \u_fsic.U_CFG_CTRL0.f_axi_request_done
  fsm extraction failed: at least two states are required.
Extracting FSM `\u_fsic.U_CFG_CTRL0.m_axi_fsm_reg' from module `\user_proj_example'.
  found $adff cell for state register: $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1393
  root of input selection tree: $flatten\u_fsic.\U_CFG_CTRL0.$0\m_axi_fsm_reg[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1011_CMP
  found ctrl input: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1001_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$1439
  found ctrl input: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1007_CMP
  found ctrl input: \u_fsic.U_CFG_CTRL0.m_axi_wready
  found ctrl input: $flatten\u_fsic.\U_CFG_CTRL0.$logic_and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1409$541_Y
  found ctrl input: \u_fsic.U_CFG_CTRL0.m_axi_awready
  found state code: 3'100
  found ctrl input: \u_fsic.U_CFG_CTRL0.m_axi_arready
  found ctrl input: $flatten\u_fsic.\U_CFG_CTRL0.$logic_and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1355$539_Y
  found ctrl input: \u_fsic.U_CFG_CTRL0.m_axi_request_rw
  found state code: 3'001
  found state code: 3'011
  found ctrl output: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1001_CMP
  found ctrl output: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1007_CMP
  found ctrl output: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1011_CMP
  found ctrl output: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1062_CMP
  found ctrl output: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1068_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$1439 $flatten\u_fsic.\U_CFG_CTRL0.$logic_and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1409$541_Y $flatten\u_fsic.\U_CFG_CTRL0.$logic_and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1355$539_Y \u_fsic.U_CFG_CTRL0.m_axi_arready \u_fsic.U_CFG_CTRL0.m_axi_wready \u_fsic.U_CFG_CTRL0.m_axi_awready \u_fsic.U_CFG_CTRL0.m_axi_request_rw }
  ctrl outputs: { $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1068_CMP $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1062_CMP $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1011_CMP $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1007_CMP $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1001_CMP $flatten\u_fsic.\U_CFG_CTRL0.$0\m_axi_fsm_reg[2:0] }
  transition:      3'000 7'--0---- ->      3'000 8'00010000
  transition:      3'000 7'--1---0 ->      3'001 8'00010001
  transition:      3'000 7'--1---1 ->      3'011 8'00010011
  transition:      3'100 7'----0-- ->      3'100 8'00100100
  transition:      3'100 7'----1-- ->      3'000 8'00100000
  transition:      3'001 7'---0--- ->      3'001 8'10000001
  transition:      3'001 7'---1--- ->      3'000 8'10000000
  transition:      3'011 7'-0---0- ->      3'011 8'00001011
  transition:      3'011 7'-0---1- ->      3'100 8'00001100
  transition:      3'011 7'-1----- ->      3'000 8'00001000

6.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_fsic.U_CFG_CTRL0.m_axi_fsm_reg$1446' from module `\user_proj_example'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$1439.

6.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 13 unused cells and 13 unused wires.
<suppressed ~14 debug messages>

6.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_fsic.U_CFG_CTRL0.m_axi_fsm_reg$1446' from module `\user_proj_example'.
  Removing unused output signal $flatten\u_fsic.\U_CFG_CTRL0.$0\m_axi_fsm_reg[2:0] [0].
  Removing unused output signal $flatten\u_fsic.\U_CFG_CTRL0.$0\m_axi_fsm_reg[2:0] [1].
  Removing unused output signal $flatten\u_fsic.\U_CFG_CTRL0.$0\m_axi_fsm_reg[2:0] [2].

6.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_fsic.U_CFG_CTRL0.m_axi_fsm_reg$1446' from module `\user_proj_example' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  001 -> -1--
  011 -> 1---

6.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_fsic.U_CFG_CTRL0.m_axi_fsm_reg$1446' from module `user_proj_example':
-------------------------------------

  Information on FSM $fsm$\u_fsic.U_CFG_CTRL0.m_axi_fsm_reg$1446 (\u_fsic.U_CFG_CTRL0.m_axi_fsm_reg):

  Number of input signals:    6
  Number of output signals:   5
  Number of state bits:       4

  Input signals:
    0: \u_fsic.U_CFG_CTRL0.m_axi_request_rw
    1: \u_fsic.U_CFG_CTRL0.m_axi_awready
    2: \u_fsic.U_CFG_CTRL0.m_axi_wready
    3: \u_fsic.U_CFG_CTRL0.m_axi_arready
    4: $flatten\u_fsic.\U_CFG_CTRL0.$logic_and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1355$539_Y
    5: $flatten\u_fsic.\U_CFG_CTRL0.$logic_and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1409$541_Y

  Output signals:
    0: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1001_CMP
    1: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1007_CMP
    2: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1011_CMP
    3: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1062_CMP
    4: $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1068_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-0----   ->     0 5'00010
      1:     0 6'-1---0   ->     2 5'00010
      2:     0 6'-1---1   ->     3 5'00010
      3:     1 6'---1--   ->     0 5'00100
      4:     1 6'---0--   ->     1 5'00100
      5:     2 6'--1---   ->     0 5'10000
      6:     2 6'--0---   ->     2 5'10000
      7:     3 6'1-----   ->     0 5'00001
      8:     3 6'0---1-   ->     1 5'00001
      9:     3 6'0---0-   ->     3 5'00001

-------------------------------------

6.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_fsic.U_CFG_CTRL0.m_axi_fsm_reg$1446' from module `\user_proj_example'.

6.9. Executing OPT pass (performing simple optimizations).

6.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~8 debug messages>

6.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~54 debug messages>

6.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$procdff$1379 ($adff) from module user_proj_example (D = 1'1, Q = \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_start).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$procdff$1376 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2256$611_Y [1:0], Q = \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_shift_phase_cnt).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$procdff$1374 ($adff) from module user_proj_example (D = 1'1, Q = \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_sync_fifo_valid).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1372 ($adff) from module user_proj_example (D = \u_fsic.U_CFG_CTRL0.axi_wdata_o [1], Q = \u_fsic.U_IO_SERDES0.txen_ctl).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1371 ($adff) from module user_proj_example (D = \u_fsic.U_CFG_CTRL0.axi_wdata_o [0], Q = \u_fsic.U_IO_SERDES0.rxen_ctl).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1370 ($adff) from module user_proj_example (D = 1'1, Q = \u_fsic.U_IO_SERDES0.txen).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1369 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1786$774_Y [1:0], Q = \u_fsic.U_IO_SERDES0.tx_shift_phase_cnt).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1363 ($adff) from module user_proj_example (D = { \u_fsic.U_IO_SERDES0.pre_as_is_tlast_tvalid_tready_buf [3] 3'000 }, Q = \u_fsic.U_IO_SERDES0.as_is_tlast_tvalid_tready_buf).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1362 ($adff) from module user_proj_example (D = 4'0000, Q = \u_fsic.U_IO_SERDES0.as_is_tid_tuser_buf).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1361 ($adff) from module user_proj_example (D = 4'0000, Q = \u_fsic.U_IO_SERDES0.as_is_tkeep_buf).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1360 ($adff) from module user_proj_example (D = 4'0000, Q = \u_fsic.U_IO_SERDES0.as_is_tstrb_buf).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1359 ($adff) from module user_proj_example (D = 0, Q = \u_fsic.U_IO_SERDES0.as_is_tdata_buf).
Adding EN signal on $flatten\u_fsic.\U_IO_SERDES0.$procdff$1358 ($adff) from module user_proj_example (D = 1'1, Q = \u_fsic.U_IO_SERDES0.rxen).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1421 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\wbs_rdata_o[31:0], Q = \u_fsic.U_CFG_CTRL0.wbs_rdata_o).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1420 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\wb_axi_wdata[31:0], Q = \u_fsic.U_CFG_CTRL0.wb_axi_wdata).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1419 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\wb_axi_request_add[31:0], Q = \u_fsic.U_CFG_CTRL0.wb_axi_request_add).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1418 ($adff) from module user_proj_example (D = \wbs_sel_i, Q = \u_fsic.U_CFG_CTRL0.wb_axi_wstrb).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1417 ($adff) from module user_proj_example (D = \wbs_we_i, Q = \u_fsic.U_CFG_CTRL0.wb_axi_request_rw).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1416 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\wb_axi_request[0:0], Q = \u_fsic.U_CFG_CTRL0.wb_axi_request).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1414 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\wbs_ack_o[0:0], Q = \u_fsic.U_CFG_CTRL0.wbs_ack_o).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1407 ($adff) from module user_proj_example (D = 0, Q = \u_fsic.U_CFG_CTRL0.f_axi_request_add).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1404 ($adff) from module user_proj_example (D = 1'0, Q = \u_fsic.U_CFG_CTRL0.f_axi_request).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1403 ($adff) from module user_proj_example (D = 3'000, Q = \u_fsic.U_CFG_CTRL0.f_axi_fsm_reg).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1399 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\axi_arvalid_o[0:0], Q = \u_fsic.U_CFG_CTRL0.axi_arvalid_o).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1398 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\axi_wstrb_o[3:0], Q = \u_fsic.U_CFG_CTRL0.axi_wstrb_o).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1397 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\axi_wdata_o[31:0], Q = \u_fsic.U_CFG_CTRL0.axi_wdata_o).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1396 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\axi_wvalid_o[0:0], Q = \u_fsic.U_CFG_CTRL0.axi_wvalid_o).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1395 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\axi_awaddr_o[14:0], Q = \u_fsic.U_CFG_CTRL0.axi_awaddr_o).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1394 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\axi_awvalid_o[0:0], Q = \u_fsic.U_CFG_CTRL0.axi_awvalid_o).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1391 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\f_axi_request_done[0:0], Q = \u_fsic.U_CFG_CTRL0.f_axi_request_done).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1390 ($adff) from module user_proj_example (D = \u_fsic.U_CFG_CTRL0.m_axi_rdata, Q = \u_fsic.U_CFG_CTRL0.wb_axi_rdata).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1389 ($adff) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\wb_axi_request_done[0:0], Q = \u_fsic.U_CFG_CTRL0.wb_axi_request_done).
Adding EN signal on $flatten\u_fsic.\U_CFG_CTRL0.$procdff$1388 ($adff) from module user_proj_example (D = \u_fsic.U_CFG_CTRL0.axi_wdata_o [4:0], Q = \u_fsic.U_CFG_CTRL0.user_prj_sel_o).
Adding EN signal on $auto$ff.cc:266:slice$1437 ($adff) from module user_proj_example (D = 1'0, Q = \u_fsic.U_IO_SERDES0.pre_as_is_tlast_tvalid_tready_buf [3]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1696 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1591 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1591 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1591 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1588 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1585 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 24 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 25 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1516 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1515 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1515 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1515 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1515 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1514 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1514 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1514 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1514 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1513 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1513 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1513 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1513 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1512 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1512 ($adffe) from module user_proj_example.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1512 ($adffe) from module user_proj_example.

6.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 38 unused cells and 50 unused wires.
<suppressed ~39 debug messages>

6.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~22 debug messages>

6.9.9. Rerunning OPT passes. (Maybe there is more to do..)

6.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

6.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1577: { $auto$opt_dff.cc:194:make_patterns_logic$1574 $auto$opt_dff.cc:194:make_patterns_logic$1572 $auto$opt_dff.cc:194:make_patterns_logic$1570 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1552: { $auto$opt_dff.cc:194:make_patterns_logic$1549 $auto$opt_dff.cc:194:make_patterns_logic$1547 $auto$opt_dff.cc:194:make_patterns_logic$1545 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1541: { $auto$opt_dff.cc:194:make_patterns_logic$1538 $auto$opt_dff.cc:194:make_patterns_logic$1528 $auto$opt_dff.cc:194:make_patterns_logic$1532 $auto$opt_dff.cc:194:make_patterns_logic$1534 $auto$opt_dff.cc:194:make_patterns_logic$1536 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1526: { $auto$opt_dff.cc:194:make_patterns_logic$1523 $auto$opt_dff.cc:194:make_patterns_logic$1521 }
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1167: \u_fsic.U_CFG_CTRL0.axi_grant_o_reg
  Optimizing cells in module \user_proj_example.
Performed a total of 5 changes.

6.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~144 debug messages>
Removed a total of 48 cells.

6.9.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1697 ($adffe) from module user_proj_example.

6.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

6.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.9.16. Rerunning OPT passes. (Maybe there is more to do..)

6.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

6.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.9.20. Executing OPT_DFF pass (perform DFF optimizations).

6.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

6.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.9.23. Rerunning OPT passes. (Maybe there is more to do..)

6.9.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

6.9.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.9.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.9.27. Executing OPT_DFF pass (perform DFF optimizations).

6.9.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.9.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.9.30. Finished OPT passes. (There is nothing left to do.)

6.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$opt_dff.cc:195:make_patterns_logic$1524 ($ne).
Removed top 31 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$ternary$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1708$758 ($mux).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1786$774 ($add).
Removed top 30 bits (of 32) from port Y of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1786$774 ($add).
Removed top 29 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$shiftx$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$798 ($shiftx).
Removed top 29 bits (of 32) from port A of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$800 ($add).
Removed top 28 bits (of 32) from port Y of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$800 ($add).
Removed top 27 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$shiftx$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$801 ($shiftx).
Removed top 28 bits (of 32) from port A of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$803 ($add).
Removed top 27 bits (of 32) from port Y of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$803 ($add).
Removed top 26 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$shiftx$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$804 ($shiftx).
Removed top 28 bits (of 32) from port A of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$806 ($add).
Removed top 27 bits (of 32) from port Y of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$806 ($add).
Removed top 26 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$shiftx$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$807 ($shiftx).
Removed top 27 bits (of 32) from port A of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$809 ($add).
Removed top 26 bits (of 32) from port Y of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$809 ($add).
Removed top 25 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$shiftx$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$810 ($shiftx).
Removed top 27 bits (of 32) from port A of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$812 ($add).
Removed top 26 bits (of 32) from port Y of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$812 ($add).
Removed top 25 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$shiftx$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$813 ($shiftx).
Removed top 27 bits (of 32) from port A of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$815 ($add).
Removed top 26 bits (of 32) from port Y of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$815 ($add).
Removed top 25 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$shiftx$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$816 ($shiftx).
Removed top 27 bits (of 32) from port A of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$818 ($add).
Removed top 26 bits (of 32) from port Y of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$818 ($add).
Removed top 25 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$shiftx$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:0$819 ($shiftx).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.\fsic_coreclk_phase_cnt_0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2106$631 ($add).
Removed top 30 bits (of 32) from port Y of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.\fsic_coreclk_phase_cnt_0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2106$631 ($add).
Removed top 2 bits (of 4) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.\fsic_coreclk_phase_cnt_0.$eq$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2103$628 ($eq).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2256$611 ($add).
Removed top 30 bits (of 32) from port Y of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2256$611 ($add).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2169$570 ($add).
Removed top 29 bits (of 32) from port Y of cell user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2169$570 ($add).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1087$478 ($and).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1087$479 ($and).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1087$481 ($and).
Removed top 30 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1087$483 ($and).
Removed top 31 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1087$485 ($and).
Removed top 27 bits (of 32) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$and$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1087$487 ($and).
Removed top 31 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$ternary$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1123$506 ($mux).
Removed top 31 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$ternary$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1124$507 ($mux).
Removed top 2 bits (of 20) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$eq$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1157$510 ($eq).
Removed top 2 bits (of 20) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$eq$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1158$512 ($eq).
Removed top 2 bits (of 20) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$eq$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1159$514 ($eq).
Removed top 2 bits (of 20) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$eq$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1160$516 ($eq).
Removed top 2 bits (of 20) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$eq$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1161$518 ($eq).
Removed top 2 bits (of 20) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$eq$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1162$520 ($eq).
Removed top 2 bits (of 20) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$ge$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1163$522 ($ge).
Removed top 2 bits (of 20) from port B of cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$le$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1163$523 ($le).
Removed top 1 bits (of 2) from port B of cell user_proj_example.$auto$fsm_map.cc:77:implement_pattern_cache$1475 ($eq).
Removed top 3 bits (of 15) from FF cell user_proj_example.$auto$ff.cc:266:slice$1644 ($adffe).
Removed top 27 bits (of 32) from FF cell user_proj_example.$auto$ff.cc:266:slice$1618 ($adffe).
Removed top 3 bits (of 4) from FF cell user_proj_example.$auto$ff.cc:266:slice$1605 ($adffe).
Removed top 3 bits (of 4) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$982 ($pmux).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$996 ($pmux).
Removed top 3 bits (of 15) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1028 ($pmux).
Removed top 3 bits (of 4) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$980 ($mux).
Removed top 3 bits (of 4) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$985 ($mux).
Removed top 3 bits (of 4) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$991 ($mux).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$994 ($mux).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$999 ($mux).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1005 ($mux).
Removed top 3 bits (of 15) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1026 ($mux).
Removed top 3 bits (of 15) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1033 ($mux).
Removed top 3 bits (of 4) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$989 ($mux).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1003 ($mux).
Removed top 3 bits (of 15) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1023 ($mux).
Removed top 3 bits (of 15) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1031 ($mux).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$ternary$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1074$438 ($mux).
Removed top 3 bits (of 4) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$ternary$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1071$435 ($mux).
Removed top 3 bits (of 4) from FF cell user_proj_example.$auto$ff.cc:266:slice$1553 ($adffe).
Removed top 27 bits (of 32) from FF cell user_proj_example.$auto$ff.cc:266:slice$1527 ($adffe).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1297 ($pmux).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1295 ($mux).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1303 ($mux).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1293 ($mux).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1301 ($mux).
Removed top 27 bits (of 32) from mux cell user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1299 ($mux).
Removed top 3 bits (of 15) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$0\axi_awaddr_o[14:0].
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$0\axi_wdata_o[31:0].
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$0\wb_axi_wdata[31:0].
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1003_Y.
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1005_Y.
Removed top 3 bits (of 15) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1023_Y.
Removed top 3 bits (of 15) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1026_Y.
Removed top 3 bits (of 15) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1031_Y.
Removed top 3 bits (of 15) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1033_Y.
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1293_Y.
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1295_Y.
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1299_Y.
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1301_Y.
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$1303_Y.
Removed top 3 bits (of 4) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$980_Y.
Removed top 3 bits (of 4) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$985_Y.
Removed top 3 bits (of 4) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$991_Y.
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$994_Y.
Removed top 31 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_CFG_CTRL0.$procmux$999_Y.
Removed top 30 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1786$774_Y.
Removed top 27 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$806_Y.
Removed top 26 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$809_Y.
Removed top 26 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$812_Y.
Removed top 26 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$815_Y.
Removed top 26 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$818_Y.
Removed top 30 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.\fsic_coreclk_phase_cnt_0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2106$631_Y.
Removed top 29 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2169$570_Y.
Removed top 30 bits (of 32) from wire user_proj_example.$flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2256$611_Y.

6.11. Executing PEEPOPT pass (run peephole optimizers).

6.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

6.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module user_proj_example:
  creating $macc model for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1786$774 ($add).
  creating $macc model for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$800 ($add).
  creating $macc model for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$803 ($add).
  creating $macc model for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$806 ($add).
  creating $macc model for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$809 ($add).
  creating $macc model for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$812 ($add).
  creating $macc model for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$815 ($add).
  creating $macc model for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$818 ($add).
  creating $macc model for $flatten\u_fsic.\U_IO_SERDES0.\fsic_coreclk_phase_cnt_0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2106$631 ($add).
  creating $macc model for $flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2169$570 ($add).
  creating $macc model for $flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2256$611 ($add).
  creating $alu model for $macc $flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2256$611.
  creating $alu model for $macc $flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2169$570.
  creating $alu model for $macc $flatten\u_fsic.\U_IO_SERDES0.\fsic_coreclk_phase_cnt_0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2106$631.
  creating $alu model for $macc $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$818.
  creating $alu model for $macc $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$815.
  creating $alu model for $macc $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$812.
  creating $alu model for $macc $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$809.
  creating $alu model for $macc $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$806.
  creating $alu model for $macc $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$803.
  creating $alu model for $macc $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$800.
  creating $alu model for $macc $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1786$774.
  creating $alu model for $flatten\u_fsic.\U_CFG_CTRL0.$ge$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1163$522 ($ge): new $alu
  creating $alu model for $flatten\u_fsic.\U_CFG_CTRL0.$le$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1163$523 ($le): new $alu
  creating $alu cell for $flatten\u_fsic.\U_CFG_CTRL0.$le$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1163$523: $auto$alumacc.cc:485:replace_alu$1728
  creating $alu cell for $flatten\u_fsic.\U_CFG_CTRL0.$ge$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1163$522: $auto$alumacc.cc:485:replace_alu$1741
  creating $alu cell for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1786$774: $auto$alumacc.cc:485:replace_alu$1750
  creating $alu cell for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$800: $auto$alumacc.cc:485:replace_alu$1753
  creating $alu cell for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$803: $auto$alumacc.cc:485:replace_alu$1756
  creating $alu cell for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$806: $auto$alumacc.cc:485:replace_alu$1759
  creating $alu cell for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$809: $auto$alumacc.cc:485:replace_alu$1762
  creating $alu cell for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$812: $auto$alumacc.cc:485:replace_alu$1765
  creating $alu cell for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$815: $auto$alumacc.cc:485:replace_alu$1768
  creating $alu cell for $flatten\u_fsic.\U_IO_SERDES0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:1864$818: $auto$alumacc.cc:485:replace_alu$1771
  creating $alu cell for $flatten\u_fsic.\U_IO_SERDES0.\fsic_coreclk_phase_cnt_0.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2106$631: $auto$alumacc.cc:485:replace_alu$1774
  creating $alu cell for $flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2169$570: $auto$alumacc.cc:485:replace_alu$1777
  creating $alu cell for $flatten\u_fsic.\U_IO_SERDES0.\fsic_io_serdes_rx_fc.$add$/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:2256$611: $auto$alumacc.cc:485:replace_alu$1780
  created 13 $alu and 0 $macc cells.

6.14. Executing SHARE pass (SAT-based resource sharing).

6.15. Executing OPT pass (performing simple optimizations).

6.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

6.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.15.6. Executing OPT_DFF pass (perform DFF optimizations).

6.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.15.9. Rerunning OPT passes. (Maybe there is more to do..)

6.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~36 debug messages>

6.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.15.13. Executing OPT_DFF pass (perform DFF optimizations).

6.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.15.16. Finished OPT passes. (There is nothing left to do.)

6.16. Executing MEMORY pass.

6.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

6.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

6.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.18. Executing OPT pass (performing simple optimizations).

6.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~263 debug messages>

6.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.18.3. Executing OPT_DFF pass (perform DFF optimizations).

6.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 26 unused cells and 150 unused wires.
<suppressed ~45 debug messages>

6.18.5. Finished fast OPT passes.

6.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

6.20. Executing OPT pass (performing simple optimizations).

6.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~3 debug messages>

6.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

6.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~16 debug messages>

6.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1010: $auto$opt_reduce.cc:134:opt_pmux$1878
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1096: $auto$opt_reduce.cc:134:opt_pmux$1880
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1140: $auto$opt_reduce.cc:134:opt_pmux$1882
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$982: $auto$opt_reduce.cc:134:opt_pmux$1884
    New ctrl vector for $pmux cell $flatten\u_fsic.\U_CFG_CTRL0.$procmux$996: $auto$opt_reduce.cc:134:opt_pmux$1886
  Optimizing cells in module \user_proj_example.
Performed a total of 5 changes.

6.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

6.20.6. Executing OPT_SHARE pass.

6.20.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1682 ($adffe) from module user_proj_example (D = $flatten\u_fsic.\U_CFG_CTRL0.$0\wb_axi_request_done[0:0], Q = \u_fsic.U_CFG_CTRL0.wb_axi_request_done).

6.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

6.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~5 debug messages>

6.20.10. Rerunning OPT passes. (Maybe there is more to do..)

6.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

6.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1891: { $auto$opt_dff.cc:194:make_patterns_logic$1673 $auto$opt_dff.cc:194:make_patterns_logic$1597 $auto$opt_dff.cc:194:make_patterns_logic$1888 $auto$opt_dff.cc:194:make_patterns_logic$1612 $auto$opt_dff.cc:194:make_patterns_logic$1608 }
  Optimizing cells in module \user_proj_example.
Performed a total of 1 changes.

6.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.20.14. Executing OPT_SHARE pass.

6.20.15. Executing OPT_DFF pass (perform DFF optimizations).

6.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.20.18. Rerunning OPT passes. (Maybe there is more to do..)

6.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

6.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

6.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

6.20.22. Executing OPT_SHARE pass.

6.20.23. Executing OPT_DFF pass (perform DFF optimizations).

6.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

6.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

6.20.26. Finished OPT passes. (There is nothing left to do.)

6.21. Executing TECHMAP pass (map to technology primitives).

6.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $not.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:78e16311e21b467b153febf64cfa4f5824244793$paramod$7fe1424d9d826b3a6286885bc851fafa5143be2b\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$constmap:eb6eff4ce97cf9c108391358ce9b61f0a50ed98b$paramod$1ad69304f3c2a78a94633d2506ab3ec665efd7e2\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:2cdbaf0911ad687e06146ec29ff8c6a63382f6c7$paramod$da43812355a6e9b250bc251f7edaeed2cff7436a\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:2aecfd857a027fb2e49347e7643f4842184ca8dd$paramod$1e346274bdc8996fa2820b4df87d16ba30b47f8f\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:2b43d909417daf6967b46035d7f37f4a03ffd8d3$paramod$01553c455be923a7e7301918747b39857c8d073d\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:02601d72ade52f824d40e52fb7e7fae8cc5566c0$paramod$7165e1576bf6224118f6e43a2959519e03e83615\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:3fdd304b67d8966524ca252b50d7ff7e3fe74386$paramod$7ee4777181c2b3ae6d5f35bc1f0ecb9618962bdc\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:93b4207970103be401b3296f29f3bedef0ce368c$paramod$58e2d19a67854aaaf5543bb278f0d57ecfa03395\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$constmap:813fe8a7558b7f0368296e783b3ae626fda6f296$paramod$252c2b5b8e6d19f3614e6681d49d64e630e92bab\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$c10ac5f0b39b38dcd38e1afdf08560e278248653\_90_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~2493 debug messages>

6.22. Executing OPT pass (performing simple optimizations).

6.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~1444 debug messages>

6.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~576 debug messages>
Removed a total of 192 cells.

6.22.3. Executing OPT_DFF pass (perform DFF optimizations).

6.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 52 unused cells and 437 unused wires.
<suppressed ~54 debug messages>

6.22.5. Finished fast OPT passes.

6.23. Executing ABC pass (technology mapping using ABC).

6.23.1. Extracting gate netlist of module `\user_proj_example' to `<abc-temp-dir>/input.blif'..
Extracted 410 gates and 550 wires to a netlist network with 139 inputs and 107 outputs.

6.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.23.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:        7
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:              NAND cells:       18
ABC RESULTS:             ORNOT cells:       44
ABC RESULTS:               NOT cells:       11
ABC RESULTS:               NOR cells:        9
ABC RESULTS:            ANDNOT cells:      124
ABC RESULTS:               AND cells:       25
ABC RESULTS:                OR cells:       84
ABC RESULTS:               XOR cells:        2
ABC RESULTS:        internal signals:      304
ABC RESULTS:           input signals:      139
ABC RESULTS:          output signals:      107
Removing temp directory.

6.24. Executing OPT pass (performing simple optimizations).

6.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.
<suppressed ~5 debug messages>

6.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.24.3. Executing OPT_DFF pass (perform DFF optimizations).

6.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 1 unused cells and 376 unused wires.
<suppressed ~25 debug messages>

6.24.5. Finished fast OPT passes.

6.25. Executing HIERARCHY pass (managing design hierarchy).

6.25.1. Analyzing design hierarchy..
Top module:  \user_proj_example

6.25.2. Analyzing design hierarchy..
Top module:  \user_proj_example
Removed 0 unused modules.

6.26. Printing statistics.

=== user_proj_example ===

   Number of wires:               1250
   Number of wire bits:           8541
   Number of public wires:         934
   Number of public wire bits:    8222
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                441
     $_ANDNOT_                     123
     $_AND_                         25
     $_DFFE_NN0P_                    3
     $_DFFE_PN0P_                   37
     $_DFFE_PN1P_                    2
     $_DFFE_PP0N_                    1
     $_DFFE_PP0P_                   46
     $_DFF_NN0_                      3
     $_DFF_PN0_                     20
     $_DFF_PN1_                      1
     $_DFF_PP0_                      5
     $_MUX_                          7
     $_NAND_                        18
     $_NOR_                          9
     $_NOT_                         10
     $_ORNOT_                       44
     $_OR_                          83
     $_XNOR_                         2
     $_XOR_                          2

6.27. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Found and reported 0 problems.

7. Generating Graphviz representation of design.
Writing dot description to `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/runs/23_09_15_18_59/tmp/synthesis/post_techmap.dot'.
Dumping module user_proj_example to page 1.
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [3] 1
Warning: WIDTHLABEL $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1342.S [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [2] 1
Warning: WIDTHLABEL $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1342.S [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [0] 1
Warning: WIDTHLABEL $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1342.S [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wstrb_o [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [5] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [4] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [7] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [6] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [9] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [8] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [11] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [10] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [2] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_shift_phase_cnt [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1780.X [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [12] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [13] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [14] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [15] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [16] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [17] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [18] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [19] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [20] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [21] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [22] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [23] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [24] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [25] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [26] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [27] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [28] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [29] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [30] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [31] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.phase_cnt [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.phase_cnt [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_shift_phase_cnt [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_shift_phase_cnt [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_start_delay [2] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [3] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [2] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [3] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [2] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.phase_cnt [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.phase_cnt [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.phase_cnt [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [2] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wstrb [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wdata [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wdata [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wdata [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wdata [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wdata [4] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [4] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [5] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [6] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [7] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [8] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [9] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [10] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [11] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [4] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [30] 1
Warning: WIDTHLABEL \wbs_dat_i [0] 1
Warning: WIDTHLABEL \wbs_dat_i [1] 1
Warning: WIDTHLABEL \wbs_dat_i [2] 1
Warning: WIDTHLABEL \wbs_dat_i [3] 1
Warning: WIDTHLABEL \wbs_dat_i [4] 1
Warning: WIDTHLABEL \wbs_adr_i [0] 1
Warning: WIDTHLABEL \wbs_adr_i [1] 1
Warning: WIDTHLABEL \wbs_adr_i [2] 1
Warning: WIDTHLABEL \wbs_adr_i [3] 1
Warning: WIDTHLABEL \wbs_adr_i [4] 1
Warning: WIDTHLABEL \wbs_adr_i [5] 1
Warning: WIDTHLABEL \wbs_adr_i [6] 1
Warning: WIDTHLABEL \wbs_adr_i [7] 1
Warning: WIDTHLABEL \wbs_adr_i [8] 1
Warning: WIDTHLABEL \wbs_adr_i [9] 1
Warning: WIDTHLABEL \wbs_adr_i [10] 1
Warning: WIDTHLABEL \wbs_adr_i [11] 1
Warning: WIDTHLABEL \wbs_adr_i [12] 1
Warning: WIDTHLABEL \wbs_adr_i [13] 1
Warning: WIDTHLABEL \wbs_adr_i [14] 1
Warning: WIDTHLABEL \wbs_adr_i [15] 1
Warning: WIDTHLABEL \wbs_adr_i [16] 1
Warning: WIDTHLABEL \wbs_adr_i [17] 1
Warning: WIDTHLABEL \wbs_adr_i [18] 1
Warning: WIDTHLABEL \wbs_adr_i [19] 1
Warning: WIDTHLABEL \wbs_adr_i [20] 1
Warning: WIDTHLABEL \wbs_adr_i [21] 1
Warning: WIDTHLABEL \wbs_adr_i [22] 1
Warning: WIDTHLABEL \wbs_adr_i [23] 1
Warning: WIDTHLABEL \wbs_adr_i [24] 1
Warning: WIDTHLABEL \wbs_adr_i [25] 1
Warning: WIDTHLABEL \wbs_adr_i [26] 1
Warning: WIDTHLABEL \wbs_adr_i [27] 1
Warning: WIDTHLABEL \wbs_adr_i [28] 1
Warning: WIDTHLABEL \wbs_adr_i [29] 1
Warning: WIDTHLABEL \wbs_adr_i [30] 1
Warning: WIDTHLABEL \wbs_adr_i [31] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.user_prj_sel_o [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_rdata [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.user_prj_sel_o [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_rdata [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.user_prj_sel_o [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_rdata [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.user_prj_sel_o [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_rdata [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.user_prj_sel_o [4] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_rdata [4] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_shift_phase_cnt [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_shift_phase_cnt [0] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1780.Y [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_fsm_reg [3] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wbs_rdata_o [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wbs_rdata_o [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wbs_rdata_o [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wbs_rdata_o [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wbs_rdata_o [4] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wbs_rdata_o [30] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [2] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.clk_seq [3] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.phase_cnt [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_coreclk_phase_cnt_0.phase_cnt [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1780.X [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_shift_phase_cnt [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL $auto$alumacc.cc:485:replace_alu$1780.Y [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_shift_phase_cnt [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_start_delay [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_start_delay [0] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_start_delay [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_start_delay [1] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.rx_start_delay [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [20] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [20] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [20] 1
Warning: WIDTHLABEL \u_fsic.U_IO_SERDES0.fsic_io_serdes_rx_fc.w_ptr [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \io_in [37] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.user_prj_sel_o [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.user_prj_sel_o [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.user_prj_sel_o [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.user_prj_sel_o [3] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [4] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.user_prj_sel_o [4] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_rdata [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_rdata [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_rdata [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_rdata [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [3] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.m_axi_rdata [4] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [4] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_rdata [30] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [3] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [4] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [5] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [6] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [7] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [8] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [9] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [10] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_awaddr_o [11] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [3] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wdata_o [4] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.axi_wstrb_o [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL $flatten\u_fsic.\U_CFG_CTRL0.$procmux$1342.S [1] 1
Warning: WIDTHLABEL \wbs_sel_i [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wstrb [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [4] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [5] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [6] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [7] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [8] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [9] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [10] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [11] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [12] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [13] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [14] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [15] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [16] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [17] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [18] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [19] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [20] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [21] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [22] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [23] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [24] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [25] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [26] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [27] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [28] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [29] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [30] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_request_add [31] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wdata [0] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wdata [1] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wdata [2] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wdata [3] 1
Warning: WIDTHLABEL \u_fsic.U_CFG_CTRL0.wb_axi_wdata [4] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [0] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [1] 1
Warning: WIDTHLABEL \u_fsic.U_FSIC_CLKRST0.axis_rst_nr [2] 1

8. Executing SHARE pass (SAT-based resource sharing).

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \user_proj_example..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \user_proj_example.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\user_proj_example'.
Removed a total of 0 cells.

9.6. Executing OPT_DFF pass (perform DFF optimizations).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..

9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module user_proj_example.

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 0 unused cells and 874 unused wires.
<suppressed ~874 debug messages>

11. Printing statistics.

=== user_proj_example ===

   Number of wires:                376
   Number of wire bits:           1189
   Number of public wires:          60
   Number of public wire bits:     870
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                441
     $_ANDNOT_                     123
     $_AND_                         25
     $_DFFE_NN0P_                    3
     $_DFFE_PN0P_                   37
     $_DFFE_PN1P_                    2
     $_DFFE_PP0N_                    1
     $_DFFE_PP0P_                   46
     $_DFF_NN0_                      3
     $_DFF_PN0_                     20
     $_DFF_PN1_                      1
     $_DFF_PP0_                      5
     $_MUX_                          7
     $_NAND_                        18
     $_NOR_                          9
     $_NOT_                         10
     $_ORNOT_                       44
     $_OR_                          83
     $_XNOR_                         2
     $_XOR_                          2

mapping tbuf

12. Executing TECHMAP pass (map to technology primitives).

12.1. Executing Verilog-2005 frontend: /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/dependencies/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/dependencies/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

12.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

13. Executing SIMPLEMAP pass (map simple cells to gate primitives).

14. Executing TECHMAP pass (map to technology primitives).

14.1. Executing Verilog-2005 frontend: /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/dependencies/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/dependencies/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

15. Executing SIMPLEMAP pass (map simple cells to gate primitives).

16. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

16.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\user_proj_example':
  mapped 115 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 3 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.

17. Printing statistics.

=== user_proj_example ===

   Number of wires:                523
   Number of wire bits:           1336
   Number of public wires:          60
   Number of public wire bits:     870
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                588
     $_ANDNOT_                     123
     $_AND_                         25
     $_MUX_                         96
     $_NAND_                        18
     $_NOR_                          9
     $_NOT_                         68
     $_ORNOT_                       44
     $_OR_                          83
     $_XNOR_                         2
     $_XOR_                          2
     sky130_fd_sc_hd__dfrtp_2      115
     sky130_fd_sc_hd__dfstp_2        3

[INFO]: USING STRATEGY AREA 0

18. Executing ABC pass (technology mapping using ABC).

18.1. Extracting gate netlist of module `\user_proj_example' to `/tmp/yosys-abc-yzcLDs/input.blif'..
Extracted 470 gates and 625 wires to a netlist network with 154 inputs and 164 outputs.

18.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-yzcLDs/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-yzcLDs/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-yzcLDs/input.blif 
ABC: + read_lib -w /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/runs/23_09_15_18_59/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/runs/23_09_15_18_59/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/runs/23_09_15_18_59/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /SSD1T/debug/fsic_0913debug_fsic_onefile/caravel_user_project/openlane/user_proj_example/runs/23_09_15_18_59/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 85000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 85000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 10 -S 750.0 
ABC: + upsize -D 85000 
ABC: Current delay (2118.83 ps) does not exceed the target delay (85000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 85000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =    290 ( 39.7 %)   Cap = 16.4 ff (  7.1 %)   Area =     2092.01 ( 60.0 %)   Delay =  2345.72 ps  (  4.8 %)               
ABC: Path  0 --      71 : 0    2 pi                      A =   0.00  Df =  14.4   -8.6 ps  S =  25.7 ps  Cin =  0.0 ff  Cout =   4.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     454 : 4    1 sky130_fd_sc_hd__or4b_2 A =  10.01  Df = 642.4 -465.5 ps  S =  92.0 ps  Cin =  1.5 ff  Cout =   1.7 ff  Cmax = 265.5 ff  G =  110  
ABC: Path  2 --     456 : 3    2 sky130_fd_sc_hd__or3_2  A =   7.51  Df =1096.1 -825.8 ps  S =  75.9 ps  Cin =  1.5 ff  Cout =   3.1 ff  Cmax = 310.4 ff  G =  192  
ABC: Path  3 --     494 : 4    5 sky130_fd_sc_hd__or4_2  A =   8.76  Df =1784.7-1367.2 ps  S = 151.0 ps  Cin =  1.5 ff  Cout =  16.8 ff  Cmax = 310.4 ff  G = 1072  
ABC: Path  4 --     495 : 3    1 sky130_fd_sc_hd__mux2_2 A =  11.26  Df =2126.8-1477.7 ps  S =  45.6 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path  5 --     496 : 1    1 sky130_fd_sc_hd__buf_1  A =   3.75  Df =2345.7-1376.6 ps  S = 396.3 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi70 (\u_fsic.U_CFG_CTRL0.axi_awaddr_o [3]).  End-point = po85 ($auto$rtlil.cc:2560:MuxGate$5273).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  154/  164  lat =    0  nd =   290  edge =    695  area =2091.77  delay = 7.00  lev = 7
ABC: + write_blif /tmp/yosys-abc-yzcLDs/output.blif 

18.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       56
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       70
ABC RESULTS:        internal signals:      307
ABC RESULTS:           input signals:      154
ABC RESULTS:          output signals:      164
Removing temp directory.

19. Executing SETUNDEF pass (replace undef values with defined constants).

20. Executing HILOMAP pass (mapping to constant drivers).

21. Executing SPLITNETS pass (splitting up multi-bit signals).

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \user_proj_example..
Removed 90 unused cells and 1068 unused wires.
<suppressed ~241 debug messages>

23. Executing INSBUF pass (insert buffer cells for connected wires).
Added user_proj_example.$auto$insbuf.cc:79:execute$6397: \wbs_dat_o [31] -> \wbs_dat_o [5]
Added user_proj_example.$auto$insbuf.cc:79:execute$6398: \wbs_dat_o [31] -> \wbs_dat_o [6]
Added user_proj_example.$auto$insbuf.cc:79:execute$6399: \wbs_dat_o [31] -> \wbs_dat_o [7]
Added user_proj_example.$auto$insbuf.cc:79:execute$6400: \wbs_dat_o [31] -> \wbs_dat_o [8]
Added user_proj_example.$auto$insbuf.cc:79:execute$6401: \wbs_dat_o [31] -> \wbs_dat_o [9]
Added user_proj_example.$auto$insbuf.cc:79:execute$6402: \wbs_dat_o [31] -> \wbs_dat_o [10]
Added user_proj_example.$auto$insbuf.cc:79:execute$6403: \wbs_dat_o [31] -> \wbs_dat_o [11]
Added user_proj_example.$auto$insbuf.cc:79:execute$6404: \wbs_dat_o [31] -> \wbs_dat_o [12]
Added user_proj_example.$auto$insbuf.cc:79:execute$6405: \wbs_dat_o [31] -> \wbs_dat_o [13]
Added user_proj_example.$auto$insbuf.cc:79:execute$6406: \wbs_dat_o [31] -> \wbs_dat_o [14]
Added user_proj_example.$auto$insbuf.cc:79:execute$6407: \wbs_dat_o [31] -> \wbs_dat_o [15]
Added user_proj_example.$auto$insbuf.cc:79:execute$6408: \wbs_dat_o [31] -> \wbs_dat_o [16]
Added user_proj_example.$auto$insbuf.cc:79:execute$6409: \wbs_dat_o [31] -> \wbs_dat_o [17]
Added user_proj_example.$auto$insbuf.cc:79:execute$6410: \wbs_dat_o [31] -> \wbs_dat_o [18]
Added user_proj_example.$auto$insbuf.cc:79:execute$6411: \wbs_dat_o [31] -> \wbs_dat_o [19]
Added user_proj_example.$auto$insbuf.cc:79:execute$6412: \wbs_dat_o [31] -> \wbs_dat_o [20]
Added user_proj_example.$auto$insbuf.cc:79:execute$6413: \wbs_dat_o [31] -> \wbs_dat_o [21]
Added user_proj_example.$auto$insbuf.cc:79:execute$6414: \wbs_dat_o [31] -> \wbs_dat_o [22]
Added user_proj_example.$auto$insbuf.cc:79:execute$6415: \wbs_dat_o [31] -> \wbs_dat_o [23]
Added user_proj_example.$auto$insbuf.cc:79:execute$6416: \wbs_dat_o [31] -> \wbs_dat_o [24]
Added user_proj_example.$auto$insbuf.cc:79:execute$6417: \wbs_dat_o [31] -> \wbs_dat_o [25]
Added user_proj_example.$auto$insbuf.cc:79:execute$6418: \wbs_dat_o [31] -> \wbs_dat_o [26]
Added user_proj_example.$auto$insbuf.cc:79:execute$6419: \wbs_dat_o [31] -> \wbs_dat_o [27]
Added user_proj_example.$auto$insbuf.cc:79:execute$6420: \wbs_dat_o [31] -> \wbs_dat_o [28]
Added user_proj_example.$auto$insbuf.cc:79:execute$6421: \wbs_dat_o [31] -> \wbs_dat_o [29]
Added user_proj_example.$auto$insbuf.cc:79:execute$6422: \wbs_dat_o [31] -> \wbs_dat_o [30]

24. Executing CHECK pass (checking for obvious problems).
Checking module user_proj_example...
Warning: Wire user_proj_example.\wbs_dat_o [31] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [30] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [29] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [28] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [27] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [26] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [25] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [24] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [23] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [22] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [21] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [20] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [19] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [18] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [17] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [16] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [15] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [14] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [13] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [12] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [11] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [10] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [9] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [8] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [7] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [6] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [5] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [4] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [3] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [2] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [1] is used but has no driver.
Warning: Wire user_proj_example.\wbs_dat_o [0] is used but has no driver.
Warning: Wire user_proj_example.\wbs_ack_o is used but has no driver.
Warning: Wire user_proj_example.\user_irq [2] is used but has no driver.
Warning: Wire user_proj_example.\user_irq [1] is used but has no driver.
Warning: Wire user_proj_example.\user_irq [0] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [127] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [126] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [125] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [124] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [123] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [122] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [121] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [120] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [119] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [118] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [117] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [116] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [115] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [114] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [113] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [112] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [111] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [110] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [109] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [108] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [107] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [106] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [105] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [104] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [103] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [102] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [101] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [100] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [99] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [98] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [97] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [96] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [95] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [94] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [93] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [92] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [91] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [90] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [89] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [88] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [87] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [86] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [85] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [84] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [83] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [82] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [81] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [80] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [79] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [78] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [77] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [76] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [75] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [74] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [73] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [72] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [71] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [70] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [69] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [68] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [67] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [66] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [65] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [64] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [63] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [62] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [61] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [60] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [59] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [58] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [57] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [56] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [55] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [54] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [53] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [52] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [51] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [50] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [49] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [48] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [47] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [46] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [45] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [44] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [43] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [42] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [41] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [40] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [39] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [38] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [37] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [36] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [35] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [34] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [33] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [32] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [31] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [30] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [29] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [28] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [27] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [26] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [25] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [24] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [23] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [22] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [21] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [20] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [19] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [18] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [17] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [16] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [15] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [14] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [13] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [12] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [11] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [10] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [9] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [8] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [7] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [6] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [5] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [4] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [3] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [2] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [1] is used but has no driver.
Warning: Wire user_proj_example.\la_data_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_out [37] is used but has no driver.
Warning: Wire user_proj_example.\io_out [36] is used but has no driver.
Warning: Wire user_proj_example.\io_out [35] is used but has no driver.
Warning: Wire user_proj_example.\io_out [34] is used but has no driver.
Warning: Wire user_proj_example.\io_out [33] is used but has no driver.
Warning: Wire user_proj_example.\io_out [32] is used but has no driver.
Warning: Wire user_proj_example.\io_out [31] is used but has no driver.
Warning: Wire user_proj_example.\io_out [30] is used but has no driver.
Warning: Wire user_proj_example.\io_out [29] is used but has no driver.
Warning: Wire user_proj_example.\io_out [28] is used but has no driver.
Warning: Wire user_proj_example.\io_out [27] is used but has no driver.
Warning: Wire user_proj_example.\io_out [26] is used but has no driver.
Warning: Wire user_proj_example.\io_out [25] is used but has no driver.
Warning: Wire user_proj_example.\io_out [24] is used but has no driver.
Warning: Wire user_proj_example.\io_out [23] is used but has no driver.
Warning: Wire user_proj_example.\io_out [22] is used but has no driver.
Warning: Wire user_proj_example.\io_out [21] is used but has no driver.
Warning: Wire user_proj_example.\io_out [20] is used but has no driver.
Warning: Wire user_proj_example.\io_out [19] is used but has no driver.
Warning: Wire user_proj_example.\io_out [18] is used but has no driver.
Warning: Wire user_proj_example.\io_out [17] is used but has no driver.
Warning: Wire user_proj_example.\io_out [16] is used but has no driver.
Warning: Wire user_proj_example.\io_out [15] is used but has no driver.
Warning: Wire user_proj_example.\io_out [14] is used but has no driver.
Warning: Wire user_proj_example.\io_out [13] is used but has no driver.
Warning: Wire user_proj_example.\io_out [12] is used but has no driver.
Warning: Wire user_proj_example.\io_out [11] is used but has no driver.
Warning: Wire user_proj_example.\io_out [10] is used but has no driver.
Warning: Wire user_proj_example.\io_out [9] is used but has no driver.
Warning: Wire user_proj_example.\io_out [8] is used but has no driver.
Warning: Wire user_proj_example.\io_out [7] is used but has no driver.
Warning: Wire user_proj_example.\io_out [6] is used but has no driver.
Warning: Wire user_proj_example.\io_out [5] is used but has no driver.
Warning: Wire user_proj_example.\io_out [4] is used but has no driver.
Warning: Wire user_proj_example.\io_out [3] is used but has no driver.
Warning: Wire user_proj_example.\io_out [2] is used but has no driver.
Warning: Wire user_proj_example.\io_out [1] is used but has no driver.
Warning: Wire user_proj_example.\io_out [0] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [37] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [36] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [35] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [34] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [33] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [32] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [31] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [30] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [29] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [28] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [27] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [26] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [25] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [24] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [23] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [22] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [21] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [20] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [19] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [18] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [17] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [16] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [15] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [14] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [13] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [12] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [11] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [10] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [9] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [8] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [7] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [6] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [5] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [4] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [3] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [2] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [1] is used but has no driver.
Warning: Wire user_proj_example.\io_oeb [0] is used but has no driver.
Found and reported 240 problems.

25. Printing statistics.

=== user_proj_example ===

   Number of wires:                419
   Number of wire bits:           1009
   Number of public wires:         130
   Number of public wire bits:     720
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                641
     sky130_fd_sc_hd__a211o_2        3
     sky130_fd_sc_hd__a21bo_2        1
     sky130_fd_sc_hd__a21o_2        12
     sky130_fd_sc_hd__a21oi_2        2
     sky130_fd_sc_hd__a221o_2        3
     sky130_fd_sc_hd__a22o_2        56
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__a41o_2         3
     sky130_fd_sc_hd__and2_2         7
     sky130_fd_sc_hd__and2b_2        9
     sky130_fd_sc_hd__and3_2         2
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__and4bb_2       2
     sky130_fd_sc_hd__buf_1         45
     sky130_fd_sc_hd__buf_2         26
     sky130_fd_sc_hd__conb_1       207
     sky130_fd_sc_hd__dfrtp_2      115
     sky130_fd_sc_hd__dfstp_2        3
     sky130_fd_sc_hd__inv_2         70
     sky130_fd_sc_hd__mux2_2        21
     sky130_fd_sc_hd__nand2_2        5
     sky130_fd_sc_hd__nand2b_2       1
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nor2_2         9
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2        2
     sky130_fd_sc_hd__o21a_2         3
     sky130_fd_sc_hd__o21ai_2        1
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__or2_2          6
     sky130_fd_sc_hd__or3_2          3
     sky130_fd_sc_hd__or3b_2         2
     sky130_fd_sc_hd__or4_2          6
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__xnor2_2        1
     sky130_fd_sc_hd__xor2_2         1

   Chip area for module '\user_proj_example': 6099.600000

26. Executing Verilog backend.

26.1. Executing BMUXMAP pass.

26.2. Executing DEMUXMAP pass.
Dumping module `\user_proj_example'.

Warnings: 384 unique messages, 634 total
End of script. Logfile hash: bbb40f0c6e, CPU: user 1.82s system 0.02s, MEM: 57.91 MB peak
Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)
Time spent: 17% 2x abc (0 sec), 14% 28x opt_clean (0 sec), ...
