# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"top_module_func_synth.v" \
"../../../../../ECE_327_Project_4.srcs/sources_1/new/MST.v" \
"../../../../../../Downloads/top_module.v" \

# Do not sort compile order
nosort
