/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  reg [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  reg [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  reg [3:0] celloutsig_1_18z;
  reg [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[41] | ~(celloutsig_0_2z[1]);
  assign celloutsig_0_21z = celloutsig_0_10z | ~(celloutsig_0_9z[4]);
  assign celloutsig_1_4z = celloutsig_1_3z | celloutsig_1_1z;
  assign celloutsig_1_6z = ~(celloutsig_1_1z ^ in_data[126]);
  assign celloutsig_0_0z = in_data[93:82] >= in_data[21:10];
  assign celloutsig_0_7z = { in_data[22], celloutsig_0_3z, celloutsig_0_1z } >= { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = { 1'h0, celloutsig_0_6z[6:1], celloutsig_0_8z } > { celloutsig_0_6z[9:8], 1'h0, celloutsig_0_6z[6:3], celloutsig_0_8z };
  assign celloutsig_0_26z = { celloutsig_0_18z[5:1], celloutsig_0_10z } > { celloutsig_0_25z[5:1], celloutsig_0_21z };
  assign celloutsig_0_5z = in_data[18:13] <= { celloutsig_0_2z[5:1], celloutsig_0_4z };
  assign celloutsig_0_23z = celloutsig_0_2z[3:0] <= celloutsig_0_2z[3:0];
  assign celloutsig_0_13z = celloutsig_0_12z & ~(celloutsig_0_9z[3]);
  assign celloutsig_1_0z = in_data[109] & ~(in_data[175]);
  assign celloutsig_0_17z = celloutsig_0_16z[5:1] % { 1'h1, celloutsig_0_6z[2:1], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_11z = in_data[120] ? { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_10z } : celloutsig_1_7z[19:2];
  assign celloutsig_0_18z = celloutsig_0_8z[3] ? { celloutsig_0_6z[12:8], 1'h0, celloutsig_0_6z[6:0] } : { celloutsig_0_11z[3:1], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_1_7z = - { in_data[164:148], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_5z = - { in_data[127:125], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_1z = | { in_data[27:23], celloutsig_0_0z };
  assign celloutsig_0_22z = | { celloutsig_0_6z[9:8], celloutsig_0_6z[6] };
  assign celloutsig_1_1z = | in_data[155:151];
  assign celloutsig_0_3z = ~^ { in_data[12:0], celloutsig_0_0z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_11z[13:7], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_10z = ~^ celloutsig_0_2z[5:1];
  assign celloutsig_0_12z = ~^ celloutsig_0_11z[5:2];
  assign celloutsig_1_3z = ~^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_6z[9:8], 1'h0, celloutsig_0_6z[6:4] } << { celloutsig_0_2z[1], celloutsig_0_8z };
  assign celloutsig_1_8z = { in_data[114], celloutsig_1_3z, celloutsig_1_4z } >>> { celloutsig_1_5z[2], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_8z = { 1'h0, celloutsig_0_6z[6:3] } >>> { celloutsig_0_2z[6:4], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_11z = celloutsig_0_2z >>> { celloutsig_0_6z[10:8], 1'h0, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_24z = celloutsig_0_2z[5:0] >>> { celloutsig_0_6z[5], celloutsig_0_17z };
  assign celloutsig_0_27z = { celloutsig_0_9z[4:1], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_26z } >>> { celloutsig_0_6z[12:8], 1'h0, celloutsig_0_6z[6:0] };
  assign celloutsig_1_10z = { in_data[191:186], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z } ~^ { celloutsig_1_7z[15:11], celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_5z[4:1], celloutsig_1_12z } ~^ { celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_0_16z = { in_data[47:37], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_0z } ^ { celloutsig_0_2z[5:0], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_1_12z = ~((celloutsig_1_6z & celloutsig_1_6z) | celloutsig_1_0z);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[99]) | in_data[124]);
  always_latch
    if (!clkin_data[128]) celloutsig_1_18z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_18z = { celloutsig_1_15z[1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_14z };
  always_latch
    if (clkin_data[160]) celloutsig_1_19z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_19z = celloutsig_1_10z;
  always_latch
    if (clkin_data[96]) celloutsig_0_2z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[94:88];
  always_latch
    if (!clkin_data[64]) celloutsig_0_25z = 7'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_25z = { celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_22z };
  assign { celloutsig_0_6z[8], celloutsig_0_6z[11:10], celloutsig_0_6z[6:0], celloutsig_0_6z[12], celloutsig_0_6z[9] } = { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } ^ { celloutsig_0_0z, in_data[62:61], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, in_data[63], celloutsig_0_0z };
  assign celloutsig_0_6z[7] = 1'h0;
  assign { out_data[131:128], out_data[106:96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
