Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Dec 14 17:26:48 2021
| Host         : lhcelec01 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file MercuryXU5_EndcapSL_control_sets_placed.rpt
| Design       : MercuryXU5_EndcapSL
| Device       : xczu5ev
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1819 |
|    Minimum number of control sets                        |  1819 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1449 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1819 |
| >= 0 to < 4        |   325 |
| >= 4 to < 6        |   450 |
| >= 6 to < 8        |   104 |
| >= 8 to < 10       |   121 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    89 |
| >= 14 to < 16      |     5 |
| >= 16              |   697 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           11396 |         2507 |
| No           | No                    | Yes                    |             252 |           61 |
| No           | Yes                   | No                     |            4081 |         1515 |
| Yes          | No                    | No                     |           12491 |         2176 |
| Yes          | No                    | Yes                    |             153 |           35 |
| Yes          | Yes                   | No                     |            5466 |         1165 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                                      Clock Signal                                                                                                                                                                                      |                                                                                                                                                                                               Enable Signal                                                                                                                                                                                               |                                                                                                                                                                                                   Set/Reset Signal                                                                                                                                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~design_1_i/debug_bridge_0/U0/bsip/U0/tck                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_mux/inst/reset                                                                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                                                                                                      | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                              | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                               | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                             | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                             | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                  | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                       | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                     | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                   | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                                                                     | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                                                                                | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_reset_cbstg2_rd_clk                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                                                                              | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                     | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                         | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                                                                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    | i_gmii2rgmii/i_rgmii_gmii/RxCycleCntHigh_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push136_out                                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                             | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_lnkreset_i_1_n_0                                                                                                                                                                                                                                                                     | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]_0[0]                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                                                                                                                                                 | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_0[0]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/fifoaddr                                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                                                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_count[1]_i_1_n_0                                                                                                                                                                                                                                                             | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/any_vld_btf_fifo_din_detect_dlyd_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/any_vld_btf_fifo_din_detect_dlyd_i_1_n_0                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/CHANNEL_UP_TX_IF_reg_0                                                                                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_5[0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_4[0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_cbcc_only_reset_rd_clk/stg5_reg_0                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/core_reset_logic_i/SYSTEM_RESET_reg_0                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxheadervalid_i                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/intr_flop                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]_0[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                     | design_1_i/debug_bridge_0/U0/bs_mux/inst/reset                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_r_state[1]_i_1_n_0                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/heartbeat_0/U0/FSM_sequential_phase[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_bresp_i[1]_i_1_n_0                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/fifoaddr                                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_0                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                              | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_5[0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_4[0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                     | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_mux/inst/mux_i_reg0                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/b_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/b_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1__0_n_0                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[11]_i_1_n_0                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/b_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[11]_i_1_n_0                                                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[11]_i_1_n_0                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/r_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/w_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[11]_i_1_n_0                                                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/FSM_sequential_w_state[2]_i_1_n_0                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                   | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/E[0]   | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0] | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                   | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_0               | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_0                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_0                | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_0                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txpmaresetdone_out[0]                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                                                                                                                                                                        | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_pipelined.state_reg[1][0]                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/gpio_led/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_rd_en[2]_i_1_n_0                                                                                                                                                                                                                                                              | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/remote_rdy_cntr01_out                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/remote_rdy_cntr[0]_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                                                                                                                                                   | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_decoder_inst/data_out_reg[46]_0[0]                                                                                                                                                                                                                                                                                | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.state                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/gtwiz_userclk_rx_reset_in_r                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                            | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                                                                                                                                                                                      | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_rst_sync_blocksyncall_initclk_sync/E[0]                                                                                                                                                                                                                                                          | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]_0[0]                                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[m_valid_i]_1[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                                                                                                                                  | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.state                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/p_2_in                                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/axi_arready0                                                                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                               | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/trace_read_en                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_pipelined.state_reg[1][0]                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/p_2_in                                                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/axi_arready0                                                                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_pipelined.state_reg[1][0]                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_pipelined.state_reg[1][0]                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1__80_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1__85_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1__88_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1__87_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1__86_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1__76_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1__84_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1__83_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1__82_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1__81_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1__79_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1__78_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1__77_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[0][0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__117_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__96_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__95_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__94_n_0                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__93_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__92_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__120_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__119_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__91_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__118_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__116_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__115_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__114_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__113_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__112_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__111_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__110_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__109_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__90_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                                                                                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/state_reg[m_valid_i][0]                                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/lane_init_sm_i/reset_count_r                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__108_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__98_n_0                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__97_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                                                                                                                   | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                                                          | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/Q[1]                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/xsdb_memory_read_inst/D[0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1][0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/Q[1]                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__107_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__106_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__105_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__104_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__103_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__102_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__101_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__100_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__99_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__89_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/shift                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg                                                                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                          | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                       | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                      | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[1]_0                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_gen_i/TX_DATA[62]_i_1_n_0                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[1]_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/sync_intr_sent_0                                                                                                                                                                                                                                                                                    | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/CHANNEL_UP_RX_IF_reg_0                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/dbg_extend_srst0                                                                                                                                                                                                                                                               | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/dbg_srst_assert                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/support_reset_logic_i/u_rst_sync_gt/SS[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/do_rd_en                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__121_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__122_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__123_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__124_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                                                                                                                                                                                      | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/debug_bridge_0/U0/bsip/U0/tck                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_i_1_n_0                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/index[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                   | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/index[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                              | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                               | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int               |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_2_n_0                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/FSM_onehot_state[3]_i_1_n_0                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_2_n_0                                                                                                                                                                                                                                                                     | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/state[0]_i_1__0_n_0                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_2[0]                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/is_zero_r_reg_2[0]                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_bond_gen_i/data_v_r                                                                                                                                                                                                                                                                                              | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_bond_gen_i/free_count_r[0]_i_1_n_0                                                                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wr_monitor_flag                                                                                                                                                                                                                                                                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg9_reg_0[0]                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/core_reset_logic_i/ready_r_reg0                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_i_1__0_n_0              |                1 |              5 |         5.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/RX_NA_IDLE                                                                                                                                                                                                                                                                                                    | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/rx_na_idles_cntr[4]_i_1_n_0                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                                                                                                                                                     | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                                        | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2][0]                                                                                                                                                                                                                                                                     | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                                                                                                                                                   | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                                                                  | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2          |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any      |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/support_reset_logic_i/gt_reset_out                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                             |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/idle_xmit_cntr                                                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/wait_for_lane_up_r_reg_0[0]                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                                                                                                                                  | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/rst_ps8_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps8_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
| ~design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                           | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en[5]_i_1_n_0                                                                                                                                                                                                                                                              | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/SR[0]                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/system_reset_r2                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[5]_i_1_n_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                                                                                                                                                   | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push136_out                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bsip/U0/tck                                                                                                                                                                                                                                                                                                                                              | design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEIR_O_reg_0[0]                                                                                                                                                                                                                                                                                                        | design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/AS[0]                                                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
| ~i_gmii2rgmii/RGMII_rxclk_buf                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_0[5]                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bsip/U0/tck                                                                                                                                                                                                                                                                                                                                              | design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/E[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                           | i_gmii2rgmii/i_rgmii_gmii/TxCnt[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                                                               | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                    | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    | i_gmii2rgmii/i_rgmii_gmii/Gmii_TxD_Reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         | i_gmii2rgmii/Rst                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_0/U0/bs_mux/inst/sel                                                                                                                                                                                                                                                                                                                                                              | design_1_i/debug_bridge_0/U0/bs_mux/inst/reset                                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    | i_gmii2rgmii/i_rgmii_gmii/sel                                                                                                                                                                                                                                                                                                                                                                             | i_gmii2rgmii/i_rgmii_gmii/CycleCnt                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                        | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                           | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                   | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0                               | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                 |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/reset_count_start_reg_n_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                             | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                             | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                                             |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |              7 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                     | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                                                                                                                                                                      | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/auto_neg_intr_gen.tx_ch0_data[47]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                                                                                                                                                                                                                                                                                                                                          | i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_0[5]                                                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | i_gmii2rgmii/i_rgmii_gmii/FifoResetRxClock_Reg_0[5]                                                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_rst_sync_gtx_reset_comb/SR[0]                                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_rx_active_in_extend_cntr[7]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_active_out                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].r_packing_boundary_reg[1][0]                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                   | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                   | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                | design_1_i/ila_axi4/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                                | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                              | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tck_en                                                                                                                                                                                                                                                                                                                                        | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/p_1_in[0]                                                                                                                                                                                                                                                                                                                                  | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                    | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
| ~design_1_i/debug_bridge_0/U0/bsip/U0/tck                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                              | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_cdc_hard_err_init/E[0]                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_rst_sync_reset_initclk/stg5_reg_0[0]                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tck_en                                                                                                                                                                                                                                                                                                                                             | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/SR[0]                                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/p_1_in[31]                                                                                                                                                                                                                                                                                                                                      | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/p_1_in[23]                                                                                                                                                                                                                                                                                                                                      | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/p_1_in[15]                                                                                                                                                                                                                                                                                                                                      | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                    | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/p_1_in[0]                                                                                                                                                                                                                                                                                                                                       | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/done_reg_0[0]                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_thread_loop[3].r_packing_boundary_reg[3][0]                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                        | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_0_2_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                      | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_unshelve_reg[2][0]                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cdr_reset_fsm_cntr_r[7]_i_1_n_0                                                                                                                                                                                                                                                                    | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[0]_0[0]                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                        | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/usrclk_tx_active_in_extend_cntr[7]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/mmcm_not_locked_out                                                                                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                                                                                                                                                        | design_1_i/ila_6bit_counter/U0/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                                                                                                                                                                        | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_192_255_0_2_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_191_0_2_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                5 |              9 |         1.80 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                       | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/new_gtx_rx_pcsreset_comb                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    | i_gmii2rgmii/i_rgmii_gmii/Gmii_RxD[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                             | i_gmii2rgmii/Rst                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                6 |              9 |         1.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                                                                                                                                                                     |                1 |              9 |         9.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                               | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                        | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                          | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                                                                                                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                     | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_0                                  |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/E[0]                                                                                                                                                                                                                                                         | design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/mmcm_not_locked_out                                                                                                                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_cmd_active_reg[2]_0[0]                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_thread_loop[3].r_cmd_active_reg[3][0]                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_0                        |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/p_1_in[2]                                                                                                                                                                                                                                                                     | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                                          | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1_n_0                     | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_0                                  |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                                                                                                                                                               |                9 |             10 |         1.11 |
|  i_gmii2rgmii/GMII_tx_clk                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].r_cmd_active_reg[1][0]                                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/E[0]                                                                                                                                                                                                                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                              | design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                                          | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk                                                                                                                                                                                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                        |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                      | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                   |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                      | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                   |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    | i_gmii2rgmii/i_rgmii_gmii/i_fifo/p_7_out                                                                                                                                                                                                                                                                                                                                                                  | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                         | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                                         | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                            | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                8 |             13 |         1.62 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                                         | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |               10 |             13 |         1.30 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                                                                                                                                                                          |                7 |             13 |         1.86 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                                                                                                                                                                          |                9 |             13 |         1.44 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/s_aresetn_0                                                                                                                                                                                                                                                                                           |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                        |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                                                                                                                            | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                           | i_gmii2rgmii/Rst                                                                                                                                                                                                                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                8 |             14 |         1.75 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |               10 |             14 |         1.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                7 |             14 |         2.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/standard_cc_module_i/count_16d_srl_r[0]_i_1_n_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                                                                                                                                                                          |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                           |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |             16 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |             16 |         1.14 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_count_i[15]_i_1_n_0                                                                                                                                                                                                                                               | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/begin_r                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/block_sync_sm_gtx0_i/p_1_in[1]                                                                                                                                                                                                                                                                               |                1 |             16 |        16.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                                  | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                                  | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                              | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | i_gmii2rgmii/Rst_Rx                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  i_gmii2rgmii/RGMII_rxclk_buf                                                                                                                                                                                                                                                                                                                                                          | i_gmii2rgmii/i_rgmii_gmii/i_fifo/WrAddrGray[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                                                              | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                                                   | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |             16 |         1.14 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               15 |             16 |         1.07 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             17 |         1.55 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             17 |         1.70 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                                                                                                                              | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             17 |         3.40 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/pat_count[3]_i_1_n_0                                                                                                                                                                                                                                                                            | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg_0                                                                                                                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                                                                                     | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                                                                                                    | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                                                                                                                                                         | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             17 |         2.83 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             17 |         2.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             17 |         2.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             17 |         1.89 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                              |                4 |             17 |         4.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                        |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                        |                3 |             18 |         6.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                   |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                               | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                5 |             18 |         3.60 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                   | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                2 |             18 |         9.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             18 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             19 |         2.38 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                              |                7 |             19 |         2.71 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[1]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             19 |         2.11 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             19 |         2.11 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[3]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             19 |         1.90 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[2]                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             19 |         2.38 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             19 |         2.38 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             19 |         1.90 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             19 |         2.11 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             19 |         3.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             19 |         3.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                       | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                          | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                                                                                                                                                                                  |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                              | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                                                                                                                                                                                      |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                           | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                                                                                                                                                                                               |                9 |             20 |         2.22 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                         | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |               10 |             21 |         2.10 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             21 |         2.62 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             21 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                5 |             21 |         4.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             21 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             21 |         5.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                5 |             21 |         4.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld49_out                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             21 |         2.62 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             21 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             21 |         4.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             21 |         5.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             21 |         7.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/standard_cc_module_i/count_24d_srl_r0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                                                                                                                                    | i_gmii2rgmii/i_rgmii_gmii/i_fifo/p_1_in                                                                                                                                                                                                                                                                                                                                                                   | i_gmii2rgmii/i_rgmii_gmii/FifoResetMainClock_Reg_1[5]                                                                                                                                                                                                                                                                                                                                                               |                5 |             23 |         4.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                9 |             24 |         2.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                      | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                             |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/u_rst_sync_fsm_resetdone_initclk/dly_gt_rst_r_reg[18]                                                                                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.standard_cc_module_inst/pma_init_assertion                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                         |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                      | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                                                                                                                          |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             25 |         6.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |             25 |         1.79 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             25 |         4.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             25 |         2.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             25 |         3.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             25 |         2.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                        | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/design_1_aurora_64b66b_0_0_gt_i/inst/gen_gtwizard_gthe4_top.design_1_aurora_64b66b_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                             |                4 |             26 |         6.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                              |                7 |             27 |         3.86 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                6 |             27 |         4.50 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                              |                6 |             27 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             27 |         4.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                               | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                6 |             28 |         4.67 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                   | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                  |                2 |             28 |        14.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                           |                9 |             30 |         3.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             31 |         5.17 |
|  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[1]_i_1_n_0                                                                                                                                                                                                                                                                                                   | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                8 |             31 |         3.88 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             31 |         6.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             31 |         4.43 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                  | design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                6 |             31 |         5.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             31 |         3.88 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/ADV_TRIG.u_adv_trig/bram_rd_addr[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             31 |         6.20 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                                                                     | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                     | design_1_i/debug_bridge_0/U0/bs_mux/inst/reset                                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/pre_r1_rxdatavalid_i                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/bit_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg_rden                                                                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/bit_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                                                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/debug_bridge_0/U0/bsip/U0/tck                                                                                                                                                                                                                                                                                                                                              | design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg_0                                                                                                                                                                                                                                                                                                            | design_1_i/debug_bridge_0/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/CAPDR_O_reg_0                                                                                                                                                                                                                                                                                                                        |                2 |             32 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                     | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_axi4_lite_if/slv_reg_rden                                                                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                  |               33 |             33 |         1.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             33 |         3.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             33 |         4.71 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          | design_1_i/debug_bridge_1/U0/xsdbm/inst/BSCANID.u_xsdbm_id/EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                  | design_1_i/debug_bridge_0/U0/bs_mux/inst/reset                                                                                                                                                                                                                                                                                                                                                                      |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |               18 |             34 |         1.89 |
|  design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.itck_i                                                                                                                                                                                                                                                                                                           | design_1_i/debug_bridge_0/U0/bs_mux/inst/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              | design_1_i/debug_bridge_0/U0/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                                                       |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             35 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             35 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                             |               12 |             36 |         3.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[4].srl_nx1/r_mesg_vacancy_reg                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[4].srl_nx1/gen_rd_b.doutb_reg_reg[16]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               23 |             36 |         1.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/m_valid_i                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/m_valid_i                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[4].srl_nx1/r_mesg_vacancy_reg                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             36 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |               17 |             36 |         2.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                              |                7 |             36 |         5.14 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               23 |             36 |         1.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               22 |             36 |         1.64 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             36 |         3.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |             37 |         2.64 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             37 |         4.62 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             37 |         4.62 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               19 |             37 |         1.95 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               25 |             37 |         1.48 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                     |               35 |             38 |         1.09 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                                                                                                                    |               23 |             38 |         1.65 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             39 |         5.57 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                              |               37 |             40 |         1.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                 |               38 |             40 |         1.05 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                  |               13 |             40 |         3.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                |               37 |             40 |         1.08 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/mod_do_wr_en                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/SR[0]                                                                                                                                                                                                                                                                                    |               12 |             40 |         3.33 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |               22 |             41 |         1.86 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |             41 |         6.83 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                                                                                                                             |               34 |             41 |         1.21 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             42 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |             42 |         8.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |             43 |         8.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |             43 |         8.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |             43 |         8.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |             43 |         8.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |             45 |         9.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |             45 |         9.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |             45 |         9.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |             45 |         9.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                6 |             45 |         7.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             48 |         4.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             48 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             48 |         4.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                     |                5 |             48 |         9.60 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             48 |         4.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             48 |         4.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             48 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             48 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             48 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             48 |         4.80 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |             48 |         3.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             48 |         4.36 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |             48 |         3.43 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             48 |         3.69 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |             48 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             49 |         4.90 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             49 |         4.90 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             49 |         4.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             49 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             49 |         6.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             49 |         4.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             49 |         4.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             49 |         4.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               17 |             51 |         3.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_valid_reg_1[0]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             51 |         6.38 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/storage_data1                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             51 |         6.38 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/s_ready_i_reg_0[0]                                                                                                                                                                                                                                                                    | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                                                                                                 |               11 |             51 |         4.64 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               18 |             51 |         2.83 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/txseq_counter_i_reg[1]_0                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/gen_ch_bond_int_reg                                                                                                                                                                                                                                                                                              |               10 |             55 |         5.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                     |               27 |             57 |         2.11 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.ecc_in_reg_slice_inst/E[0]                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               17 |             58 |         3.41 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_ecc_io_stage.tdm_out_reg_slice_inst/storage_data1                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |             58 |         3.62 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/E[0]                                                                                                                                                                                                                                                                                                   | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/global_logic_i/channel_init_sm_i/SR[0]                                                                                                                                                                                                                                                                                                            |               13 |             64 |         4.92 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/debug_bridge_0/U0/axi_jtag/inst/u_jtag_proc/tdi_output                                                                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |               17 |             64 |         3.76 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/aurora_lane_0_i/sym_dec_i/valid_d                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/core_reset_logic_i/SR[0]                                                                                                                                                                                                                                                                                                                          |               11 |             64 |         5.82 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/JTAG_bridge_XCVU13P/U0/axi_jtag/inst/u_jtag_proc/tdi_output                                                                                                                                                                                                                                                                                                                                    | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |               16 |             64 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             64 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |                8 |             64 |         8.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                          |               15 |             66 |         4.40 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                              |               16 |             66 |         4.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                           |               17 |             66 |         3.88 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                             |               11 |             66 |         6.00 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/cbcc_gtx0_i/hold_reg                                                                                                                                                                                                                                                                                         |               11 |             66 |         6.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |             69 |         5.31 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |             69 |         5.75 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               19 |             69 |         3.63 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_exit_pipeline/m04_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               19 |             69 |         3.63 |
|  design_1_i/debug_bridge_0/U0/bs_mux/inst/tck                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               33 |             73 |         2.21 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/rst_ps8_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                                                                                                                     |               32 |             76 |         2.38 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/AS[0]                                                                                                                                                                                                                                                                                                 |               22 |             76 |         3.45 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |               11 |             87 |         7.91 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                          | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |               11 |             88 |         8.00 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxdatavalid_i_0                                                                                                                                                                                                                                                                                    | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/rxlossofsync_out_q                                                                                                                                                                                                                                                                                           |                8 |             90 |        11.25 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/common_reset_cbcc_i/SR[0]                                                                                                                                                                                                                                                                                    |               19 |             92 |         4.84 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |               17 |             97 |         5.71 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               17 |             97 |         5.71 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               18 |             97 |         5.39 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |               18 |             97 |         5.39 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_CFG/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               26 |            103 |         3.96 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi_chip2chip_mas/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                     |               26 |            103 |         3.96 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_aurora64b66b_mas/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |               27 |            103 |         3.81 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               25 |            103 |         4.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               26 |            104 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                     |               27 |            104 |         3.85 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                     |               29 |            104 |         3.59 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               27 |            104 |         3.85 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |            105 |         8.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |            105 |         8.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |            105 |         8.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |            105 |         7.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |            105 |         7.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |            105 |         8.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               15 |            105 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |            105 |         6.56 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |            105 |         8.75 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |            105 |         7.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |            105 |         7.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               20 |            105 |         5.25 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               15 |            105 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |            105 |         8.75 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |            105 |         6.56 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               12 |            105 |         8.75 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |            105 |         9.55 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |            105 |         8.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |            105 |         6.56 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               15 |            105 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |            105 |         8.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |            105 |         6.56 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               15 |            105 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |            105 |         6.56 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |            105 |         6.56 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |            105 |         8.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |            105 |         7.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               15 |            105 |         7.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |            105 |         7.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               14 |            105 |         7.50 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |            105 |         6.56 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               16 |            105 |         6.56 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                     |               13 |            105 |         8.08 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |               20 |            107 |         5.35 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |               20 |            107 |         5.35 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |               19 |            107 |         5.63 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___0_n_0                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                     |               19 |            107 |         5.63 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |               12 |            118 |         9.83 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                                                                                                           | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                                                                                                                    |               11 |            118 |        10.73 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               30 |            119 |         3.97 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               50 |            119 |         2.38 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___0_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               32 |            119 |         3.72 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                     |               29 |            119 |         4.10 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___0_n_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               32 |            119 |         3.72 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                     |               48 |            119 |         2.48 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       | design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/scrambler_64b66b_gtx0_i/data_valid_i                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                     |               25 |            122 |         4.88 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                                                                                                                                                             |              113 |            126 |         1.12 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ila_6bit_counter/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                     |               27 |            131 |         4.85 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |            144 |        16.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                          |               52 |            208 |         4.00 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/ila_axi4/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                                                                                                                        |               68 |            229 |         3.37 |
|  design_1_i/aurora_64b66b_0/inst/design_1_aurora_64b66b_0_0_core_i/design_1_aurora_64b66b_0_0_wrapper_i/design_1_aurora_64b66b_0_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |               51 |            266 |         5.22 |
|  design_1_i/aurora_64b66b_0/inst/clock_module_i/ultrascale_tx_userclk_1/init_clk                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |              135 |            536 |         3.97 |
|  design_1_i/zynq_ultra_ps_e/U0/pl_clk0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                     |             2312 |          10816 |         4.68 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


