// Seed: 3589050438
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 : 1] id_5;
  ;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1
);
  wire id_3;
  logic [-1 'd0 : -1] id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd44,
    parameter id_8 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  output wire id_7;
  input wire _id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire [id_6 : id_6] id_9;
  reg [-1 : id_8]
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28;
  wire id_29;
  always #(-1) begin : LABEL_0
    id_17 <= id_1;
  end
  assign id_20 = id_16;
  always begin : LABEL_1
    id_16 <= -1 + -1;
  end
  module_0 modCall_1 (
      id_29,
      id_1,
      id_9,
      id_5
  );
endmodule
