|ModeloCarga
clk => s_state_out1[0].CLK
clk => s_state_out1[1].CLK
clk => s_state_out1[2].CLK
clk => s_state_out1[3].CLK
clk => s_state_out1[4].CLK
clk => s_state_out1[5].CLK
clk => s_state_out1[6].CLK
clk => s_state_out1[7].CLK
clk => s_state_out1[8].CLK
clk => s_state_out1[9].CLK
clk => s_state_out1[10].CLK
clk => s_state_out1[11].CLK
clk => s_state_out1[12].CLK
clk => s_state_out1[13].CLK
clk => s_state_out1[14].CLK
clk => s_state_out1[15].CLK
clk => s_state_out1[16].CLK
clk => s_state_out1[17].CLK
clk => s_state_out1[18].CLK
clk => s_state_out1[19].CLK
clk => s_state_out1[20].CLK
clk => s_state_out1[21].CLK
clk => s_state_out1[22].CLK
clk => s_state_out1[23].CLK
clk => s_state_out1[24].CLK
clk => s_state_out1[25].CLK
clk => s_state_out1[26].CLK
clk => s_state_out1[27].CLK
clk => s_state_out1[28].CLK
clk => s_state_out1[29].CLK
clk => s_state_out1[30].CLK
clk => s_state_out1[31].CLK
clk => s_state_out2_1[0].CLK
clk => s_state_out2_1[1].CLK
clk => s_state_out2_1[2].CLK
clk => s_state_out2_1[3].CLK
clk => s_state_out2_1[4].CLK
clk => s_state_out2_1[5].CLK
clk => s_state_out2_1[6].CLK
clk => s_state_out2_1[7].CLK
clk => s_state_out2_1[8].CLK
clk => s_state_out2_1[9].CLK
clk => s_state_out2_1[10].CLK
clk => s_state_out2_1[11].CLK
clk => s_state_out2_1[12].CLK
clk => s_state_out2_1[13].CLK
clk => s_state_out2_1[14].CLK
clk => s_state_out2_1[15].CLK
clk => s_state_out2_1[16].CLK
clk => s_state_out2_1[17].CLK
clk => s_state_out2_1[18].CLK
clk => s_state_out2_1[19].CLK
clk => s_state_out2_1[20].CLK
clk => s_state_out2_1[21].CLK
clk => s_state_out2_1[22].CLK
clk => s_state_out2_1[23].CLK
clk => s_state_out2_1[24].CLK
clk => s_state_out2_1[25].CLK
clk => s_state_out2_1[26].CLK
clk => s_state_out2_1[27].CLK
clk => s_state_out2_1[28].CLK
clk => s_state_out2_1[29].CLK
clk => s_state_out2_1[30].CLK
clk => s_state_out2_1[31].CLK
reset => s_state_out1[0].ACLR
reset => s_state_out1[1].ACLR
reset => s_state_out1[2].ACLR
reset => s_state_out1[3].ACLR
reset => s_state_out1[4].ACLR
reset => s_state_out1[5].ACLR
reset => s_state_out1[6].ACLR
reset => s_state_out1[7].ACLR
reset => s_state_out1[8].ACLR
reset => s_state_out1[9].ACLR
reset => s_state_out1[10].ACLR
reset => s_state_out1[11].ACLR
reset => s_state_out1[12].ACLR
reset => s_state_out1[13].ACLR
reset => s_state_out1[14].ACLR
reset => s_state_out1[15].ACLR
reset => s_state_out1[16].ACLR
reset => s_state_out1[17].ACLR
reset => s_state_out1[18].ACLR
reset => s_state_out1[19].ACLR
reset => s_state_out1[20].ACLR
reset => s_state_out1[21].ACLR
reset => s_state_out1[22].ACLR
reset => s_state_out1[23].ACLR
reset => s_state_out1[24].ACLR
reset => s_state_out1[25].ACLR
reset => s_state_out1[26].ACLR
reset => s_state_out1[27].ACLR
reset => s_state_out1[28].ACLR
reset => s_state_out1[29].ACLR
reset => s_state_out1[30].ACLR
reset => s_state_out1[31].ACLR
reset => s_state_out2_1[0].ACLR
reset => s_state_out2_1[1].ACLR
reset => s_state_out2_1[2].ACLR
reset => s_state_out2_1[3].ACLR
reset => s_state_out2_1[4].ACLR
reset => s_state_out2_1[5].ACLR
reset => s_state_out2_1[6].ACLR
reset => s_state_out2_1[7].ACLR
reset => s_state_out2_1[8].ACLR
reset => s_state_out2_1[9].ACLR
reset => s_state_out2_1[10].ACLR
reset => s_state_out2_1[11].ACLR
reset => s_state_out2_1[12].ACLR
reset => s_state_out2_1[13].ACLR
reset => s_state_out2_1[14].ACLR
reset => s_state_out2_1[15].ACLR
reset => s_state_out2_1[16].ACLR
reset => s_state_out2_1[17].ACLR
reset => s_state_out2_1[18].ACLR
reset => s_state_out2_1[19].ACLR
reset => s_state_out2_1[20].ACLR
reset => s_state_out2_1[21].ACLR
reset => s_state_out2_1[22].ACLR
reset => s_state_out2_1[23].ACLR
reset => s_state_out2_1[24].ACLR
reset => s_state_out2_1[25].ACLR
reset => s_state_out2_1[26].ACLR
reset => s_state_out2_1[27].ACLR
reset => s_state_out2_1[28].ACLR
reset => s_state_out2_1[29].ACLR
reset => s_state_out2_1[30].ACLR
reset => s_state_out2_1[31].ACLR
clk_enable => ce_out.DATAIN
clk_enable => s_state_out2_1[31].ENA
clk_enable => s_state_out2_1[30].ENA
clk_enable => s_state_out2_1[29].ENA
clk_enable => s_state_out2_1[28].ENA
clk_enable => s_state_out2_1[27].ENA
clk_enable => s_state_out2_1[26].ENA
clk_enable => s_state_out2_1[25].ENA
clk_enable => s_state_out2_1[24].ENA
clk_enable => s_state_out2_1[23].ENA
clk_enable => s_state_out2_1[22].ENA
clk_enable => s_state_out2_1[21].ENA
clk_enable => s_state_out2_1[20].ENA
clk_enable => s_state_out2_1[19].ENA
clk_enable => s_state_out2_1[18].ENA
clk_enable => s_state_out2_1[17].ENA
clk_enable => s_state_out2_1[16].ENA
clk_enable => s_state_out2_1[15].ENA
clk_enable => s_state_out2_1[14].ENA
clk_enable => s_state_out2_1[13].ENA
clk_enable => s_state_out2_1[12].ENA
clk_enable => s_state_out2_1[11].ENA
clk_enable => s_state_out2_1[10].ENA
clk_enable => s_state_out2_1[9].ENA
clk_enable => s_state_out2_1[8].ENA
clk_enable => s_state_out2_1[7].ENA
clk_enable => s_state_out2_1[6].ENA
clk_enable => s_state_out2_1[5].ENA
clk_enable => s_state_out2_1[4].ENA
clk_enable => s_state_out2_1[3].ENA
clk_enable => s_state_out2_1[2].ENA
clk_enable => s_state_out2_1[1].ENA
clk_enable => s_state_out2_1[0].ENA
clk_enable => s_state_out1[31].ENA
clk_enable => s_state_out1[30].ENA
clk_enable => s_state_out1[29].ENA
clk_enable => s_state_out1[28].ENA
clk_enable => s_state_out1[27].ENA
clk_enable => s_state_out1[26].ENA
clk_enable => s_state_out1[25].ENA
clk_enable => s_state_out1[24].ENA
clk_enable => s_state_out1[23].ENA
clk_enable => s_state_out1[22].ENA
clk_enable => s_state_out1[21].ENA
clk_enable => s_state_out1[20].ENA
clk_enable => s_state_out1[19].ENA
clk_enable => s_state_out1[18].ENA
clk_enable => s_state_out1[17].ENA
clk_enable => s_state_out1[16].ENA
clk_enable => s_state_out1[15].ENA
clk_enable => s_state_out1[14].ENA
clk_enable => s_state_out1[13].ENA
clk_enable => s_state_out1[12].ENA
clk_enable => s_state_out1[11].ENA
clk_enable => s_state_out1[10].ENA
clk_enable => s_state_out1[9].ENA
clk_enable => s_state_out1[8].ENA
clk_enable => s_state_out1[7].ENA
clk_enable => s_state_out1[6].ENA
clk_enable => s_state_out1[5].ENA
clk_enable => s_state_out1[4].ENA
clk_enable => s_state_out1[3].ENA
clk_enable => s_state_out1[2].ENA
clk_enable => s_state_out1[1].ENA
clk_enable => s_state_out1[0].ENA
Hzin[0] => Add0.IN64
Hzin[1] => Add0.IN63
Hzin[2] => Add0.IN62
Hzin[3] => Add0.IN61
Hzin[4] => Add0.IN60
Hzin[5] => Add0.IN59
Hzin[6] => Add0.IN58
Hzin[7] => Add0.IN57
Hzin[8] => Add0.IN56
Hzin[9] => Add0.IN55
Hzin[10] => Add0.IN54
Hzin[11] => Add0.IN53
Hzin[12] => Add0.IN52
Hzin[13] => Add0.IN51
Hzin[14] => Add0.IN50
Hzin[15] => Add0.IN35
Hzin[15] => Add0.IN36
Hzin[15] => Add0.IN37
Hzin[15] => Add0.IN38
Hzin[15] => Add0.IN39
Hzin[15] => Add0.IN40
Hzin[15] => Add0.IN41
Hzin[15] => Add0.IN42
Hzin[15] => Add0.IN43
Hzin[15] => Add0.IN44
Hzin[15] => Add0.IN45
Hzin[15] => Add0.IN46
Hzin[15] => Add0.IN47
Hzin[15] => Add0.IN48
Hzin[15] => Add0.IN49
ce_out <= clk_enable.DB_MAX_OUTPUT_PORT_TYPE
Hzout[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Hzout[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


