 # CMOS Inverter Design using Sky130 PDK 

This project demonstrates the complete schematic design, simulation, and characterization of a CMOS inverter using the Sky130 Process Design Kit (Sky130A PDK). The design is implemented and simulated using Xschem for schematic capture and Ngspice for electrical simulation.

The CMOS inverter serves as a fundamental building block in digital logic design. This project explores both DC and Transient behavior of the inverter to extract important performance metrics such as:

    Voltage Transfer Characteristic (VTC) curve

    Switching Threshold (VM): the input voltage at which output = input

    Noise Margins (NMH, NML): indicators of noise immunity

    Propagation Delays (tPHL, tPLH): delays during output transitions

    Rise and Fall Times (trise, tfall): speed of output transition edges

    Dynamic Power Consumption: estimated from average current drawn from VDD

All simulations are performed using Sky130 PDK’s native transistor models (sky130_fd_pr__nfet_01v8, sky130_fd_pr__pfet_01v8) with 1.8V standard CMOS operation.

**.dc sweep** VTC curve, VM, noise margins  , VM, NMH, NML(matrices extracted)

**.tran**	Time-based waveform of Vin/Vout	tPHL, tPLH, trise, tfall, avg_power((matrices extracted)

## OVERVIEW

CMOS_inverter/

├── inverter_tb.sch                                                # Xschem schematic of CMOS inverter + testbench

├── plots/                            # All simulation result visuals

│   ├── inverter_schematic.png        # Snapshot of schematic from Xschem

│   ├── vtc_plot.png                  # DC sweep: Vout vs Vin (Voltage Transfer Curve)

│   ├── vtc_vm.png                    # Switching threshold (VM) marked on VTC plot

│   ├── noise_margin.png              # NMH and NML annotated on VTC

│   ├── transient_plot.png            # Vin/Vout waveform from transient sim

│   ├── delay_rise_fall.png           # tPHL, tPLH, rise/fall time annotations

│   ├── power_terminal_output.png     # Screenshot of terminal showing average power

│   └── all_measures_terminal.png     # Screenshot of all .measure results

├── README.md                         # Project description and plots (step-by-step added)



 ## All Tools Used in This Project

| Tool |         Purpose             |         Install Command      |
|------|---------|------------------|

| ![Xschem](https://raw.githubusercontent.com/StefanSchippers/xschem/master/icons/xschem-icon-64.png) **Xschem** | Schematic capture, simulation setup | `sudo apt install xschem` |

| ![Ngspice](https://raw.githubusercontent.com/imchipwood/ngspice-mirror/master/ngspice.png) **Ngspice** | SPICE-based circuit simulation (.dc, .tran) | `sudo apt install ngspice` |

| ![GTKWave](https://gtkwave.sourceforge.net/gtkwaveicon.png) **GTKWave** | View waveform outputs (.vcd files) | `sudo apt install gtkwave` |

| ![Magic VLSI](https://upload.wikimedia.org/wikipedia/commons/thumb/3/3e/Magic_VLSI_logo.png/120px-Magic_VLSI_logo.png) **Magic VLSI** | CMOS layout editing, DRC, GDS export | Use via OpenLane or `sudo apt install magic` |

| ![Gnuplot](https://upload.wikimedia.org/wikipedia/commons/thumb/3/38/Gnuplot_logo.svg/120px-Gnuplot_logo.svg.png) **Gnuplot** | Plot graphs from simulation data (optional) | `sudo apt install gnuplot` |

| ![Sky130 PDK](https://upload.wikimedia.org/wikipedia/commons/thumb/4/4c/SkyWater_Technology_logo.svg/120px-SkyWater_Technology_logo.svg.png) **Sky130 PDK** | Foundry models, technology files | Installed via `volare` or OpenLane |

<img width="1211" height="376" alt="Image" src="https://github.com/user-attachments/assets/e83e4c45-0958-4e93-aa0c-2ad946b9e9d9" />

<img width="1218" height="265" alt="Image" src="https://github.com/user-attachments/assets/fefdc828-c29b-4ce0-b5e1-31e9b82f43db" />

COMMANDS
1. cd ~/inverter_project
   
2. git clone https://github.com/D-curs-D/Inverter-design-and-analysis-using-sky130pdk.git
cd Inverter-design-and-analysis-using-sky130pdk

3. mkdir -p ~/sky130_pdk/sky130_fd_pr
   
cd ~/sky130_pdk

git clone https://github.com/google/skywater-pdk.git

cd skywater-pdk

git checkout main

4. xschem


## 1. DC Analysis (Voltage Transfer Characteristics - VTC)

dc directory

.lib /usr/local/share/pdk/sky130A/libs.tech/ngspice/sky130.lib.spice tt

.dc Vin 0 1.8 0.01
.save all
.options savecurrents
.end

In DC analysis, the input voltage (Vin) is swept slowly from 0V to 1.8V, while observing the output voltage
(Vout).

What we do:

- Use '.dc Vin 0 1.8 0.01' command in the SPICE control block.
- 
- Plot the resulting VTC curve: Vout vs Vin.
- 
What we find:

- Voltage Transfer Characteristics (VTC)

- Switching Threshold Voltage (VM): The point where Vout = Vin

- VOH (Output High) and VOL (Output Low)

- VIH and VIL (Input thresholds)
 
- Noise Margins:

- NMH = VOH - VIH

- NML = VIL - VOL

- Transfer Gain: Steepest slope of VTC near VM (dVout/dVin)

Unique Points:

- Gain analysis adds insight into signal integrity.

- Noise margin extraction provides robustness data.

- These are critical for standard cell characterization.

<img width="1280" height="800" alt="Image" src="https://github.com/user-attachments/assets/bf68dbaf-a26e-4ec6-b6ec-2a7eafbaf5bb" />

<img width="1280" height="800" alt="Image" src="https://github.com/user-attachments/assets/bd83078b-ee81-44f8-8426-27fc66f31d2d" />

<img width="1280" height="800" alt="Image" src="https://github.com/user-attachments/assets/7354ba5a-c29f-4c08-a9aa-5ef0b68736fb" />

<img width="1280" height="800" alt="Image" src="https://github.com/user-attachments/assets/45ec7666-9bdb-423b-a211-f8a0fadce14a" />

## 1. VTC CURVE GRAPH

ngspice inverter_test.spice

<img width="1280" height="800" alt="Image" src="https://github.com/user-attachments/assets/20532a0f-5e34-41b1-ab5a-8a9633b94823" />

<img width="1280" height="800" alt="Image" src="https://github.com/user-attachments/assets/5d7ca86e-942f-4021-a320-c39f87183379" />

## This multi-VDD VTC plot shows how the inverter output response changes with supply voltage.

<img width="732" height="576" alt="Image" src="https://github.com/user-attachments/assets/0c5fd435-a9a7-4ef3-8b64-17f7887bbbb7" />

<img width="689" height="244" alt="image" src="https://github.com/user-attachments/assets/f5ce62ee-8318-4235-8fbb-fb79ec1d15b3" />

<img width="1580" height="980" alt="image" src="https://github.com/user-attachments/assets/5df2575b-6fd6-49d1-a295-b3a9469f3f2f" />

we Can Now Extract:

    Switching Threshold (VM): Where Vout = Vin (center of transition region, around 0.9 V).

    Noise Margins:

        NMH = VOH − VIH

        NML = VIL − VOL

    Region behavior:

        Vin < VIL: PMOS on, NMOS off → Vout ≈ VDD

        Vin > VIH: NMOS on, PMOS off → Vout ≈ 0

        VIL < Vin < VIH: Both partially on (short circuit path)

## 2.SWITCHING THRESHOLD

CMOS Inverter Characterization Report
======================================

Library:       Sky130A (via Volare)

Supply Voltage: VDD = 1.8V

DC Sweep Analysis (VTC)
------------------------

Sweep Range:     Vin = 0V to 1.8V

Step Size:       0.01V

 Switching Threshold (Vth):
 
Vin ≈ 0.68 V (where |Vin - Vout| is minimum)

Note:

- Computed manually from exported VTC data

- Threshold may slightly vary with finer step sizes

Transient, Rise/Fall delay, Power, Noise Margin

> To be added after .tran simulation!


<img width="839" height="522" alt="Image" src="https://github.com/user-attachments/assets/40de917b-2bd9-48a0-bcdb-42e304b44d0c" />

<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/1def8a5d-f713-479f-9e25-f3cefb63f05c" />

## 3. NOISE MARGIN

   1  VOH: Max output voltage (≈ VDD)

   2  VOL: Min output voltage (≈ 0V)

   3  VIL: Vin where dVout/dVin = –1 on falling part

   4  VIH: Vin where dVout/dVin = –1 on rising part

We can estimate visually from VTC graph (manually), or numerically (advanced derivative + awk/GNUPlot).

Noise Margins:

    NMH = VOH – VIH

    NML = VIL – VOL

Example (from graph):

    VOH = 1.8V

    VOL = 0V

    VIH ≈ 1.1V

    VIL ≈ 0.55V

Then:

    NMH ≈ 1.8 – 1.1 = 0.7 V

    NML ≈ 0.55 – 0 = 0.55 V
    
##  PLOTTED

<img width="690" height="454" alt="image" src="https://github.com/user-attachments/assets/11693fde-5299-4e34-a235-31540aa03734" />


## 4. Vgs and Vds of NMOS and PMOS OR Vdsn vs vin plot

we can probe transistor internal voltages to study operation regions:

Graph	Looks Like	Why

**`** Vds_n vs Vin	|   Same as VTC	    |       Vds_n = Vout, drops from VDD to 0 as Vin increases

**`** Vds_p vs Vin	|Same as VTC but inverted|  Vds_p = Vout - VDD → looks like Vout shifted downward by VDD.

**`** Vgs_n vs Vin	| Straight diagonal	|       Vgs_n = Vin, because gate is driven by Vin and source is 0 V

**`**  Vgs_p vs Vin	|Straight, decreasing|      Vgs_p = Vin - VDD, so it's a straight line from -1.8 V to 0 V


## I) Vgs_n and Vds_n Curve (NMOS internal voltages) OR Vds_n vs vin plot

VTC = inverter behavior

Used to calculate logic performance (noise margins, VM)

Vgs_n / Vds_n = transistor behavior

Used to determine NMOS operating regions:

    Cutoff

    Saturation

    Triode

plot looks similarr

## Vds_n vs Vin	Same as VTC	Vds_n = Vout, drops from VDD to 0 as Vin increases

<img width="1979" height="1180" alt="image" src="https://github.com/user-attachments/assets/0b2cda9a-f2ce-4ff6-9c17-9fc7b42e943f" />

Region	Color	Description

🟡 Cutoff	Yellow	Vgs < Vth — NMOS OFF, no current

🟢 Saturation	Green	Vgs > Vth and Vds > Vgs - Vth — NMOS is ON and behaves like a current source

🟠 Triode	Orange	Vgs > Vth and Vds < Vgs - Vth — NMOS ON and acts like a resistor

Curve Details:

    🔴 Red Line: Vgs_n = Vin

    🔵 Blue Line: Vds_n = Vout

    ⚫ Dashed Line: Vth = 0.45 V

    Helps understand when NMOS turns on, and how it moves from:

    Cutoff ➡ Saturation ➡ Triode


## II) Vds_p vs Vin Plot

We want to plot:

    Vds_p = Vout - VDD vs Vin

This shows PMOS drain-to-source voltage, and it will look like the VTC shifted downward by 1.8 V.

<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/7a3aa2a8-2b16-4b39-8d50-e8b667157ccb" />

<img width="1979" height="1180" alt="image" src="https://github.com/user-attachments/assets/791a8985-6efa-454d-848f-694b1b241166" />

    Purple line: Vds_p = Vout - VDD

    X-axis: Vin from 0 V to 1.8 V

    Y-axis: Vds_p from 0 to -1.8 V (since PMOS has negative Vds)

🟧 Triode	PMOS is ON but Vds_p is small	Acts like resistor

🟩 Saturation	PMOS is ON and Vds_p is large enough	Acts like current source

🟨 Cutoff	PMOS is OFF (`Vsg_p <Vth)

WHY this curve is imp 

ON/OFF detection - Confirms when NMOS turns on

Debugging - Detects grounding/netlist mistakes

Region boundaries - Helps mark cutoff, sat, triode

Foundation - Used in deeper analog/transistor-level design

Validates inverter switching logic - Matches VTC behavior properly

## III) Vgs_n vs Vin

    NMOS gate-to-source voltage vs input voltage

<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/b7d86fe7-3a8a-4364-8f06-7f8a391bef49" />

<img width="1979" height="1180" alt="image" src="https://github.com/user-attachments/assets/fee9c4ae-793c-4a9a-b9db-88b371de5f59" />

🟨 Cutoff	Vgs_n < Vth (0.45 V)	NMOS is OFF – no current

🟩 Saturation	Vgs_n > Vth and Vds > Vgs - Vth	NMOS is ON, behaves like current source

🟧 Triode	Vgs_n > Vth and Vds < Vgs - Vth	NMOS is ON, behaves like a resistor

Why this plot is important:

    1 It confirms when NMOS enters active regions.

    2 Helps verify threshold behavior and ON/OFF transition.

    3 Useful for debugging incorrect inverter behavior.

## IV) Vgs_p vs Vin

<img width="732" height="576" alt="image" src="https://github.com/user-attachments/assets/8a7e2544-6ebd-432d-8c8e-5c96ca4ceb7f" />

Interpretation:

    When Vin = 0 V:
    
    → Vgs_p = 0 – 1.8 = –1.8 V ⇒ PMOS strongly ON

    When Vin = 1.8 V:
    
    → Vgs_p = 1.8 – 1.8 = 0 V ⇒ PMOS completely OFF

    So this plot visually confirms the turning OFF point of PMOS as Vin ↑

Designers use this graph to:

    Predict when PMOS starts conducting

    Confirm that your SPICE simulation or netlist is correct

    Analyze behavior when creating custom logic gates or sizing transistors

 ##   Drain Current (Id) of NMOS and PMOS

    Id_n vs Vin

    Id_p vs Vin
    
    Id_n vs Vin
➡ Useful to see conduction levels and where both are ON (short-circuit).

## I) Id_p vs Vin

<img width="732" height="576" alt="image" src="https://github.com/user-attachments/assets/7a3be73b-8911-4dff-8bd2-1e199b6fc698" />

It shows the drain current of the PMOS transistor (Id_p) as a function of input voltage (Vin)

X-axis (Vin): Varies from 0 V to 1.8 V.

Y-axis (−I(VDD)): Represents PMOS drain current. Since current enters the PMOS source, -I(VDD) gives the magnitude of current flowing through the PMOS.

**Region	Vin Value	Id_p Behavior**

Low Vin	0 V – ~0.3 V	PMOS is ON fully → Id_p ≈ 0 (Load is pulling down current)

Vin ≈ Vth	~0.5 V – 0.7 V	PMOS & NMOS both conduct → Peak current (both ON = short-circuit path)

High Vin	> 1.0 V	PMOS is OFF, Id_p ≈ 0

**Why This Graph is Important:**

  1  Shows Short-Circuit Current Region:
  
    The peak current near Vm (≈ 0.6 V) tells us where both NMOS and PMOS are ON, leading to a direct path from VDD to GND — causing power loss.

  2 Helps Identify Power Dissipation Window:
  
    Dynamic power losses are maximum when both transistors conduct. This region (Id_p peak) marks where short-circuit current contributes significantly.

 3  Design Optimization:
 
    Engineers use this to minimize overlap conduction, thereby reducing short-circuit power in fast-switching CMOS circuits.

 ## II) STATIC POWER CONSUMPTION

 <img width="732" height="576" alt="image" src="https://github.com/user-attachments/assets/37729474-fd31-466b-af34-9dfde04e2e42" />

 X-axis (v(in)): Input voltage to the inverter (swept from 0 V to 1.8 V)

Y-axis (i(VDD)): Current drawn from the supply VDD (negative sign means supply is sourcing current)

**High static power around switching point indicates short-circuit current → important for:**

    Power optimization

    CMOS inverter design

    Low-power VLSI
    
    CMOS Static Power Consumption Behavior:

<img width="706" height="165" alt="image" src="https://github.com/user-attachments/assets/387b9ec9-65dc-4e90-8073-e2333812e33c" />

So, max static current occurs when both transistors are partially ON, i.e. during transition region near VM ≈ VDD/2.


## 2. TRANSIENT ANALYSIS 


<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/71dcbbfe-06dd-4551-a2aa-09428059a6ab" />

<img width="1639" height="856" alt="image" src="https://github.com/user-attachments/assets/7fd7a49a-5f3c-4119-ae39-8208a42c10dc" />

Transient Analysis (Dynamic Behavior)

In transient analysis, a pulsed input signal (Vin) is applied to simulate real-time switching behavior.

What we do:

- Use '.tran 10ps 20ns' in the SPICE control block.

- Apply a vpulse signal to Vin.
  
- Plot Vin and Vout over time.
 
- tPHL: Propagation delay from high to low

- tPLH: Propagation delay from low to high
  
- Rise Time (tr): Time for output to go from 10% to 90%

- Fall Time (tf): Time for output to go from 90% to 10%
  
- Output waveform quality
  
- Input-Output timing relationship
  
Unique Points:

- These delays form the timing backbone of cell libraries.
  
- Helps compare different sizing or technology options.
  
- Prepares you for STA (Static Timing Analysis) concepts.
  
Optional Additions for Uniqueness

- Static Power Consumption: Measure I(VDD) in DC when Vin=0 or 1.8V.
  
- Dynamic Power Consumption: Use '.measure tran avg_power AVG I(VDD)*VDD' in transient.
  
- Layout Extraction: Create layout in Magic, do DRC & LVS using Netgen.
  
- Show cursor-marked waveforms to illustrate tPHL, tPLH, rise/fall
  
## 1 PLOT 

<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/f4a96b4e-82ce-4c39-8b82-5aaced255292" />

<img width="806" height="563" alt="image" src="https://github.com/user-attachments/assets/4d3a98cc-2438-44bc-8c08-9d7eca1c05c7" />


<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/f892be63-35b7-4d3f-86bc-eac9c8e1e109" 


## NMOS IV CHARACTERSTICS

<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/dc9f34bf-e7ed-4328-916a-20d31c7071b1" />
<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/b01548c9-7ced-4620-b91b-31f007afc800" />

magic

<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/ab4a19a6-4531-4205-be90-9786bd3d178c" />


cp inverter.mag inverter_final_backup.mag

<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/a6ee74ce-61a3-490b-a4fe-93e61e6f5327" />

<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/2966ec53-b37e-4a59-9d9d-3e9ea9a8534d" />
<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/ad54475a-b23b-49ad-952d-ed85d562c824" />

inverter design in mGIC

Xschem (Schematic) ──→ Netlist

                      │
                      ▼
                   Magic (Layout)
                   
                      │
                      ▼
                  Extracted Netlist
                  
                      │
                      ▼
                      
                   LVS Check (Netlist vs Layout match)
                   
                   
<img width="1024" height="1536" alt="image" src="https://github.com/user-attachments/assets/b2929a8a-5553-4497-bfde-651a64d13534" />

## STEP-BY-STEP: Create CMOS Inverter Layout in Magic

 1. Start Magic and Load File

magic inverter.mag

2. Create NWELL Region for PMOS

    . Create NWELL box (for PMOS region):

box 0 0 20 30

paint nwell

3. Draw Active Regions (N+ and P+ diffusion)
   
. PMOS diffusion (inside NWELL):

box 2 2 18 6

paint pactive

. NMOS diffusion:

box 2 20 18 24

paint nactive

4. Draw POLY Gate (common gate)

box 9 0 11 26

paint poly

5. Add Contacts (poly and diffusion contacts)

. Contact on PMOS diffusion (left drain):

box 4 2 8 6

paint contact

paint metal1

. Contact on NMOS diffusion (left source):

box 4 20 8 24

paint contact

paint metal1

. Contact on POLY:

box 9 26 11 30

paint polycontact

paint metal1


**6. Draw METAL1 for VDD, GND, OUTPUT**

VDD rail (top):

box 0 0 20 2
paint metal1

GND rail (bottom):

box 0 24 20 26
paint metal1

Output wire from middle:

box 8 10 12 16
paint metal1

**7. Add Labels (for simulation ports)**

label vdd metal1 center
label gnd metal1 center
label in poly center
label out metal1 center

**8. Run DRC (Design Rule Check)**

drc check

**9. Save Your Work**

save inverter.mag
``

+--------------------+   ← NWELL (PMOS zone)
|      METAL1 (VDD)  |
|                    |
|  P+ Diff + Contact |
|        |           |
|       POLY         |
|        |           |
|  N+ Diff + Contact |
|      METAL1 (GND)  |
+--------------------+
                       ``

<img width="1024" height="1536" alt="image" src="https://github.com/user-attachments/assets/b2929a8a-5553-4497-bfde-651a64d13534" />


<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/5eaa591f-3512-4222-94f8-133edc394715" />
<img width="1280" height="800" alt="image" src="https://github.com/user-attachments/assets/4125a4fe-3614-4417-9067-cdff814d6c4b" />

