{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665971007267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665971007273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 16 20:43:27 2022 " "Processing started: Sun Oct 16 20:43:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665971007273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971007273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pwm -c pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off pwm -c pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971007273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665971007762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665971007762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-arqpwm " "Found design unit 1: pwm-arqpwm" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971017405 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971017405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971017405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divf-arqdivf " "Found design unit 1: divf-arqdivf" {  } { { "divf.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/divf.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971017408 ""} { "Info" "ISGN_ENTITY_NAME" "1 divf " "Found entity 1: divf" {  } { { "divf.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/divf.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971017408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971017408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "senal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file senal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senal-arqsenal " "Found design unit 1: senal-arqsenal" {  } { { "senal.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/senal.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971017412 ""} { "Info" "ISGN_ENTITY_NAME" "1 senal " "Found entity 1: senal" {  } { { "senal.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/senal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971017412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971017412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corri-a " "Found design unit 1: corri-a" {  } { { "corri.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corri.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971017415 ""} { "Info" "ISGN_ENTITY_NAME" "1 corri " "Found entity 1: corri" {  } { { "corri.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corri.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971017415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971017415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corrim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corrim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corrim-a " "Found design unit 1: corrim-a" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971017419 ""} { "Info" "ISGN_ENTITY_NAME" "1 corrim " "Found entity 1: corrim" {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665971017419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971017419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm " "Elaborating entity \"pwm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665971017450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u1 A:arqdivf " "Elaborating entity \"divf\" using architecture \"A:arqdivf\" for hierarchy \"divf:u1\"" {  } { { "pwm.vhd" "u1" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665971017471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "senal senal:u2 A:arqsenal " "Elaborating entity \"senal\" using architecture \"A:arqsenal\" for hierarchy \"senal:u2\"" {  } { { "pwm.vhd" "u2" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665971017473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divf divf:u11 A:arqdivf " "Elaborating entity \"divf\" using architecture \"A:arqdivf\" for hierarchy \"divf:u11\"" {  } { { "pwm.vhd" "u11" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665971017478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "corrim corrim:u12 A:a " "Elaborating entity \"corrim\" using architecture \"A:a\" for hierarchy \"corrim:u12\"" {  } { { "pwm.vhd" "u12" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665971017482 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000\" 4 3 corrim.vhd(13) " "VHDL Expression error at corrim.vhd(13): expression \"\"0000\"\" has 4 elements ; expected 3 elements." {  } { { "corrim.vhd" "" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/corrim.vhd" 13 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1665971017484 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "corrim:u12 " "Can't elaborate user hierarchy \"corrim:u12\"" {  } { { "pwm.vhd" "u12" { Text "C:/intelFPGA_lite/18.1/VLSI/practica4/ejercicio2/pwm.vhd" 26 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665971017485 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665971017601 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 16 20:43:37 2022 " "Processing ended: Sun Oct 16 20:43:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665971017601 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665971017601 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665971017601 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971017601 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665971018238 ""}
