[Version]
iniversion = "QA Baseline: 2021.1 Beta - 4536908"

[Library]
std = $MODEL_TECH/../std
ieee = $MODEL_TECH/../ieee
vital2000 = $MODEL_TECH/../vital2000
verilog = $MODEL_TECH/../verilog
std_developerskit = $MODEL_TECH/../std_developerskit
synopsys = $MODEL_TECH/../synopsys
modelsim_lib = $MODEL_TECH/../modelsim_lib
sv_std = $MODEL_TECH/../sv_std
mtiavm = $MODEL_TECH/../avm
mtirnm = $MODEL_TECH/../rnm
mtiovm = $MODEL_TECH/../ovm-2.1.2
mtiuvm = $MODEL_TECH/../uvm-1.1d
mtiupf = $MODEL_TECH/../upf_lib
mtipa = $MODEL_TECH/../pa_lib
floatfixlib = $MODEL_TECH/../floatfixlib
mc2_lib = $MODEL_TECH/../mc2_lib
flps_lib = $MODEL_TECH/../flps_lib
osvvm = /home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/libraries/osvvm
mgc_ams = $MODEL_TECH/../mgc_ams
ieee_env = $MODEL_TECH/../ieee_env
infact = $MODEL_TECH/../infact
vhdlopt_lib = $MODEL_TECH/../vhdlopt_lib
vh_ux01v_lib = $MODEL_TECH/../vh_ux01v_lib
altera_mf = $MODEL_TECH/../intel/vhdl/altera_mf
altera = $MODEL_TECH/../intel/vhdl/altera
altera_lnsim = $MODEL_TECH/../intel/vhdl/altera_lnsim
lpm = $MODEL_TECH/../intel/vhdl/220model
220model = $MODEL_TECH/../intel/vhdl/220model
sgate = $MODEL_TECH/../intel/vhdl/sgate
twentynm = $MODEL_TECH/../intel/vhdl/twentynm
twentynm_hssi = $MODEL_TECH/../intel/vhdl/twentynm_hssi
twentynm_hip = $MODEL_TECH/../intel/vhdl/twentynm_hip
fourteennm = $MODEL_TECH/../intel/vhdl/fourteennm
fourteennm_hssi = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_all = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_a = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_e = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_p = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_a0 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_e0 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_p0 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_a1 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_e1 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
fourteennm_hssi_p1 = $MODEL_TECH/../intel/vhdl/fourteennm_hssi_all
tennm = $MODEL_TECH/../intel/vhdl/tennm
tennm_hssi = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_all = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_a = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_e = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_p = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_r = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_a0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_e0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_p0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_f0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_r0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_c0 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_a1 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_e1 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_p1 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_f1 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
tennm_hssi_r1 = $MODEL_TECH/../intel/vhdl/tennm_hssi_all
cyclone10gx = $MODEL_TECH/../intel/vhdl/cyclone10gx
cyclone10gx_hssi = $MODEL_TECH/../intel/vhdl/cyclone10gx_hssi
cyclone10gx_hip = $MODEL_TECH/../intel/vhdl/cyclone10gx_hip
tennm_sm = $MODEL_TECH/../intel/vhdl/tennm_sm
tennm_hvio = $MODEL_TECH/../intel/vhdl/tennm_hvio
tennm_agilex5_hssi_a = $MODEL_TECH/../intel/vhdl/tennm_agilex5_hssi_a
altera_mf_ver = $MODEL_TECH/../intel/verilog/altera_mf
altera_ver = $MODEL_TECH/../intel/verilog/altera
altera_lnsim_ver = $MODEL_TECH/../intel/verilog/altera_lnsim
lpm_ver = $MODEL_TECH/../intel/verilog/220model
220model_ver = $MODEL_TECH/../intel/verilog/220model
sgate_ver = $MODEL_TECH/../intel/verilog/sgate
twentynm_ver = $MODEL_TECH/../intel/verilog/twentynm
twentynm_hssi_ver = $MODEL_TECH/../intel/verilog/twentynm_hssi
twentynm_hip_ver = $MODEL_TECH/../intel/verilog/twentynm_hip
fourteennm_ver = $MODEL_TECH/../intel/verilog/fourteennm
fourteennm_hssi_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_all_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_a_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_e_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_p_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_a0_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_e0_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_p0_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_a1_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_e1_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
fourteennm_hssi_p1_ver = $MODEL_TECH/../intel/verilog/fourteennm_hssi_all
tennm_ver = $MODEL_TECH/../intel/verilog/tennm
tennm_hssi_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_all_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_a_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_e_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_p_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_r_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_a0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_e0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_p0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_f0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_r0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_c0_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_a1_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_e1_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_p1_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_f1_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
tennm_hssi_r1_ver = $MODEL_TECH/../intel/verilog/tennm_hssi_all
cyclone10gx_ver = $MODEL_TECH/../intel/verilog/cyclone10gx
cyclone10gx_hssi_ver = $MODEL_TECH/../intel/verilog/cyclone10gx_hssi
cyclone10gx_hip_ver = $MODEL_TECH/../intel/verilog/cyclone10gx_hip
tennm_sm_ver = $MODEL_TECH/../intel/verilog/tennm_sm
tennm_hvio_ver = $MODEL_TECH/../intel/verilog/tennm_hvio
tennm_agilex5_hssi_a_ver = $MODEL_TECH/../intel/verilog/tennm_agilex5_hssi_a
vunit_lib = /home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/libraries/vunit_lib
neorv32 = /home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/libraries/neorv32

[DefineOptionset]
uvmdebug = -uvmcontrol=all -msgmode both -displaymsgmode both -classdebug -onfinish stop
voptdebug = +acc -debugdb

[encryption]
stats = cmd,msg

[vcom]
vhdl93 = 2002
explicit = 1

[vlog]
librarysearchpath = mtiAvm mtiRnm mtiOvm mtiUvm mtiUPF infact

[sccom]

[vopt]

[vsim]
voptflow = 1
resolution = ns
usertimeunit = default
runlength = 100
iterationlimit = 10000000
breakonassertion = 3
showfunctions = 1
defaultradix = hexadecimal
defaultradixflags = showbase
transcriptfile = transcript
pathseparator = /
datasetseparator = :
unbufferedoutput = 0
concurrentfilelimit = 40
wildcardfilter = Variable Constant Generic Parameter SpecParam Memory Assertion Cover Endpoint ScVariable CellInternal ImmediateAssert VHDLFile
wildcardsizethreshold = 8192
wildcardsizethresholdverbose = 0
sctimeunit = ns
scmainstacksize = 10 Mb
scmainfinishonquit = 1
scvphaserelationname = mti_phase
onfinish = ask
' valid <opt> settings = 
dumpportscollapse = 1
mvchome = $QUESTA_MVC_HOME

[lmc]
libsm = $MODEL_TECH/libsm.sl
libhm = $MODEL_TECH/libhm.sl

[msg_system]
suppress = 8780 ;an explanation can be had by running: verror 8780

[utils]

