####Module
	Module in verilog is just like function in C.
	
	module <name> ([port_list]);
		//port_list can be empty
	endmodule

##Code Implementation
	orGate one(.a(a),.b(b),.x(out1)) 
	Here one is an instance/copy of module orGate.

##Implementation
	moduleExample.v
