/nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/fabric_primitive_example_design_13_post_synth.eblif --output primitive_example_design_13_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map primitive_example_design_13.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/07_07_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml --write_repack primitive_example_design_13_repack_constraints.xml --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/RS_Primitive_example_designs/primitive_example_design_13/EDA-3031/primitive_example_design_13/run_1/synth_1_1/synthesis/config.json
