#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb  3 11:26:31 2024
# Process ID: 5116
# Current directory: E:/RISCV/booth/booth_mult
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19704 E:\RISCV\booth\booth_mult\booth_mult.xpr
# Log file: E:/RISCV/booth/booth_mult/vivado.log
# Journal file: E:/RISCV/booth/booth_mult\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/RISCV/booth/booth_mult/booth_mult.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/RISCV/booth/booth_mult/booth_mult.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci] -no_script -reset -force -quiet
remove_files  -fileset axi_bram_ctrl_0 E:/RISCV/booth/booth_mult/booth_mult.srcs/sources_1/ip/axi_bram_ctrl_0/axi_bram_ctrl_0.xci
add_files -norecurse {E:/RISCV/booth/ip_repo/my_1.0/hdl/my_v1_0.v E:/RISCV/booth/ip_repo/my_1.0/hdl/my_v1_0_M00_AXI.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top my_v1_0 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
source E:/RISCV/booth/ip_repo/my_1.0/example_designs/bfm_design/design.tcl
source my_v1_0_tb.tcl
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
current_wave_config {Untitled 1}
add_wave {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_awaddr}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_awprot}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_awvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_awready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_wdata}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_wstrb}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_wvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_wready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_bresp}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_bvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_bready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_araddr}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_arprot}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_arvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_arready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_rdata}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_rresp}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_rvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_rready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_aclk}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_aresetn}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_init_axi_txn}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_error}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/m00_axi_txn_done}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/M00_AXI}} 
restart
run 1 us
current_wave_config {Untitled 1}
add_wave {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/INIT_AXI_TXN}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/ERROR}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/TXN_DONE}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_ACLK}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_ARESETN}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_AWADDR}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_AWPROT}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_AWVALID}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_AWREADY}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_WDATA}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_WSTRB}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_WVALID}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_WREADY}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_BRESP}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_BVALID}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_BREADY}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_ARADDR}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_ARPROT}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_ARVALID}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_ARREADY}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_RDATA}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_RRESP}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_RVALID}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/M_AXI_RREADY}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/mst_exec_state}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/axi_awvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/axi_wvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/axi_arvalid}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/axi_rready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/axi_bready}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/axi_awaddr}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/axi_wdata}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/axi_araddr}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/write_resp_error}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/read_resp_error}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/start_single_write}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/start_single_read}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/write_issued}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/read_issued}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/writes_done}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/reads_done}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/error_reg}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/write_index}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/read_index}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/expected_rdata}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/compare_done}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/read_mismatch}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/last_write}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/last_read}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/init_txn_ff}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/init_txn_ff2}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/init_txn_edge}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/init_txn_pulse}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/C_M_START_DATA_VALUE}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/C_M_TARGET_SLAVE_BASE_ADDR}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/C_M_AXI_ADDR_WIDTH}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/C_M_AXI_DATA_WIDTH}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/C_M_TRANSACTIONS_NUM}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/TRANS_NUM_BITS}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/IDLE}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/INIT_WRITE}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/INIT_READ}} {{/my_v1_0_tb/DUT/my_v1_0_bfm_1_i/my_0/inst/my_v1_0_M00_AXI_inst/INIT_COMPARE}} 
restart
run 10 us
close_sim
