\hypertarget{union__hw__rtc__tpr}{}\section{\+\_\+hw\+\_\+rtc\+\_\+tpr Union Reference}
\label{union__hw__rtc__tpr}\index{\+\_\+hw\+\_\+rtc\+\_\+tpr@{\+\_\+hw\+\_\+rtc\+\_\+tpr}}


H\+W\+\_\+\+R\+T\+C\+\_\+\+T\+PR -\/ R\+TC Time Prescaler Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rtc.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__rtc__tpr_1_1__hw__rtc__tpr__bitfields}{\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__rtc__tpr_ae18159b2391ef7e656da2bb467c6c1ad}{}\label{union__hw__rtc__tpr_ae18159b2391ef7e656da2bb467c6c1ad}

\item 
struct \hyperlink{struct__hw__rtc__tpr_1_1__hw__rtc__tpr__bitfields}{\+\_\+hw\+\_\+rtc\+\_\+tpr\+::\+\_\+hw\+\_\+rtc\+\_\+tpr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__rtc__tpr_a3cb63a01b78e4ad4d648e3c6c3d04df2}{}\label{union__hw__rtc__tpr_a3cb63a01b78e4ad4d648e3c6c3d04df2}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+R\+T\+C\+\_\+\+T\+PR -\/ R\+TC Time Prescaler Register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rtc.\+h\end{DoxyCompactItemize}
