@conference{opt4jpaper,
  title = {{Opt4J - A Modular Framework for Meta-heuristic Optimization}},
  author = {Lukasiewycz,Martin and Gla{\ss},Michael and Reimann,Felix and Teich,J{\"u}rgen},
  booktitle = {Proceedings of the Genetic and Evolutionary Computing Conference (GECCO 2011)},
  pages = {1723--1730},
  address = {Dublin, Ireland},
  year = {2011},
  date = {July 12--16}
}


@INPROCEEDINGS{nachiket_stc_fpl2019,
author={A. Samajdar and T. Garg and T. Krishna and N. Kapre},
booktitle={2019 29th International Conference on Field Programmable Logic and Applications (FPL)},
title={Scaling the Cascades: Interconnect-aware FPGA implementation of Machine Learning problems},
year={2019},
volume={},
number={},
pages={1-8},
doi={},
ISSN={},
month={Sep.},}

@inproceedings{lavin2018rapidwright,
  title={Rapidwright: Enabling custom crafted implementations for fpgas},
  author={Lavin, Chris and Kaviani, Alireza},
  booktitle={2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)},
  pages={133--140},
  year={2018},
  organization={IEEE}
}

@article{DBLP:journals/corr/abs-1906-08870,
  author    = {Andrew N. Sloss and
               Steven Gustafson},
  title     = {2019 Evolutionary Algorithms Review},
  journal   = {CoRR},
  volume    = {abs/1906.08870},
  year      = {2019},
  url       = {http://arxiv.org/abs/1906.08870},
  archivePrefix = {arXiv},
  eprint    = {1906.08870},
  timestamp = {Mon, 24 Jun 2019 17:28:45 +0200},
  biburl    = {https://dblp.org/rec/bib/journals/corr/abs-1906-08870},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{panchal2015solving,
  title={Solving NP hard problems using genetic algorithm},
  author={Panchal, Gaurang and Panchal, Devyani},
  journal={Transportation},
  volume={106},
  pages={6--2},
  year={2015},
  publisher={Citeseer}
}

@inproceedings{lu2019nsga,
  title={Nsga-net: neural architecture search using multi-objective genetic algorithm},
  author={Lu, Zhichao and Whalen, Ian and Boddeti, Vishnu and Dhebar, Yashesh and Deb, Kalyanmoy and Goodman, Erik and Banzhaf, Wolfgang},
  booktitle={Proceedings of the Genetic and Evolutionary Computation Conference},
  pages={419--427},
  year={2019},
  organization={ACM}
}

@article{li2019deep,
  title={Deep Reinforcement Learning for Multi-objective Optimization},
  author={Li, Kaiwen and Zhang, Tao and Wang, Rui},
  journal={arXiv preprint arXiv:1906.02386},
  year={2019}
}

@article{deb2002fast,
  title={A fast and elitist multiobjective genetic algorithm: NSGA-II},
  author={Deb, Kalyanmoy and Pratap, Amrit and Agarwal, Sameer and Meyarivan, TAMT},
  journal={IEEE transactions on evolutionary computation},
  volume={6},
  number={2},
  pages={182--197},
  year={2002},
  publisher={IEEE}
}

@article{tamura1979necessary,
  title={Necessary and sufficient conditions for local and global nondominated solutions in decision problems with multi-objectives},
  author={Tamura, K and Miura, S},
  journal={Journal of Optimization Theory and Applications},
  volume={28},
  number={4},
  pages={501--523},
  year={1979},
  publisher={Springer}
}

@article{srinivas1994muiltiobjective,
  title={Muiltiobjective optimization using nondominated sorting in genetic algorithms},
  author={Srinivas, Nidamarthi and Deb, Kalyanmoy},
  journal={Evolutionary computation},
  volume={2},
  number={3},
  pages={221--248},
  year={1994},
  publisher={MIT Press}
}

@inproceedings{cmapaper,
  title={Adapting arbitrary normal mutation distributions in evolution strategies: The covariance matrix adaptation},
  author={Hansen, Nikolaus and Ostermeier, Andreas},
  booktitle={Proceedings of IEEE international conference on evolutionary computation},
  pages={312--317},
  year={1996},
  organization={IEEE}
}

@inproceedings{large-scale-cma,
  title={A simple modification in CMA-ES achieving linear time and space complexity},
  author={Ros, Raymond and Hansen, Nikolaus},
  booktitle={International Conference on Parallel Problem Solving from Nature},
  pages={296--305},
  year={2008},
  organization={Springer}
}

@article{nn2016cma,
  title={CMA-ES for hyperparameter optimization of deep neural networks},
  author={Loshchilov, Ilya and Hutter, Frank},
  journal={arXiv preprint arXiv:1604.07269},
  year={2016}
}

@manual{ug903,
author = {Xilinx},
title = {Vivado Design Suite User Guide, Using Constraints (UG903)},
date = {December 5, 2018},
language = {English},
version = {Version 2018.3},
organization = {Xilinx},
pagetotal = {192},
pubstate = {December 5, 2018},
}

@manual{wp416-vivado-user-guide,
author = {Tom Feist},
title = {Xilinx White Paper: Vivado Design Suite (WP416)},
date = {June 22, 2012},
language = {English},
version = {Version 1.1},
organization = {Xilinx},
pagetotal = {14},
pubstate = {June 22, 2012},
}



@inproceedings{supertile_fpga19,
  author    = {Ephrem Wu and
               Xiaoqian Zhang and
               David Berman and
               Inkeun Cho and
               John Thendean},
  title     = {Compute-Efficient Neural-Network Acceleration},
  booktitle = {Proceedings of the 2019 {ACM/SIGDA} International Symposium on Field-Programmable
               Gate Arrays, {FPGA} 2019, Seaside, CA, USA, February 24-26, 2019},
  pages     = {191--200},
  year      = {2019},
  url       = {https://doi.org/10.1145/3289602.3293925},
  doi       = {10.1145/3289602.3293925},
  timestamp = {Tue, 05 Mar 2019 07:04:43 +0100},
  biburl    = {https://dblp.org/rec/bib/conf/fpga/WuZBCT19},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}


@INPROCEEDINGS{supertile_fpl17,
author={E. {Wu} and X. {Zhang} and D. {Berman} and I. {Cho}},
booktitle={2017 27th International Conference on Field Programmable Logic and Applications (FPL)},
title={A high-throughput reconfigurable processing array for neural networks},
year={2017},
volume={},
number={},
pages={1-4},
keywords={field programmable gate arrays;hardware description languages;logic design;matrix multiplication;neural nets;reconfigurable architectures;timing closure;convolutional neural network;DSP resources;peak DSP clock rate;standard FPGA tools;HDL design environment;Xilinx UltraScale+ devices;matrix multiplication;high-throughput reconfigurable processing array;frequency 741.0 MHz;frequency 891.0 MHz;Parallel processing;Digital signal processing;Bandwidth;Convolution;Clocks;Arrays;Tensile stress;convolutional neural networks;timing closure;matrix multiplication;FPGA;DSP;cache;memory bandwidth},
doi={10.23919/FPL.2017.8056794},
ISSN={1946-1488},
month={Sep.},}

@manual{apache,
  title={The apache commons mathematics library},
  author={Math, Commons},
  year={2016}
}

@INPROCEEDINGS{jouppi_google-tpu_isca2017,
author={N. P. {Jouppi} and C. {Young} and N. {Patil} and D. {Patterson} and G. {Agrawal} and R. {Bajwa} and S. {Bates} and S. {Bhatia} and N. {Boden} and A. {Borchers} and R. {Boyle} and P. {Cantin} and C. {Chao} and C. {Clark} and J. {Coriell} and M. {Daley} and M. {Dau} and J. {Dean} and B. {Gelb} and T. V. {Ghaemmaghami} and R. {Gottipati} and W. {Gulland} and R. {Hagmann} and C. R. {Ho} and D. {Hogberg} and J. {Hu} and R. {Hundt} and D. {Hurt} and J. {Ibarz} and A. {Jaffey} and A. {Jaworski} and A. {Kaplan} and H. {Khaitan} and D. {Killebrew} and A. {Koch} and N. {Kumar} and S. {Lacy} and J. {Laudon} and J. {Law} and D. {Le} and C. {Leary} and Z. {Liu} and K. {Lucke} and A. {Lundin} and G. {MacKean} and A. {Maggiore} and M. {Mahony} and K. {Miller} and R. {Nagarajan} and R. {Narayanaswami} and R. {Ni} and K. {Nix} and T. {Norrie} and M. {Omernick} and N. {Penukonda} and A. {Phelps} and J. {Ross} and M. {Ross} and A. {Salek} and E. {Samadiani} and C. {Severn} and G. {Sizikov} and M. {Snelham} and J. {Souter} and D. {Steinberg} and A. {Swing} and M. {Tan} and G. {Thorson} and B. {Tian} and H. {Toma} and E. {Tuttle} and V. {Vasudevan} and R. {Walter} and W. {Wang} and E. {Wilcox} and D. H. {Yoon}},
booktitle={2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA)},
title={In-datacenter performance analysis of a tensor processing unit},
year={2017},
volume={},
number={},
pages={1-12},
keywords={application specific integrated circuits;circuit optimisation;computer centres;graphics processing units;integrated circuit modelling;low-power electronics;memory architecture;microprocessor chips;neural nets;random-access storage;tensor processing unit;cost-energy-performance;domain-specific hardware;MAC matrix multiply unit;in-datacenter performance analysis;TeraOps/second;software-managed on-chip memory;TPU deterministic execution model;GDDR5 memory;Nvidia K80 GPU;neural networks;TOPS/Watt;production NN applications;server-class Intel Haswell CPU;time-varying optimizations;Transmission line matrix methods;Graphics processing units;Artificial neural networks;Central Processing Unit;Tensile stress;Training;Hardware;DNN;MLP;CNN;RNN;LSTM;neural network;deep learning;domain-specific architecture;accelerator;TensorFlow;TPU;GPU},
doi={10.1145/3079856.3080246},
ISSN={},
month={June},}



@ARTICLE{kung_why-systolic_comp1982,
author={ {Kung}},
journal={Computer},
title={Why systolic architectures?},
year={1982},
volume={15},
number={1},
pages={37-46},
keywords={Costs;Hardware;Assembly systems;Computer architecture;Data flow computing;Concurrent computing;Application software;Signal processing;Image processing;Computer interfaces},
doi={10.1109/MC.1982.1653825},
ISSN={0018-9162},
month={Jan},}

@article{redmon2018yolov3,
  title={Yolov3: An incremental improvement},
  author={Redmon, Joseph and Farhadi, Ali},
  journal={arXiv preprint arXiv:1804.02767},
  year={2018}
}

@inproceedings{szegedy2017inception,
  title={Inception-v4, inception-resnet and the impact of residual connections on learning},
  author={Szegedy, Christian and Ioffe, Sergey and Vanhoucke, Vincent and Alemi, Alexander A},
  booktitle={Thirty-first AAAI conference on artificial intelligence},
  year={2017}
}

@techreport{barkau1996unet,
  title={UNET: One-dimensional unsteady flow through a full network of open channels. User's manual},
  author={Barkau, Robert L},
  year={1996},
  institution={Hydrologic Engineering Center Davis CA}
}

@inproceedings{qiu2016going,
  title={Going deeper with embedded fpga platform for convolutional neural network},
  author={Qiu, Jiantao and Wang, Jie and Yao, Song and Guo, Kaiyuan and Li, Boxun and Zhou, Erjin and Yu, Jincheng and Tang, Tianqi and Xu, Ningyi and Song, Sen and others},
  booktitle={Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays},
  pages={26--35},
  year={2016}
}

@INPROCEEDINGS{yongming_systolic-clp_fpl2016,
author={Y. {Shen} and M. {Ferdman} and P. {Milder}},
booktitle={2016 26th International Conference on Field Programmable Logic and Applications (FPL)},
title={Overcoming resource underutilization in spatial CNN accelerators},
year={2016},
volume={},
number={},
pages={1-4},
keywords={convolution;field programmable gate arrays;neural nets;spatial CNN accelerators;convolutional neural networks;machine learning tasks;FPGA-based accelerators;dynamic resource underutilization;AlexNet CNN;Xilinx Virtex-7 FPGA;Digital signal processing;Field programmable gate arrays;Throughput;Convolutional codes;Image segmentation;Dynamic scheduling;Adders},
doi={10.1109/FPL.2016.7577315},
ISSN={1946-1488},
month={Aug},}


@inproceedings{yongming_systolic-clp_isca2017,
 author = {Shen, Yongming and Ferdman, Michael and Milder, Peter},
 title = {Maximizing CNN Accelerator Efficiency Through Resource Partitioning},
 booktitle = {Proceedings of the 44th Annual International Symposium on Computer Architecture},
 series = {ISCA '17},
 year = {2017},
 isbn = {978-1-4503-4892-8},
 location = {Toronto, ON, Canada},
 pages = {535--547},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/3079856.3080221},
 doi = {10.1145/3079856.3080221},
 acmid = {3080221},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Accelerator, Convolutional Neural Network, FPGA},
}


@INPROCEEDINGS{xilinx_systolic_fpl2017,
author={E. Wu and X. Zhang and D. Berman and I. Cho},
booktitle={2017 27th International Conference on Field Programmable Logic and Applications (FPL)},
title={A high-throughput reconfigurable processing array for neural networks},
year={2017},
volume={},
number={},
pages={1-4},
keywords={field programmable gate arrays;hardware description languages;logic design;matrix multiplication;neural nets;reconfigurable architectures;timing closure;convolutional neural network;DSP resources;peak DSP clock rate;standard FPGA tools;HDL design environment;Xilinx UltraScale+ devices;matrix multiplication;high-throughput reconfigurable processing array;frequency 741.0 MHz;frequency 891.0 MHz;Parallel processing;Digital signal processing;Bandwidth;Convolution;Clocks;Arrays;Tensile stress;convolutional neural networks;timing closure;matrix multiplication;FPGA;DSP;cache;memory bandwidth},
doi={10.23919/FPL.2017.8056794},
ISSN={1946-1488},
month={Sep.},}

@article{jeffdean_ml-chip-design_arxiv2019,
  title={The Deep Learning Revolution and Its Implications for Computer Architecture and Chip Design},
  author={Dean, Jeffrey},
  journal={arXiv preprint arXiv:1911.05289},
  year={2019}
}

@INPROCEEDINGS{gort_analytical-placement_fpl2012, 
author={M. {Gort} and J. H. {Anderson}}, 
booktitle={22nd International Conference on Field Programmable Logic and Applications (FPL)}, 
title={Analytical placement for heterogeneous FPGAs}, 
year={2012}, 
volume={}, 
number={}, 
pages={143-150}, 
keywords={field programmable gate arrays;random-access storage;simulated annealing;heterogeneous FPGA;HeAP;analytical placement algorithm;LUT-based logic blocks;multiplier-DSP blocks;block RAM;ASIC-based analytical placer;Altera nontiming driven flow;post-routed wirelength;academic simulated annealing-based placer;field programmable gate arrays;Field programmable gate arrays;Law;Linear programming;Random access memory;Mathematical model;Equations}, 
doi={10.1109/FPL.2012.6339278}, 
ISSN={1946-1488}, 
month={Aug},}

@inproceedings{waver_post-place-retime_fpga2003,
 author = {Weaver, Nicholas and Markovskiy, Yury and Patel, Yatish and Wawrzynek, John},
 title = {Post-Placement C-Slow Retiming for the Xilinx Virtex FPGA},
 year = {2003},
 isbn = {158113651X},
 publisher = {Association for Computing Machinery},
 address = {New York, NY, USA},
 url = {https://doi.org/10.1145/611817.611845},
 doi = {10.1145/611817.611845},
 booktitle = {Proceedings of the 2003 ACM/SIGDA Eleventh International Symposium on Field Programmable Gate Arrays},
 pages = {185–194},
 numpages = {10},
 keywords = {FPGA optimization, retiming, FPGA CAD, C-slow retiming},
 location = {Monterey, California, USA},
 series = {FPGA ’03}
}


@INPROCEEDINGS{eguro_retime-place_fccm2008,
author={K. {Eguro} and S. {Hauck}},
booktitle={2008 16th International Symposium on Field-Programmable Custom Computing Machines},
title={Simultaneous Retiming and Placement for Pipelined Netlists},
year={2008},
volume={},
number={},
pages={139-148},
keywords={field programmable gate arrays;iterative methods;logic CAD;pipeline processing;simulated annealing;pipelined netlists;FPGA-based application;conventional reconfigurable architecture;CAD tool;multiple iteration;simulated annealing-based placement;retiming approach;arbitrary architecture;heavily pipelined applications;postrouting critical path delay;timing-driven VPR placement;Field programmable gate arrays;Pipeline processing;Circuits;Delay;Registers;Timing;Clocks;Logic devices;Reconfigurable architectures;Frequency;pipelining;FPGA;simulated annealing},
doi={10.1109/FCCM.2008.21},
ISSN={null},
month={April},}

@inproceedings{desh_integrated-retime-place_fpga2002,
 author = {Singh, Deshanand P. and Brown, Stephen D.},
 title = {Integrated Retiming and Placement for Field Programmable Gate Arrays},
 year = {2002},
 isbn = {1581134525},
 publisher = {Association for Computing Machinery},
 address = {New York, NY, USA},
 url = {https://doi.org/10.1145/503048.503059},
 doi = {10.1145/503048.503059},
 booktitle = {Proceedings of the 2002 ACM/SIGDA Tenth International Symposium on Field-Programmable Gate Arrays},
 pages = {67–76},
 numpages = {10},
 location = {Monterey, California, USA},
 series = {FPGA ’02}
}

@article{vtr2014,
  title={VTR 7.0: Next Generation Architecture and CAD System for FPGAs},
  author={Luu, Jason and Goeders, Jeff and Wainberg, Michael and Somerville, Andrew and Yu, Thien and Nasartschuk, Konstantin and Nasr, Miad and Wang, Sen and Liu, Tim and Ahmed, Norrudin and Kent, Kenneth B. and Anderson, Jason and Rose, Jonathan and Betz, Vaughn},
  journal={ACM Trans. Reconfigurable Technol. Syst.},
  month={June},
  volume={7}, 
  number={2}, 
  pages={6:1--6:30}, 
  year={2014},
  url={https://verilogtorouting.org/download/}
}

@article{li2017utplacef,
  title={UTPlaceF: A routability-driven FPGA placer with physical and congestion aware packing},
  author={Li, Wuxi and Dhar, Shounak and Pan, David Z},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={37},
  number={4},
  pages={869--882},
  year={2017},
  publisher={IEEE},
  url={http://wuxili.net/project/utplacef/}
}

@article{kirkpatrick1983optimization,
  title={Optimization by simulated annealing},
  author={Kirkpatrick, Scott and Gelatt, C Daniel and Vecchi, Mario P},
  journal={science},
  volume={220},
  number={4598},
  pages={671--680},
  year={1983},
  publisher={American association for the advancement of science}
}

@misc{betz1999architecture,
  title={Architecture and CAD for Deep-Submicron FPGAs, chapter Appendix B},
  author={Betz, V and Rose, J and Marquardt, A},
  year={1999},
  publisher={The Kluwer International Series in Engineering and Computer Science. Kluwer~…}
}

@inproceedings{betz1997vpr,
  title={VPR: A new packing, placement and routing tool for FPGA research},
  author={Betz, Vaughn and Rose, Jonathan},
  booktitle={International Workshop on Field Programmable Logic and Applications},
  pages={213--222},
  year={1997},
  organization={Springer}
}

@inproceedings{trimberger1992placement,
  title={Placement-based partitioning for lookup-table-based FPGAs},
  author={Trimberger, Steven and Chene, M-R},
  booktitle={Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers \& Processors},
  pages={91--94},
  year={1992},
  organization={IEEE}
}

@inproceedings{maidee2003fast,
  title={Fast timing-driven partitioning-based placement for island style FPGAs},
  author={Maidee, Pongstorn and Ababei, Cristinel and Bazargan, Kia},
  booktitle={Proceedings of the 40th annual design automation conference},
  pages={598--603},
  year={2003}
}

@article{maidee2005timing,
  title={Timing-driven partitioning-based placement for island style FPGAs},
  author={Maidee, Pongstorn and Ababei, Cristinel and Bazargan, Kia},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={24},
  number={3},
  pages={395--406},
  year={2005},
  publisher={IEEE}
}

@article{abuowaimer2018gplace3,
  title={GPlace3. 0: Routability-driven analytic placer for UltraScale FPGA architectures},
  author={Abuowaimer, Ziad and Maarouf, Dani and Martin, Timothy and Foxcroft, Jeremy and Gr{\'e}wal, Gary and Areibi, Shawki and Vannelli, Anthony},
  journal={ACM Transactions on Design Automation of Electronic Systems (TODAES)},
  volume={23},
  number={5},
  pages={1--33},
  year={2018},
  publisher={ACM New York, NY, USA}
}

@inproceedings{gort2012analytical,
  title={Analytical placement for heterogeneous FPGAs},
  author={Gort, Marcel and Anderson, Jason H},
  booktitle={22nd international conference on field programmable logic and applications (FPL)},
  pages={143--150},
  year={2012},
  organization={IEEE}
}

@inproceedings{venkatraman2000evolutionary,
  title={An evolutionary approach to timing driven fpga placement},
  author={Venkatraman, Rahman and Patnaik, Lalit M},
  booktitle={Proceedings of the 10th Great Lakes symposium on VLSI},
  pages={81--85},
  year={2000}
}

@inproceedings{collier2012formal,
  title={A formal and empirical analysis of recombination for genetic algorithm-based approaches to the FPGA placement problem},
  author={Collier, Robert and Fobel, Christian and Richards, Laura and Grewal, Gary},
  booktitle={2012 25th IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)},
  pages={1--6},
  year={2012},
  organization={IEEE}
}

@inproceedings{jamieson2013supergenes,
  title={Supergenes in a genetic algorithm for heterogeneous FPGA placement},
  author={Jamieson, Peter and Gharibian, Farnaz and Shannon, Lesley},
  booktitle={2013 IEEE Congress on Evolutionary Computation},
  pages={253--260},
  year={2013},
  organization={IEEE}
}

@inproceedings{jamieson2010revisiting,
  title={Revisiting Genetic Algorithms for the FPGA Placement Problem.},
  author={Jamieson, Peter},
  booktitle={GEM},
  pages={16--22},
  year={2010}
}

@inproceedings{jamieson2011exploring,
  title={Exploring inevitable convergence for a genetic algorithm persistent fpga placer},
  author={Jamieson, Peter},
  booktitle={Proceedings of the International Conference on Genetic and Evolutionary Methods (GEM)},
  pages={1},
  year={2011},
  organization={The Steering Committee of The World Congress in Computer Science, Computer~…}
}

@inproceedings{yang2005fpga,
  title={FPGA placement using genetic algorithm with simulated annealing},
  author={Yang, Meng and Almaini, AEA and Wang, Lun and Wang, Pengjun},
  booktitle={2005 6th International Conference on ASIC},
  volume={2},
  pages={806--810},
  year={2005},
  organization={IEEE}
}

@inproceedings{wang2009ant,
  title={Ant colony optimization for symmetrical FPGA placement},
  author={Wang, Kai and Xu, Ning},
  booktitle={2009 11th IEEE International Conference on Computer-Aided Design and Computer Graphics},
  pages={561--563},
  year={2009},
  organization={IEEE}
}
@inproceedings{collier2012depictions,
  title={Depictions of genotypic space for evaluating the suitability of different recombination operators},
  author={Collier, Robert and Fobel, Christian and Grewal, Gary and Wineberg, Mark},
  booktitle={Proceedings of the 14th annual conference on Genetic and evolutionary computation},
  pages={609--616},
  year={2012}
}

@article{praveen2016multi,
  title={Multi-Objective Memetic Algorithm for FPGA Placement Using Parallel Genetic Annealing},
  author={Praveen, T and others},
  journal={International Journal of Intelligent Systems and Applications},
  volume={8},
  number={4},
  pages={60},
  year={2016},
  publisher={Modern Education and Computer Science Press}
}

@article{lundstrom2003moore,
  title={Moore's law forever?},
  author={Lundstrom, Mark},
  journal={Science},
  volume={299},
  number={5604},
  pages={210--211},
  year={2003},
  publisher={American Association for the Advancement of Science}
}

@article{kim2003leakage,
  title={Leakage current: Moore's law meets static power},
  author={Kim, Nam Sung and Austin, Todd and Baauw, David and Mudge, Trevor and Flautner, Kriszti{\'a}n and Hu, Jie S and Irwin, Mary Jane and Kandemir, Mahmut and Narayanan, Vijaykrishnan},
  journal={computer},
  volume={36},
  number={12},
  pages={68--75},
  year={2003},
  publisher={IEEE}
}

@inproceedings{chung2010single,
  title={Single-chip heterogeneous computing: Does the future include custom logic, FPGAs, and GPGPUs?},
  author={Chung, Eric S and Milder, Peter A and Hoe, James C and Mai, Ken},
  booktitle={2010 43rd annual IEEE/ACM international symposium on microarchitecture},
  pages={225--236},
  year={2010},
  organization={IEEE}
}

@article{amara2006fpga,
  title={FPGA vs. ASIC for low power applications},
  author={Amara, Amara and Amiel, Frederic and Ea, Thomas},
  journal={Microelectronics journal},
  volume={37},
  number={8},
  pages={669--677},
  year={2006},
  publisher={Elsevier}
}

@article{singh2019near,
  title={Near-memory computing: Past, present, and future},
  author={Singh, Gagandeep and Chelini, Lorenzo and Corda, Stefano and Awan, Ahsan Javed and Stuijk, Sander and Jordans, Roel and Corporaal, Henk and Boonstra, Albert-Jan},
  journal={Microprocessors and Microsystems},
  volume={71},
  pages={102868},
  year={2019},
  publisher={Elsevier}
}

@article{farooq2011exploration,
  title={Exploration of heterogeneous FPGA architectures},
  author={Farooq, Umer and Parvez, Husain and Mehrez, Habib and Marrakchi, Zied},
  journal={International Journal of Reconfigurable Computing},
  volume={2011},
  year={2011},
  publisher={Hindawi}
}

@inproceedings{lee2008fpga,
  title={FPGA placement optimization methodology survey},
  author={Lee, Sang-Joon and Raahemifar, Kaamran},
  booktitle={2008 Canadian Conference on Electrical and Computer Engineering},
  pages={001981--001986},
  year={2008},
  organization={IEEE}
}