
pwir.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000999c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08009b74  08009b74  00019b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009bcc  08009bcc  00020184  2**0
                  CONTENTS
  4 .ARM          00000000  08009bcc  08009bcc  00020184  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009bcc  08009bcc  00020184  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009bcc  08009bcc  00019bcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009bd0  08009bd0  00019bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000184  20000000  08009bd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001444  20000184  08009d58  00020184  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200015c8  08009d58  000215c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a320  00000000  00000000  000201b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000033e7  00000000  00000000  0003a4d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001380  00000000  00000000  0003d8c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001208  00000000  00000000  0003ec40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000205b2  00000000  00000000  0003fe48  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00011b54  00000000  00000000  000603fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c4204  00000000  00000000  00071f4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00136152  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005268  00000000  00000000  001361d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000184 	.word	0x20000184
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08009b5c 	.word	0x08009b5c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000188 	.word	0x20000188
 8000214:	08009b5c 	.word	0x08009b5c

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000356:	f1a4 0401 	sub.w	r4, r4, #1
 800035a:	d1e9      	bne.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__aeabi_d2uiz>:
 80009b4:	004a      	lsls	r2, r1, #1
 80009b6:	d211      	bcs.n	80009dc <__aeabi_d2uiz+0x28>
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009bc:	d211      	bcs.n	80009e2 <__aeabi_d2uiz+0x2e>
 80009be:	d50d      	bpl.n	80009dc <__aeabi_d2uiz+0x28>
 80009c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d40e      	bmi.n	80009e8 <__aeabi_d2uiz+0x34>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	fa23 f002 	lsr.w	r0, r3, r2
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009e6:	d102      	bne.n	80009ee <__aeabi_d2uiz+0x3a>
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ec:	4770      	bx	lr
 80009ee:	f04f 0000 	mov.w	r0, #0
 80009f2:	4770      	bx	lr

080009f4 <CDC_On_Receive>:
  .delimiter = 0
}; // (4) Instance of received data.

volatile uint8_t isCommandReceived = 0; // (5) Boolean (0/1) variable to signify that data has been received. Variable is marked volatile to prevent the compiler from removing it during optimisation.

void CDC_On_Receive(uint8_t* buffer, uint32_t* length) { // (6) Define the function that is called when data is received. It is usually preferable to keep interrupt handlers small and fast to avoid blocking other code from executing. Only data copying and setting isCommandReceived to 1 is done in the handler. Rest is handled in the main while loop.
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	6039      	str	r1, [r7, #0]
  //HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
  if (*length == sizeof(Command)) { // (7) Check if received data the has same length as Command struct.
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	2b0c      	cmp	r3, #12
 8000a04:	d10d      	bne.n	8000a22 <CDC_On_Receive+0x2e>
    memcpy(&command, buffer, sizeof(Command)); // (8) Copy received data to command instance.
 8000a06:	220c      	movs	r2, #12
 8000a08:	6879      	ldr	r1, [r7, #4]
 8000a0a:	4808      	ldr	r0, [pc, #32]	; (8000a2c <CDC_On_Receive+0x38>)
 8000a0c:	f009 f892 	bl	8009b34 <memcpy>

    if (command.delimiter == 0xAAAA) { // (9) Check the delimiter as a validation of received data.
 8000a10:	4b06      	ldr	r3, [pc, #24]	; (8000a2c <CDC_On_Receive+0x38>)
 8000a12:	895b      	ldrh	r3, [r3, #10]
 8000a14:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d102      	bne.n	8000a22 <CDC_On_Receive+0x2e>
      isCommandReceived = 1;
 8000a1c:	4b04      	ldr	r3, [pc, #16]	; (8000a30 <CDC_On_Receive+0x3c>)
 8000a1e:	2201      	movs	r2, #1
 8000a20:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8000a22:	bf00      	nop
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	200001a0 	.word	0x200001a0
 8000a30:	200001ac 	.word	0x200001ac

08000a34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a34:	b590      	push	{r4, r7, lr}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  // (1) Define an instance of Feedback for sending data.
  Feedback feedback = {
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	803b      	strh	r3, [r7, #0]
 8000a3e:	2300      	movs	r3, #0
 8000a40:	807b      	strh	r3, [r7, #2]
 8000a42:	2300      	movs	r3, #0
 8000a44:	80bb      	strh	r3, [r7, #4]
 8000a46:	f64a 23aa 	movw	r3, #43690	; 0xaaaa
 8000a4a:	80fb      	strh	r3, [r7, #6]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a4c:	f000 ffaf 	bl	80019ae <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a50:	f000 f8bc 	bl	8000bcc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a54:	f000 fccc 	bl	80013f0 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000a58:	f000 f920 	bl	8000c9c <MX_TIM1_Init>
  MX_TIM2_Init();
 8000a5c:	f000 f98e 	bl	8000d7c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000a60:	f000 fa0c 	bl	8000e7c <MX_TIM3_Init>
  MX_TIM4_Init();
 8000a64:	f000 fa60 	bl	8000f28 <MX_TIM4_Init>
  MX_TIM8_Init();
 8000a68:	f000 fab4 	bl	8000fd4 <MX_TIM8_Init>
  MX_TIM16_Init();
 8000a6c:	f000 fbcc 	bl	8001208 <MX_TIM16_Init>
  MX_TIM17_Init();
 8000a70:	f000 fc44 	bl	80012fc <MX_TIM17_Init>
  MX_USB_Device_Init();
 8000a74:	f008 fb42 	bl	80090fc <MX_USB_Device_Init>
  MX_TIM15_Init();
 8000a78:	f000 fb40 	bl	80010fc <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1 | TIM_CHANNEL_2); // Encoder 1
 8000a7c:	2104      	movs	r1, #4
 8000a7e:	4840      	ldr	r0, [pc, #256]	; (8000b80 <main+0x14c>)
 8000a80:	f004 f826 	bl	8004ad0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_1 | TIM_CHANNEL_2); // Encoder 2
 8000a84:	2104      	movs	r1, #4
 8000a86:	483f      	ldr	r0, [pc, #252]	; (8000b84 <main+0x150>)
 8000a88:	f004 f822 	bl	8004ad0 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1 | TIM_CHANNEL_2); // Encoder 3
 8000a8c:	2104      	movs	r1, #4
 8000a8e:	483e      	ldr	r0, [pc, #248]	; (8000b88 <main+0x154>)
 8000a90:	f004 f81e 	bl	8004ad0 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // Motor PWM for draiver 1
 8000a94:	2100      	movs	r1, #0
 8000a96:	483d      	ldr	r0, [pc, #244]	; (8000b8c <main+0x158>)
 8000a98:	f003 fe74 	bl	8004784 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // Motor PWM for draiver 1
 8000a9c:	2104      	movs	r1, #4
 8000a9e:	483b      	ldr	r0, [pc, #236]	; (8000b8c <main+0x158>)
 8000aa0:	f003 fe70 	bl	8004784 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3); // Motor PWM for draiver 2
 8000aa4:	2108      	movs	r1, #8
 8000aa6:	4839      	ldr	r0, [pc, #228]	; (8000b8c <main+0x158>)
 8000aa8:	f003 fe6c 	bl	8004784 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4); // Motor PWM for draiver 2
 8000aac:	210c      	movs	r1, #12
 8000aae:	4837      	ldr	r0, [pc, #220]	; (8000b8c <main+0x158>)
 8000ab0:	f003 fe68 	bl	8004784 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1); // Motor PWM for draiver 3
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	4836      	ldr	r0, [pc, #216]	; (8000b90 <main+0x15c>)
 8000ab8:	f003 fe64 	bl	8004784 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1); // Motor PWM for draiver 3
 8000abc:	2100      	movs	r1, #0
 8000abe:	4835      	ldr	r0, [pc, #212]	; (8000b94 <main+0x160>)
 8000ac0:	f003 fe60 	bl	8004784 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); // Thrower PWM
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	4834      	ldr	r0, [pc, #208]	; (8000b98 <main+0x164>)
 8000ac8:	f003 fe5c 	bl	8004784 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2); // Thrower Angle PWM
 8000acc:	2104      	movs	r1, #4
 8000ace:	4833      	ldr	r0, [pc, #204]	; (8000b9c <main+0x168>)
 8000ad0:	f003 fe58 	bl	8004784 <HAL_TIM_PWM_Start>
    /* USER CODE BEGIN 3 */
	  //HAL_Delay(1000);
	  // Send command: 00 00 00 00 00 00 00 00 AA AA
	  //               01
	  //               02
	if (isCommandReceived) { // (2) Only return data when something has been received.
 8000ad4:	4b32      	ldr	r3, [pc, #200]	; (8000ba0 <main+0x16c>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d0fa      	beq.n	8000ad4 <main+0xa0>
		isCommandReceived = 0;
 8000ade:	4b30      	ldr	r3, [pc, #192]	; (8000ba0 <main+0x16c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin); // (3) Toggle LED to indicate that data has been received.
 8000ae4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ae8:	482e      	ldr	r0, [pc, #184]	; (8000ba4 <main+0x170>)
 8000aea:	f001 fa7b 	bl	8001fe4 <HAL_GPIO_TogglePin>
		// (4) Update feedback with current motor speeds.
		/*feedback.speed1 = motor1Control.speed;
		feedback.speed2 = motor2Control.speed;
		feedback.speed3 = motor3Control.speed;*/
		feedback.speed1 = (int16_t)TIM1->CNT;
 8000aee:	4b2e      	ldr	r3, [pc, #184]	; (8000ba8 <main+0x174>)
 8000af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000af2:	b21b      	sxth	r3, r3
 8000af4:	803b      	strh	r3, [r7, #0]
		feedback.speed2 = (int16_t)TIM3->CNT;
 8000af6:	4b2d      	ldr	r3, [pc, #180]	; (8000bac <main+0x178>)
 8000af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000afa:	b21b      	sxth	r3, r3
 8000afc:	807b      	strh	r3, [r7, #2]
		feedback.speed3 = (int16_t)TIM4->CNT;
 8000afe:	4b2c      	ldr	r3, [pc, #176]	; (8000bb0 <main+0x17c>)
 8000b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b02:	b21b      	sxth	r3, r3
 8000b04:	80bb      	strh	r3, [r7, #4]
		TIM2->CCR1 = TIM2->ARR / 2; // esimene draiver
 8000b06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b0c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b10:	085b      	lsrs	r3, r3, #1
 8000b12:	6353      	str	r3, [r2, #52]	; 0x34
		TIM2->CCR2 = 0; // esimene draiver
 8000b14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b18:	2200      	movs	r2, #0
 8000b1a:	639a      	str	r2, [r3, #56]	; 0x38
		TIM2->CCR3 = TIM2->ARR / 2; // teine draiver
 8000b1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b26:	085b      	lsrs	r3, r3, #1
 8000b28:	63d3      	str	r3, [r2, #60]	; 0x3c
		TIM2->CCR4 = 0; // teine draiver
 8000b2a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b2e:	2200      	movs	r2, #0
 8000b30:	641a      	str	r2, [r3, #64]	; 0x40
		TIM16->CCR1 = TIM16->ARR / 2; // kolmas draiver
 8000b32:	4b20      	ldr	r3, [pc, #128]	; (8000bb4 <main+0x180>)
 8000b34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b36:	4a1f      	ldr	r2, [pc, #124]	; (8000bb4 <main+0x180>)
 8000b38:	085b      	lsrs	r3, r3, #1
 8000b3a:	6353      	str	r3, [r2, #52]	; 0x34
		TIM17->CCR1 = 0; // kolmas draiver
 8000b3c:	4b1e      	ldr	r3, [pc, #120]	; (8000bb8 <main+0x184>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	635a      	str	r2, [r3, #52]	; 0x34
		else {
			TIM2->CCR1 = 0; // esimene draiver
			TIM2->CCR2 = 0; // esimene draiver
		}*/

		TIM8->CCR1 = command.throwerSpeed; // thrower
 8000b42:	4b1e      	ldr	r3, [pc, #120]	; (8000bbc <main+0x188>)
 8000b44:	88da      	ldrh	r2, [r3, #6]
 8000b46:	4b1e      	ldr	r3, [pc, #120]	; (8000bc0 <main+0x18c>)
 8000b48:	635a      	str	r2, [r3, #52]	; 0x34
		TIM15->CCR2 = (int) TIM15->ARR / 0.5; // thrower angle
 8000b4a:	4b1e      	ldr	r3, [pc, #120]	; (8000bc4 <main+0x190>)
 8000b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff fcb4 	bl	80004bc <__aeabi_i2d>
 8000b54:	f04f 0200 	mov.w	r2, #0
 8000b58:	4b1b      	ldr	r3, [pc, #108]	; (8000bc8 <main+0x194>)
 8000b5a:	f7ff fe43 	bl	80007e4 <__aeabi_ddiv>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	460c      	mov	r4, r1
 8000b62:	461a      	mov	r2, r3
 8000b64:	4623      	mov	r3, r4
 8000b66:	4c17      	ldr	r4, [pc, #92]	; (8000bc4 <main+0x190>)
 8000b68:	4610      	mov	r0, r2
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	f7ff ff22 	bl	80009b4 <__aeabi_d2uiz>
 8000b70:	4603      	mov	r3, r0
 8000b72:	63a3      	str	r3, [r4, #56]	; 0x38

		//TIM2->CCR3 = 0; // teine draiver
		//TIM2->CCR4 = 0; // teine draiver
		//TIM16->CCR1 = 0; // kolmas draiver
		//TIM17->CCR1 = 0; // kolmas draiver
		CDC_Transmit_FS(&feedback, sizeof(feedback)); // (5) Send data over USB.
 8000b74:	463b      	mov	r3, r7
 8000b76:	2108      	movs	r1, #8
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f008 fb81 	bl	8009280 <CDC_Transmit_FS>
	if (isCommandReceived) { // (2) Only return data when something has been received.
 8000b7e:	e7a9      	b.n	8000ad4 <main+0xa0>
 8000b80:	2000054c 	.word	0x2000054c
 8000b84:	20000500 	.word	0x20000500
 8000b88:	2000041c 	.word	0x2000041c
 8000b8c:	20000598 	.word	0x20000598
 8000b90:	200005e4 	.word	0x200005e4
 8000b94:	200004b4 	.word	0x200004b4
 8000b98:	200003d0 	.word	0x200003d0
 8000b9c:	20000468 	.word	0x20000468
 8000ba0:	200001ac 	.word	0x200001ac
 8000ba4:	48000400 	.word	0x48000400
 8000ba8:	40012c00 	.word	0x40012c00
 8000bac:	40000400 	.word	0x40000400
 8000bb0:	40000800 	.word	0x40000800
 8000bb4:	40014400 	.word	0x40014400
 8000bb8:	40014800 	.word	0x40014800
 8000bbc:	200001a0 	.word	0x200001a0
 8000bc0:	40013400 	.word	0x40013400
 8000bc4:	40014000 	.word	0x40014000
 8000bc8:	3fe00000 	.word	0x3fe00000

08000bcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b0a4      	sub	sp, #144	; 0x90
 8000bd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bd2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000bd6:	2238      	movs	r2, #56	; 0x38
 8000bd8:	2100      	movs	r1, #0
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f008 ffb5 	bl	8009b4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000be0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000be4:	2200      	movs	r2, #0
 8000be6:	601a      	str	r2, [r3, #0]
 8000be8:	605a      	str	r2, [r3, #4]
 8000bea:	609a      	str	r2, [r3, #8]
 8000bec:	60da      	str	r2, [r3, #12]
 8000bee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bf0:	463b      	mov	r3, r7
 8000bf2:	2244      	movs	r2, #68	; 0x44
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f008 ffa7 	bl	8009b4a <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f002 fd73 	bl	80036e8 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8000c02:	2322      	movs	r3, #34	; 0x22
 8000c04:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c0a:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c0c:	2340      	movs	r3, #64	; 0x40
 8000c0e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000c10:	2301      	movs	r3, #1
 8000c12:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c14:	2302      	movs	r3, #2
 8000c16:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c18:	2302      	movs	r3, #2
 8000c1a:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 20;
 8000c20:	2314      	movs	r3, #20
 8000c22:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c26:	2302      	movs	r3, #2
 8000c28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000c2c:	2304      	movs	r3, #4
 8000c2e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c32:	2302      	movs	r3, #2
 8000c34:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c38:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f002 fe07 	bl	8003850 <HAL_RCC_OscConfig>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000c48:	f000 fc12 	bl	8001470 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c4c:	230f      	movs	r3, #15
 8000c4e:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c50:	2303      	movs	r3, #3
 8000c52:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c54:	2300      	movs	r3, #0
 8000c56:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c60:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000c64:	2104      	movs	r1, #4
 8000c66:	4618      	mov	r0, r3
 8000c68:	f003 f90a 	bl	8003e80 <HAL_RCC_ClockConfig>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000c72:	f000 fbfd 	bl	8001470 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000c76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c7a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c80:	463b      	mov	r3, r7
 8000c82:	4618      	mov	r0, r3
 8000c84:	f003 fae0 	bl	8004248 <HAL_RCCEx_PeriphCLKConfig>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000c8e:	f000 fbef 	bl	8001470 <Error_Handler>
  }
}
 8000c92:	bf00      	nop
 8000c94:	3790      	adds	r7, #144	; 0x90
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
	...

08000c9c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b09a      	sub	sp, #104	; 0x68
 8000ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000ca2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000ca6:	2224      	movs	r2, #36	; 0x24
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4618      	mov	r0, r3
 8000cac:	f008 ff4d 	bl	8009b4a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cb0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	601a      	str	r2, [r3, #0]
 8000cb8:	605a      	str	r2, [r3, #4]
 8000cba:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000cbc:	1d3b      	adds	r3, r7, #4
 8000cbe:	2234      	movs	r2, #52	; 0x34
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f008 ff41 	bl	8009b4a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000cc8:	4b2a      	ldr	r3, [pc, #168]	; (8000d74 <MX_TIM1_Init+0xd8>)
 8000cca:	4a2b      	ldr	r2, [pc, #172]	; (8000d78 <MX_TIM1_Init+0xdc>)
 8000ccc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000cce:	4b29      	ldr	r3, [pc, #164]	; (8000d74 <MX_TIM1_Init+0xd8>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd4:	4b27      	ldr	r3, [pc, #156]	; (8000d74 <MX_TIM1_Init+0xd8>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000cda:	4b26      	ldr	r3, [pc, #152]	; (8000d74 <MX_TIM1_Init+0xd8>)
 8000cdc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ce0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce2:	4b24      	ldr	r3, [pc, #144]	; (8000d74 <MX_TIM1_Init+0xd8>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ce8:	4b22      	ldr	r3, [pc, #136]	; (8000d74 <MX_TIM1_Init+0xd8>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cee:	4b21      	ldr	r3, [pc, #132]	; (8000d74 <MX_TIM1_Init+0xd8>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000cf4:	2301      	movs	r3, #1
 8000cf6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000cfc:	2301      	movs	r3, #1
 8000cfe:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000d00:	2300      	movs	r3, #0
 8000d02:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000d10:	2300      	movs	r3, #0
 8000d12:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8000d14:	2300      	movs	r3, #0
 8000d16:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000d18:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4815      	ldr	r0, [pc, #84]	; (8000d74 <MX_TIM1_Init+0xd8>)
 8000d20:	f003 fe30 	bl	8004984 <HAL_TIM_Encoder_Init>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8000d2a:	f000 fba1 	bl	8001470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d32:	2300      	movs	r3, #0
 8000d34:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d36:	2300      	movs	r3, #0
 8000d38:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d3a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000d3e:	4619      	mov	r1, r3
 8000d40:	480c      	ldr	r0, [pc, #48]	; (8000d74 <MX_TIM1_Init+0xd8>)
 8000d42:	f004 fc0f 	bl	8005564 <HAL_TIMEx_MasterConfigSynchronization>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8000d4c:	f000 fb90 	bl	8001470 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000d50:	2300      	movs	r3, #0
 8000d52:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000d54:	2300      	movs	r3, #0
 8000d56:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d58:	1d3b      	adds	r3, r7, #4
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4805      	ldr	r0, [pc, #20]	; (8000d74 <MX_TIM1_Init+0xd8>)
 8000d5e:	f004 fc83 	bl	8005668 <HAL_TIMEx_ConfigBreakDeadTime>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8000d68:	f000 fb82 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d6c:	bf00      	nop
 8000d6e:	3768      	adds	r7, #104	; 0x68
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	2000054c 	.word	0x2000054c
 8000d78:	40012c00 	.word	0x40012c00

08000d7c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08a      	sub	sp, #40	; 0x28
 8000d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d82:	f107 031c 	add.w	r3, r7, #28
 8000d86:	2200      	movs	r2, #0
 8000d88:	601a      	str	r2, [r3, #0]
 8000d8a:	605a      	str	r2, [r3, #4]
 8000d8c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d8e:	463b      	mov	r3, r7
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
 8000d94:	605a      	str	r2, [r3, #4]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	60da      	str	r2, [r3, #12]
 8000d9a:	611a      	str	r2, [r3, #16]
 8000d9c:	615a      	str	r2, [r3, #20]
 8000d9e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000da0:	4b35      	ldr	r3, [pc, #212]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000da2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000da6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50 - 1;
 8000da8:	4b33      	ldr	r3, [pc, #204]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000daa:	2231      	movs	r2, #49	; 0x31
 8000dac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dae:	4b32      	ldr	r3, [pc, #200]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 63999;
 8000db4:	4b30      	ldr	r3, [pc, #192]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000db6:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8000dba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dbc:	4b2e      	ldr	r3, [pc, #184]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dc2:	4b2d      	ldr	r3, [pc, #180]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000dc8:	482b      	ldr	r0, [pc, #172]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000dca:	f003 fc84 	bl	80046d6 <HAL_TIM_PWM_Init>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000dd4:	f000 fb4c 	bl	8001470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000de0:	f107 031c 	add.w	r3, r7, #28
 8000de4:	4619      	mov	r1, r3
 8000de6:	4824      	ldr	r0, [pc, #144]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000de8:	f004 fbbc 	bl	8005564 <HAL_TIMEx_MasterConfigSynchronization>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000df2:	f000 fb3d 	bl	8001470 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000df6:	2360      	movs	r3, #96	; 0x60
 8000df8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e02:	2300      	movs	r3, #0
 8000e04:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e06:	463b      	mov	r3, r7
 8000e08:	2200      	movs	r2, #0
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	481a      	ldr	r0, [pc, #104]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000e0e:	f003 feed 	bl	8004bec <HAL_TIM_PWM_ConfigChannel>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000e18:	f000 fb2a 	bl	8001470 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e20:	463b      	mov	r3, r7
 8000e22:	2204      	movs	r2, #4
 8000e24:	4619      	mov	r1, r3
 8000e26:	4814      	ldr	r0, [pc, #80]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000e28:	f003 fee0 	bl	8004bec <HAL_TIM_PWM_ConfigChannel>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000e32:	f000 fb1d 	bl	8001470 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	2208      	movs	r2, #8
 8000e3e:	4619      	mov	r1, r3
 8000e40:	480d      	ldr	r0, [pc, #52]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000e42:	f003 fed3 	bl	8004bec <HAL_TIM_PWM_ConfigChannel>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8000e4c:	f000 fb10 	bl	8001470 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000e50:	2300      	movs	r3, #0
 8000e52:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e54:	463b      	mov	r3, r7
 8000e56:	220c      	movs	r2, #12
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4807      	ldr	r0, [pc, #28]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000e5c:	f003 fec6 	bl	8004bec <HAL_TIM_PWM_ConfigChannel>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8000e66:	f000 fb03 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000e6a:	4803      	ldr	r0, [pc, #12]	; (8000e78 <MX_TIM2_Init+0xfc>)
 8000e6c:	f000 fc4c 	bl	8001708 <HAL_TIM_MspPostInit>

}
 8000e70:	bf00      	nop
 8000e72:	3728      	adds	r7, #40	; 0x28
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	20000598 	.word	0x20000598

08000e7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08c      	sub	sp, #48	; 0x30
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000e82:	f107 030c 	add.w	r3, r7, #12
 8000e86:	2224      	movs	r2, #36	; 0x24
 8000e88:	2100      	movs	r1, #0
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f008 fe5d 	bl	8009b4a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e90:	463b      	mov	r3, r7
 8000e92:	2200      	movs	r2, #0
 8000e94:	601a      	str	r2, [r3, #0]
 8000e96:	605a      	str	r2, [r3, #4]
 8000e98:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e9a:	4b21      	ldr	r3, [pc, #132]	; (8000f20 <MX_TIM3_Init+0xa4>)
 8000e9c:	4a21      	ldr	r2, [pc, #132]	; (8000f24 <MX_TIM3_Init+0xa8>)
 8000e9e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000ea0:	4b1f      	ldr	r3, [pc, #124]	; (8000f20 <MX_TIM3_Init+0xa4>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ea6:	4b1e      	ldr	r3, [pc, #120]	; (8000f20 <MX_TIM3_Init+0xa4>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000eac:	4b1c      	ldr	r3, [pc, #112]	; (8000f20 <MX_TIM3_Init+0xa4>)
 8000eae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000eb2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eb4:	4b1a      	ldr	r3, [pc, #104]	; (8000f20 <MX_TIM3_Init+0xa4>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000eba:	4b19      	ldr	r3, [pc, #100]	; (8000f20 <MX_TIM3_Init+0xa4>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000edc:	2300      	movs	r3, #0
 8000ede:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000ee4:	f107 030c 	add.w	r3, r7, #12
 8000ee8:	4619      	mov	r1, r3
 8000eea:	480d      	ldr	r0, [pc, #52]	; (8000f20 <MX_TIM3_Init+0xa4>)
 8000eec:	f003 fd4a 	bl	8004984 <HAL_TIM_Encoder_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000ef6:	f000 fabb 	bl	8001470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000efa:	2300      	movs	r3, #0
 8000efc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000efe:	2300      	movs	r3, #0
 8000f00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f02:	463b      	mov	r3, r7
 8000f04:	4619      	mov	r1, r3
 8000f06:	4806      	ldr	r0, [pc, #24]	; (8000f20 <MX_TIM3_Init+0xa4>)
 8000f08:	f004 fb2c 	bl	8005564 <HAL_TIMEx_MasterConfigSynchronization>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000f12:	f000 faad 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000f16:	bf00      	nop
 8000f18:	3730      	adds	r7, #48	; 0x30
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	20000500 	.word	0x20000500
 8000f24:	40000400 	.word	0x40000400

08000f28 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b08c      	sub	sp, #48	; 0x30
 8000f2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000f2e:	f107 030c 	add.w	r3, r7, #12
 8000f32:	2224      	movs	r2, #36	; 0x24
 8000f34:	2100      	movs	r1, #0
 8000f36:	4618      	mov	r0, r3
 8000f38:	f008 fe07 	bl	8009b4a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f3c:	463b      	mov	r3, r7
 8000f3e:	2200      	movs	r2, #0
 8000f40:	601a      	str	r2, [r3, #0]
 8000f42:	605a      	str	r2, [r3, #4]
 8000f44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000f46:	4b21      	ldr	r3, [pc, #132]	; (8000fcc <MX_TIM4_Init+0xa4>)
 8000f48:	4a21      	ldr	r2, [pc, #132]	; (8000fd0 <MX_TIM4_Init+0xa8>)
 8000f4a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000f4c:	4b1f      	ldr	r3, [pc, #124]	; (8000fcc <MX_TIM4_Init+0xa4>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f52:	4b1e      	ldr	r3, [pc, #120]	; (8000fcc <MX_TIM4_Init+0xa4>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000f58:	4b1c      	ldr	r3, [pc, #112]	; (8000fcc <MX_TIM4_Init+0xa4>)
 8000f5a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f5e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f60:	4b1a      	ldr	r3, [pc, #104]	; (8000fcc <MX_TIM4_Init+0xa4>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f66:	4b19      	ldr	r3, [pc, #100]	; (8000fcc <MX_TIM4_Init+0xa4>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000f70:	2300      	movs	r3, #0
 8000f72:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000f74:	2301      	movs	r3, #1
 8000f76:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000f80:	2300      	movs	r3, #0
 8000f82:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000f84:	2301      	movs	r3, #1
 8000f86:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000f90:	f107 030c 	add.w	r3, r7, #12
 8000f94:	4619      	mov	r1, r3
 8000f96:	480d      	ldr	r0, [pc, #52]	; (8000fcc <MX_TIM4_Init+0xa4>)
 8000f98:	f003 fcf4 	bl	8004984 <HAL_TIM_Encoder_Init>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000fa2:	f000 fa65 	bl	8001470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000faa:	2300      	movs	r3, #0
 8000fac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000fae:	463b      	mov	r3, r7
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4806      	ldr	r0, [pc, #24]	; (8000fcc <MX_TIM4_Init+0xa4>)
 8000fb4:	f004 fad6 	bl	8005564 <HAL_TIMEx_MasterConfigSynchronization>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000fbe:	f000 fa57 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000fc2:	bf00      	nop
 8000fc4:	3730      	adds	r7, #48	; 0x30
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	2000041c 	.word	0x2000041c
 8000fd0:	40000800 	.word	0x40000800

08000fd4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b098      	sub	sp, #96	; 0x60
 8000fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fda:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000fde:	2200      	movs	r2, #0
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	605a      	str	r2, [r3, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fe6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	605a      	str	r2, [r3, #4]
 8000ff0:	609a      	str	r2, [r3, #8]
 8000ff2:	60da      	str	r2, [r3, #12]
 8000ff4:	611a      	str	r2, [r3, #16]
 8000ff6:	615a      	str	r2, [r3, #20]
 8000ff8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000ffa:	1d3b      	adds	r3, r7, #4
 8000ffc:	2234      	movs	r2, #52	; 0x34
 8000ffe:	2100      	movs	r1, #0
 8001000:	4618      	mov	r0, r3
 8001002:	f008 fda2 	bl	8009b4a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001006:	4b3b      	ldr	r3, [pc, #236]	; (80010f4 <MX_TIM8_Init+0x120>)
 8001008:	4a3b      	ldr	r2, [pc, #236]	; (80010f8 <MX_TIM8_Init+0x124>)
 800100a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 50 - 1;
 800100c:	4b39      	ldr	r3, [pc, #228]	; (80010f4 <MX_TIM8_Init+0x120>)
 800100e:	2231      	movs	r2, #49	; 0x31
 8001010:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001012:	4b38      	ldr	r3, [pc, #224]	; (80010f4 <MX_TIM8_Init+0x120>)
 8001014:	2200      	movs	r2, #0
 8001016:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 63999;
 8001018:	4b36      	ldr	r3, [pc, #216]	; (80010f4 <MX_TIM8_Init+0x120>)
 800101a:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800101e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001020:	4b34      	ldr	r3, [pc, #208]	; (80010f4 <MX_TIM8_Init+0x120>)
 8001022:	2200      	movs	r2, #0
 8001024:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001026:	4b33      	ldr	r3, [pc, #204]	; (80010f4 <MX_TIM8_Init+0x120>)
 8001028:	2200      	movs	r2, #0
 800102a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800102c:	4b31      	ldr	r3, [pc, #196]	; (80010f4 <MX_TIM8_Init+0x120>)
 800102e:	2200      	movs	r2, #0
 8001030:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001032:	4830      	ldr	r0, [pc, #192]	; (80010f4 <MX_TIM8_Init+0x120>)
 8001034:	f003 fb4f 	bl	80046d6 <HAL_TIM_PWM_Init>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 800103e:	f000 fa17 	bl	8001470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001042:	2300      	movs	r3, #0
 8001044:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001046:	2300      	movs	r3, #0
 8001048:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800104a:	2300      	movs	r3, #0
 800104c:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800104e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001052:	4619      	mov	r1, r3
 8001054:	4827      	ldr	r0, [pc, #156]	; (80010f4 <MX_TIM8_Init+0x120>)
 8001056:	f004 fa85 	bl	8005564 <HAL_TIMEx_MasterConfigSynchronization>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8001060:	f000 fa06 	bl	8001470 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001064:	2360      	movs	r3, #96	; 0x60
 8001066:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001068:	2300      	movs	r3, #0
 800106a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800106c:	2300      	movs	r3, #0
 800106e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001070:	2300      	movs	r3, #0
 8001072:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001074:	2300      	movs	r3, #0
 8001076:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001078:	2300      	movs	r3, #0
 800107a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800107c:	2300      	movs	r3, #0
 800107e:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001080:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001084:	2200      	movs	r2, #0
 8001086:	4619      	mov	r1, r3
 8001088:	481a      	ldr	r0, [pc, #104]	; (80010f4 <MX_TIM8_Init+0x120>)
 800108a:	f003 fdaf 	bl	8004bec <HAL_TIM_PWM_ConfigChannel>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001094:	f000 f9ec 	bl	8001470 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001098:	2300      	movs	r3, #0
 800109a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800109c:	2300      	movs	r3, #0
 800109e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80010a0:	2300      	movs	r3, #0
 80010a2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80010a8:	2300      	movs	r3, #0
 80010aa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80010ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010b0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80010b6:	2300      	movs	r3, #0
 80010b8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80010ba:	2300      	movs	r3, #0
 80010bc:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80010be:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80010c2:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80010c4:	2300      	movs	r3, #0
 80010c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80010c8:	2300      	movs	r3, #0
 80010ca:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80010cc:	2300      	movs	r3, #0
 80010ce:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80010d0:	1d3b      	adds	r3, r7, #4
 80010d2:	4619      	mov	r1, r3
 80010d4:	4807      	ldr	r0, [pc, #28]	; (80010f4 <MX_TIM8_Init+0x120>)
 80010d6:	f004 fac7 	bl	8005668 <HAL_TIMEx_ConfigBreakDeadTime>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 80010e0:	f000 f9c6 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80010e4:	4803      	ldr	r0, [pc, #12]	; (80010f4 <MX_TIM8_Init+0x120>)
 80010e6:	f000 fb0f 	bl	8001708 <HAL_TIM_MspPostInit>

}
 80010ea:	bf00      	nop
 80010ec:	3760      	adds	r7, #96	; 0x60
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200003d0 	.word	0x200003d0
 80010f8:	40013400 	.word	0x40013400

080010fc <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b098      	sub	sp, #96	; 0x60
 8001100:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001102:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	605a      	str	r2, [r3, #4]
 800110c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800110e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]
 800111e:	615a      	str	r2, [r3, #20]
 8001120:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001122:	1d3b      	adds	r3, r7, #4
 8001124:	2234      	movs	r2, #52	; 0x34
 8001126:	2100      	movs	r1, #0
 8001128:	4618      	mov	r0, r3
 800112a:	f008 fd0e 	bl	8009b4a <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800112e:	4b34      	ldr	r3, [pc, #208]	; (8001200 <MX_TIM15_Init+0x104>)
 8001130:	4a34      	ldr	r2, [pc, #208]	; (8001204 <MX_TIM15_Init+0x108>)
 8001132:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 50 - 1;
 8001134:	4b32      	ldr	r3, [pc, #200]	; (8001200 <MX_TIM15_Init+0x104>)
 8001136:	2231      	movs	r2, #49	; 0x31
 8001138:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800113a:	4b31      	ldr	r3, [pc, #196]	; (8001200 <MX_TIM15_Init+0x104>)
 800113c:	2200      	movs	r2, #0
 800113e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 63999;
 8001140:	4b2f      	ldr	r3, [pc, #188]	; (8001200 <MX_TIM15_Init+0x104>)
 8001142:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001146:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001148:	4b2d      	ldr	r3, [pc, #180]	; (8001200 <MX_TIM15_Init+0x104>)
 800114a:	2200      	movs	r2, #0
 800114c:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800114e:	4b2c      	ldr	r3, [pc, #176]	; (8001200 <MX_TIM15_Init+0x104>)
 8001150:	2200      	movs	r2, #0
 8001152:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001154:	4b2a      	ldr	r3, [pc, #168]	; (8001200 <MX_TIM15_Init+0x104>)
 8001156:	2200      	movs	r2, #0
 8001158:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800115a:	4829      	ldr	r0, [pc, #164]	; (8001200 <MX_TIM15_Init+0x104>)
 800115c:	f003 fabb 	bl	80046d6 <HAL_TIM_PWM_Init>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 8001166:	f000 f983 	bl	8001470 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800116a:	2300      	movs	r3, #0
 800116c:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800116e:	2300      	movs	r3, #0
 8001170:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001172:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001176:	4619      	mov	r1, r3
 8001178:	4821      	ldr	r0, [pc, #132]	; (8001200 <MX_TIM15_Init+0x104>)
 800117a:	f004 f9f3 	bl	8005564 <HAL_TIMEx_MasterConfigSynchronization>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d001      	beq.n	8001188 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8001184:	f000 f974 	bl	8001470 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001188:	2360      	movs	r3, #96	; 0x60
 800118a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001190:	2300      	movs	r3, #0
 8001192:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001194:	2300      	movs	r3, #0
 8001196:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001198:	2300      	movs	r3, #0
 800119a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800119c:	2300      	movs	r3, #0
 800119e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011a0:	2300      	movs	r3, #0
 80011a2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80011a4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80011a8:	2204      	movs	r2, #4
 80011aa:	4619      	mov	r1, r3
 80011ac:	4814      	ldr	r0, [pc, #80]	; (8001200 <MX_TIM15_Init+0x104>)
 80011ae:	f003 fd1d 	bl	8004bec <HAL_TIM_PWM_ConfigChannel>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 80011b8:	f000 f95a 	bl	8001470 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80011bc:	2300      	movs	r3, #0
 80011be:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80011c0:	2300      	movs	r3, #0
 80011c2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011c4:	2300      	movs	r3, #0
 80011c6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80011c8:	2300      	movs	r3, #0
 80011ca:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011cc:	2300      	movs	r3, #0
 80011ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011d4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011da:	2300      	movs	r3, #0
 80011dc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80011de:	1d3b      	adds	r3, r7, #4
 80011e0:	4619      	mov	r1, r3
 80011e2:	4807      	ldr	r0, [pc, #28]	; (8001200 <MX_TIM15_Init+0x104>)
 80011e4:	f004 fa40 	bl	8005668 <HAL_TIMEx_ConfigBreakDeadTime>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_TIM15_Init+0xf6>
  {
    Error_Handler();
 80011ee:	f000 f93f 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80011f2:	4803      	ldr	r0, [pc, #12]	; (8001200 <MX_TIM15_Init+0x104>)
 80011f4:	f000 fa88 	bl	8001708 <HAL_TIM_MspPostInit>

}
 80011f8:	bf00      	nop
 80011fa:	3760      	adds	r7, #96	; 0x60
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20000468 	.word	0x20000468
 8001204:	40014000 	.word	0x40014000

08001208 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b094      	sub	sp, #80	; 0x50
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800120e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001212:	2200      	movs	r2, #0
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	605a      	str	r2, [r3, #4]
 8001218:	609a      	str	r2, [r3, #8]
 800121a:	60da      	str	r2, [r3, #12]
 800121c:	611a      	str	r2, [r3, #16]
 800121e:	615a      	str	r2, [r3, #20]
 8001220:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001222:	463b      	mov	r3, r7
 8001224:	2234      	movs	r2, #52	; 0x34
 8001226:	2100      	movs	r1, #0
 8001228:	4618      	mov	r0, r3
 800122a:	f008 fc8e 	bl	8009b4a <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800122e:	4b31      	ldr	r3, [pc, #196]	; (80012f4 <MX_TIM16_Init+0xec>)
 8001230:	4a31      	ldr	r2, [pc, #196]	; (80012f8 <MX_TIM16_Init+0xf0>)
 8001232:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 50 - 1;
 8001234:	4b2f      	ldr	r3, [pc, #188]	; (80012f4 <MX_TIM16_Init+0xec>)
 8001236:	2231      	movs	r2, #49	; 0x31
 8001238:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800123a:	4b2e      	ldr	r3, [pc, #184]	; (80012f4 <MX_TIM16_Init+0xec>)
 800123c:	2200      	movs	r2, #0
 800123e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 63999;
 8001240:	4b2c      	ldr	r3, [pc, #176]	; (80012f4 <MX_TIM16_Init+0xec>)
 8001242:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001246:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001248:	4b2a      	ldr	r3, [pc, #168]	; (80012f4 <MX_TIM16_Init+0xec>)
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800124e:	4b29      	ldr	r3, [pc, #164]	; (80012f4 <MX_TIM16_Init+0xec>)
 8001250:	2200      	movs	r2, #0
 8001252:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001254:	4b27      	ldr	r3, [pc, #156]	; (80012f4 <MX_TIM16_Init+0xec>)
 8001256:	2200      	movs	r2, #0
 8001258:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800125a:	4826      	ldr	r0, [pc, #152]	; (80012f4 <MX_TIM16_Init+0xec>)
 800125c:	f003 f9e4 	bl	8004628 <HAL_TIM_Base_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8001266:	f000 f903 	bl	8001470 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 800126a:	4822      	ldr	r0, [pc, #136]	; (80012f4 <MX_TIM16_Init+0xec>)
 800126c:	f003 fa33 	bl	80046d6 <HAL_TIM_PWM_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8001276:	f000 f8fb 	bl	8001470 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800127a:	2360      	movs	r3, #96	; 0x60
 800127c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001282:	2300      	movs	r3, #0
 8001284:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001286:	2300      	movs	r3, #0
 8001288:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800128a:	2300      	movs	r3, #0
 800128c:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800128e:	2300      	movs	r3, #0
 8001290:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001292:	2300      	movs	r3, #0
 8001294:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001296:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800129a:	2200      	movs	r2, #0
 800129c:	4619      	mov	r1, r3
 800129e:	4815      	ldr	r0, [pc, #84]	; (80012f4 <MX_TIM16_Init+0xec>)
 80012a0:	f003 fca4 	bl	8004bec <HAL_TIM_PWM_ConfigChannel>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 80012aa:	f000 f8e1 	bl	8001470 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012ae:	2300      	movs	r3, #0
 80012b0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012b2:	2300      	movs	r3, #0
 80012b4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012b6:	2300      	movs	r3, #0
 80012b8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012be:	2300      	movs	r3, #0
 80012c0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012c6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012cc:	2300      	movs	r3, #0
 80012ce:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80012d0:	463b      	mov	r3, r7
 80012d2:	4619      	mov	r1, r3
 80012d4:	4807      	ldr	r0, [pc, #28]	; (80012f4 <MX_TIM16_Init+0xec>)
 80012d6:	f004 f9c7 	bl	8005668 <HAL_TIMEx_ConfigBreakDeadTime>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 80012e0:	f000 f8c6 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 80012e4:	4803      	ldr	r0, [pc, #12]	; (80012f4 <MX_TIM16_Init+0xec>)
 80012e6:	f000 fa0f 	bl	8001708 <HAL_TIM_MspPostInit>

}
 80012ea:	bf00      	nop
 80012ec:	3750      	adds	r7, #80	; 0x50
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	200005e4 	.word	0x200005e4
 80012f8:	40014400 	.word	0x40014400

080012fc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b094      	sub	sp, #80	; 0x50
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001302:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
 8001310:	611a      	str	r2, [r3, #16]
 8001312:	615a      	str	r2, [r3, #20]
 8001314:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001316:	463b      	mov	r3, r7
 8001318:	2234      	movs	r2, #52	; 0x34
 800131a:	2100      	movs	r1, #0
 800131c:	4618      	mov	r0, r3
 800131e:	f008 fc14 	bl	8009b4a <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001322:	4b31      	ldr	r3, [pc, #196]	; (80013e8 <MX_TIM17_Init+0xec>)
 8001324:	4a31      	ldr	r2, [pc, #196]	; (80013ec <MX_TIM17_Init+0xf0>)
 8001326:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 50 - 1;
 8001328:	4b2f      	ldr	r3, [pc, #188]	; (80013e8 <MX_TIM17_Init+0xec>)
 800132a:	2231      	movs	r2, #49	; 0x31
 800132c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132e:	4b2e      	ldr	r3, [pc, #184]	; (80013e8 <MX_TIM17_Init+0xec>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 63999;
 8001334:	4b2c      	ldr	r3, [pc, #176]	; (80013e8 <MX_TIM17_Init+0xec>)
 8001336:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 800133a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800133c:	4b2a      	ldr	r3, [pc, #168]	; (80013e8 <MX_TIM17_Init+0xec>)
 800133e:	2200      	movs	r2, #0
 8001340:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001342:	4b29      	ldr	r3, [pc, #164]	; (80013e8 <MX_TIM17_Init+0xec>)
 8001344:	2200      	movs	r2, #0
 8001346:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001348:	4b27      	ldr	r3, [pc, #156]	; (80013e8 <MX_TIM17_Init+0xec>)
 800134a:	2200      	movs	r2, #0
 800134c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 800134e:	4826      	ldr	r0, [pc, #152]	; (80013e8 <MX_TIM17_Init+0xec>)
 8001350:	f003 f96a 	bl	8004628 <HAL_TIM_Base_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 800135a:	f000 f889 	bl	8001470 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 800135e:	4822      	ldr	r0, [pc, #136]	; (80013e8 <MX_TIM17_Init+0xec>)
 8001360:	f003 f9b9 	bl	80046d6 <HAL_TIM_PWM_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 800136a:	f000 f881 	bl	8001470 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800136e:	2360      	movs	r3, #96	; 0x60
 8001370:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 8001372:	2300      	movs	r3, #0
 8001374:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001376:	2300      	movs	r3, #0
 8001378:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800137a:	2300      	movs	r3, #0
 800137c:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800137e:	2300      	movs	r3, #0
 8001380:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001382:	2300      	movs	r3, #0
 8001384:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001386:	2300      	movs	r3, #0
 8001388:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800138a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800138e:	2200      	movs	r2, #0
 8001390:	4619      	mov	r1, r3
 8001392:	4815      	ldr	r0, [pc, #84]	; (80013e8 <MX_TIM17_Init+0xec>)
 8001394:	f003 fc2a 	bl	8004bec <HAL_TIM_PWM_ConfigChannel>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <MX_TIM17_Init+0xa6>
  {
    Error_Handler();
 800139e:	f000 f867 	bl	8001470 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013aa:	2300      	movs	r3, #0
 80013ac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013b2:	2300      	movs	r3, #0
 80013b4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013ba:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013c0:	2300      	movs	r3, #0
 80013c2:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 80013c4:	463b      	mov	r3, r7
 80013c6:	4619      	mov	r1, r3
 80013c8:	4807      	ldr	r0, [pc, #28]	; (80013e8 <MX_TIM17_Init+0xec>)
 80013ca:	f004 f94d 	bl	8005668 <HAL_TIMEx_ConfigBreakDeadTime>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_TIM17_Init+0xdc>
  {
    Error_Handler();
 80013d4:	f000 f84c 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 80013d8:	4803      	ldr	r0, [pc, #12]	; (80013e8 <MX_TIM17_Init+0xec>)
 80013da:	f000 f995 	bl	8001708 <HAL_TIM_MspPostInit>

}
 80013de:	bf00      	nop
 80013e0:	3750      	adds	r7, #80	; 0x50
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	200004b4 	.word	0x200004b4
 80013ec:	40014800 	.word	0x40014800

080013f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b088      	sub	sp, #32
 80013f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f6:	f107 030c 	add.w	r3, r7, #12
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
 8001404:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001406:	4b18      	ldr	r3, [pc, #96]	; (8001468 <MX_GPIO_Init+0x78>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140a:	4a17      	ldr	r2, [pc, #92]	; (8001468 <MX_GPIO_Init+0x78>)
 800140c:	f043 0301 	orr.w	r3, r3, #1
 8001410:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001412:	4b15      	ldr	r3, [pc, #84]	; (8001468 <MX_GPIO_Init+0x78>)
 8001414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	60bb      	str	r3, [r7, #8]
 800141c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800141e:	4b12      	ldr	r3, [pc, #72]	; (8001468 <MX_GPIO_Init+0x78>)
 8001420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001422:	4a11      	ldr	r2, [pc, #68]	; (8001468 <MX_GPIO_Init+0x78>)
 8001424:	f043 0302 	orr.w	r3, r3, #2
 8001428:	64d3      	str	r3, [r2, #76]	; 0x4c
 800142a:	4b0f      	ldr	r3, [pc, #60]	; (8001468 <MX_GPIO_Init+0x78>)
 800142c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	f44f 7180 	mov.w	r1, #256	; 0x100
 800143c:	480b      	ldr	r0, [pc, #44]	; (800146c <MX_GPIO_Init+0x7c>)
 800143e:	f000 fdb9 	bl	8001fb4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001442:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001446:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001448:	2301      	movs	r3, #1
 800144a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001450:	2300      	movs	r3, #0
 8001452:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001454:	f107 030c 	add.w	r3, r7, #12
 8001458:	4619      	mov	r1, r3
 800145a:	4804      	ldr	r0, [pc, #16]	; (800146c <MX_GPIO_Init+0x7c>)
 800145c:	f000 fc28 	bl	8001cb0 <HAL_GPIO_Init>

}
 8001460:	bf00      	nop
 8001462:	3720      	adds	r7, #32
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40021000 	.word	0x40021000
 800146c:	48000400 	.word	0x48000400

08001470 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001474:	bf00      	nop
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
	...

08001480 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001486:	4b0f      	ldr	r3, [pc, #60]	; (80014c4 <HAL_MspInit+0x44>)
 8001488:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800148a:	4a0e      	ldr	r2, [pc, #56]	; (80014c4 <HAL_MspInit+0x44>)
 800148c:	f043 0301 	orr.w	r3, r3, #1
 8001490:	6613      	str	r3, [r2, #96]	; 0x60
 8001492:	4b0c      	ldr	r3, [pc, #48]	; (80014c4 <HAL_MspInit+0x44>)
 8001494:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001496:	f003 0301 	and.w	r3, r3, #1
 800149a:	607b      	str	r3, [r7, #4]
 800149c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800149e:	4b09      	ldr	r3, [pc, #36]	; (80014c4 <HAL_MspInit+0x44>)
 80014a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014a2:	4a08      	ldr	r2, [pc, #32]	; (80014c4 <HAL_MspInit+0x44>)
 80014a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014a8:	6593      	str	r3, [r2, #88]	; 0x58
 80014aa:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <HAL_MspInit+0x44>)
 80014ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b2:	603b      	str	r3, [r7, #0]
 80014b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80014b6:	f002 f9bb 	bl	8003830 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40021000 	.word	0x40021000

080014c8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08e      	sub	sp, #56	; 0x38
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a46      	ldr	r2, [pc, #280]	; (8001600 <HAL_TIM_Encoder_MspInit+0x138>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d12a      	bne.n	8001540 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80014ea:	4b46      	ldr	r3, [pc, #280]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 80014ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014ee:	4a45      	ldr	r2, [pc, #276]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 80014f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014f4:	6613      	str	r3, [r2, #96]	; 0x60
 80014f6:	4b43      	ldr	r3, [pc, #268]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 80014f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80014fe:	623b      	str	r3, [r7, #32]
 8001500:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001502:	4b40      	ldr	r3, [pc, #256]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001506:	4a3f      	ldr	r2, [pc, #252]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800150e:	4b3d      	ldr	r3, [pc, #244]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	61fb      	str	r3, [r7, #28]
 8001518:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800151a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800151e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001520:	2302      	movs	r3, #2
 8001522:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001528:	2300      	movs	r3, #0
 800152a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800152c:	2306      	movs	r3, #6
 800152e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001530:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001534:	4619      	mov	r1, r3
 8001536:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800153a:	f000 fbb9 	bl	8001cb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800153e:	e05a      	b.n	80015f6 <HAL_TIM_Encoder_MspInit+0x12e>
  else if(htim_encoder->Instance==TIM3)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a30      	ldr	r2, [pc, #192]	; (8001608 <HAL_TIM_Encoder_MspInit+0x140>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d128      	bne.n	800159c <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800154a:	4b2e      	ldr	r3, [pc, #184]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 800154c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800154e:	4a2d      	ldr	r2, [pc, #180]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001550:	f043 0302 	orr.w	r3, r3, #2
 8001554:	6593      	str	r3, [r2, #88]	; 0x58
 8001556:	4b2b      	ldr	r3, [pc, #172]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001558:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	61bb      	str	r3, [r7, #24]
 8001560:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001562:	4b28      	ldr	r3, [pc, #160]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001566:	4a27      	ldr	r2, [pc, #156]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001568:	f043 0302 	orr.w	r3, r3, #2
 800156c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800156e:	4b25      	ldr	r3, [pc, #148]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	617b      	str	r3, [r7, #20]
 8001578:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800157a:	2330      	movs	r3, #48	; 0x30
 800157c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157e:	2302      	movs	r3, #2
 8001580:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001582:	2300      	movs	r3, #0
 8001584:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001586:	2300      	movs	r3, #0
 8001588:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800158a:	2302      	movs	r3, #2
 800158c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800158e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001592:	4619      	mov	r1, r3
 8001594:	481d      	ldr	r0, [pc, #116]	; (800160c <HAL_TIM_Encoder_MspInit+0x144>)
 8001596:	f000 fb8b 	bl	8001cb0 <HAL_GPIO_Init>
}
 800159a:	e02c      	b.n	80015f6 <HAL_TIM_Encoder_MspInit+0x12e>
  else if(htim_encoder->Instance==TIM4)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a1b      	ldr	r2, [pc, #108]	; (8001610 <HAL_TIM_Encoder_MspInit+0x148>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d127      	bne.n	80015f6 <HAL_TIM_Encoder_MspInit+0x12e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80015a6:	4b17      	ldr	r3, [pc, #92]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 80015a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015aa:	4a16      	ldr	r2, [pc, #88]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 80015ac:	f043 0304 	orr.w	r3, r3, #4
 80015b0:	6593      	str	r3, [r2, #88]	; 0x58
 80015b2:	4b14      	ldr	r3, [pc, #80]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 80015b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015b6:	f003 0304 	and.w	r3, r3, #4
 80015ba:	613b      	str	r3, [r7, #16]
 80015bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015be:	4b11      	ldr	r3, [pc, #68]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c2:	4a10      	ldr	r2, [pc, #64]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 80015c4:	f043 0302 	orr.w	r3, r3, #2
 80015c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015ca:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <HAL_TIM_Encoder_MspInit+0x13c>)
 80015cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015d6:	23c0      	movs	r3, #192	; 0xc0
 80015d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015da:	2302      	movs	r3, #2
 80015dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	2300      	movs	r3, #0
 80015e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e2:	2300      	movs	r3, #0
 80015e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80015e6:	2302      	movs	r3, #2
 80015e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ee:	4619      	mov	r1, r3
 80015f0:	4806      	ldr	r0, [pc, #24]	; (800160c <HAL_TIM_Encoder_MspInit+0x144>)
 80015f2:	f000 fb5d 	bl	8001cb0 <HAL_GPIO_Init>
}
 80015f6:	bf00      	nop
 80015f8:	3738      	adds	r7, #56	; 0x38
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	40012c00 	.word	0x40012c00
 8001604:	40021000 	.word	0x40021000
 8001608:	40000400 	.word	0x40000400
 800160c:	48000400 	.word	0x48000400
 8001610:	40000800 	.word	0x40000800

08001614 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001614:	b480      	push	{r7}
 8001616:	b087      	sub	sp, #28
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001624:	d10c      	bne.n	8001640 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001626:	4b1b      	ldr	r3, [pc, #108]	; (8001694 <HAL_TIM_PWM_MspInit+0x80>)
 8001628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800162a:	4a1a      	ldr	r2, [pc, #104]	; (8001694 <HAL_TIM_PWM_MspInit+0x80>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6593      	str	r3, [r2, #88]	; 0x58
 8001632:	4b18      	ldr	r3, [pc, #96]	; (8001694 <HAL_TIM_PWM_MspInit+0x80>)
 8001634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	617b      	str	r3, [r7, #20]
 800163c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800163e:	e022      	b.n	8001686 <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance==TIM8)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a14      	ldr	r2, [pc, #80]	; (8001698 <HAL_TIM_PWM_MspInit+0x84>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d10c      	bne.n	8001664 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800164a:	4b12      	ldr	r3, [pc, #72]	; (8001694 <HAL_TIM_PWM_MspInit+0x80>)
 800164c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800164e:	4a11      	ldr	r2, [pc, #68]	; (8001694 <HAL_TIM_PWM_MspInit+0x80>)
 8001650:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001654:	6613      	str	r3, [r2, #96]	; 0x60
 8001656:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <HAL_TIM_PWM_MspInit+0x80>)
 8001658:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800165a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800165e:	613b      	str	r3, [r7, #16]
 8001660:	693b      	ldr	r3, [r7, #16]
}
 8001662:	e010      	b.n	8001686 <HAL_TIM_PWM_MspInit+0x72>
  else if(htim_pwm->Instance==TIM15)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a0c      	ldr	r2, [pc, #48]	; (800169c <HAL_TIM_PWM_MspInit+0x88>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d10b      	bne.n	8001686 <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <HAL_TIM_PWM_MspInit+0x80>)
 8001670:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001672:	4a08      	ldr	r2, [pc, #32]	; (8001694 <HAL_TIM_PWM_MspInit+0x80>)
 8001674:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001678:	6613      	str	r3, [r2, #96]	; 0x60
 800167a:	4b06      	ldr	r3, [pc, #24]	; (8001694 <HAL_TIM_PWM_MspInit+0x80>)
 800167c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800167e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]
}
 8001686:	bf00      	nop
 8001688:	371c      	adds	r7, #28
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	40021000 	.word	0x40021000
 8001698:	40013400 	.word	0x40013400
 800169c:	40014000 	.word	0x40014000

080016a0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a13      	ldr	r2, [pc, #76]	; (80016fc <HAL_TIM_Base_MspInit+0x5c>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d10c      	bne.n	80016cc <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 80016b2:	4b13      	ldr	r3, [pc, #76]	; (8001700 <HAL_TIM_Base_MspInit+0x60>)
 80016b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016b6:	4a12      	ldr	r2, [pc, #72]	; (8001700 <HAL_TIM_Base_MspInit+0x60>)
 80016b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016bc:	6613      	str	r3, [r2, #96]	; 0x60
 80016be:	4b10      	ldr	r3, [pc, #64]	; (8001700 <HAL_TIM_Base_MspInit+0x60>)
 80016c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c6:	60fb      	str	r3, [r7, #12]
 80016c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80016ca:	e010      	b.n	80016ee <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM17)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a0c      	ldr	r2, [pc, #48]	; (8001704 <HAL_TIM_Base_MspInit+0x64>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d10b      	bne.n	80016ee <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 80016d6:	4b0a      	ldr	r3, [pc, #40]	; (8001700 <HAL_TIM_Base_MspInit+0x60>)
 80016d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016da:	4a09      	ldr	r2, [pc, #36]	; (8001700 <HAL_TIM_Base_MspInit+0x60>)
 80016dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016e0:	6613      	str	r3, [r2, #96]	; 0x60
 80016e2:	4b07      	ldr	r3, [pc, #28]	; (8001700 <HAL_TIM_Base_MspInit+0x60>)
 80016e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016ea:	60bb      	str	r3, [r7, #8]
 80016ec:	68bb      	ldr	r3, [r7, #8]
}
 80016ee:	bf00      	nop
 80016f0:	3714      	adds	r7, #20
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	40014400 	.word	0x40014400
 8001700:	40021000 	.word	0x40021000
 8001704:	40014800 	.word	0x40014800

08001708 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b08c      	sub	sp, #48	; 0x30
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001710:	f107 031c 	add.w	r3, r7, #28
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	605a      	str	r2, [r3, #4]
 800171a:	609a      	str	r2, [r3, #8]
 800171c:	60da      	str	r2, [r3, #12]
 800171e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001728:	d12f      	bne.n	800178a <HAL_TIM_MspPostInit+0x82>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800172a:	4b60      	ldr	r3, [pc, #384]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 800172c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172e:	4a5f      	ldr	r2, [pc, #380]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001736:	4b5d      	ldr	r3, [pc, #372]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 8001738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	61bb      	str	r3, [r7, #24]
 8001740:	69bb      	ldr	r3, [r7, #24]
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA10     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001742:	2307      	movs	r3, #7
 8001744:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001746:	2302      	movs	r3, #2
 8001748:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174e:	2300      	movs	r3, #0
 8001750:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001752:	2301      	movs	r3, #1
 8001754:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001756:	f107 031c 	add.w	r3, r7, #28
 800175a:	4619      	mov	r1, r3
 800175c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001760:	f000 faa6 	bl	8001cb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001764:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176a:	2302      	movs	r3, #2
 800176c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001772:	2300      	movs	r3, #0
 8001774:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8001776:	230a      	movs	r3, #10
 8001778:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177a:	f107 031c 	add.w	r3, r7, #28
 800177e:	4619      	mov	r1, r3
 8001780:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001784:	f000 fa94 	bl	8001cb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8001788:	e08b      	b.n	80018a2 <HAL_TIM_MspPostInit+0x19a>
  else if(htim->Instance==TIM8)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	4a48      	ldr	r2, [pc, #288]	; (80018b0 <HAL_TIM_MspPostInit+0x1a8>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d11e      	bne.n	80017d2 <HAL_TIM_MspPostInit+0xca>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001794:	4b45      	ldr	r3, [pc, #276]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 8001796:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001798:	4a44      	ldr	r2, [pc, #272]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 800179a:	f043 0301 	orr.w	r3, r3, #1
 800179e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017a0:	4b42      	ldr	r3, [pc, #264]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 80017a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a4:	f003 0301 	and.w	r3, r3, #1
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017ac:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017b2:	2302      	movs	r3, #2
 80017b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 80017be:	2302      	movs	r3, #2
 80017c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017c2:	f107 031c 	add.w	r3, r7, #28
 80017c6:	4619      	mov	r1, r3
 80017c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017cc:	f000 fa70 	bl	8001cb0 <HAL_GPIO_Init>
}
 80017d0:	e067      	b.n	80018a2 <HAL_TIM_MspPostInit+0x19a>
  else if(htim->Instance==TIM15)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a37      	ldr	r2, [pc, #220]	; (80018b4 <HAL_TIM_MspPostInit+0x1ac>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d11d      	bne.n	8001818 <HAL_TIM_MspPostInit+0x110>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017dc:	4b33      	ldr	r3, [pc, #204]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 80017de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e0:	4a32      	ldr	r2, [pc, #200]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 80017e2:	f043 0301 	orr.w	r3, r3, #1
 80017e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017e8:	4b30      	ldr	r3, [pc, #192]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 80017ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ec:	f003 0301 	and.w	r3, r3, #1
 80017f0:	613b      	str	r3, [r7, #16]
 80017f2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80017f4:	2308      	movs	r3, #8
 80017f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f8:	2302      	movs	r3, #2
 80017fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001800:	2300      	movs	r3, #0
 8001802:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM15;
 8001804:	2309      	movs	r3, #9
 8001806:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001808:	f107 031c 	add.w	r3, r7, #28
 800180c:	4619      	mov	r1, r3
 800180e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001812:	f000 fa4d 	bl	8001cb0 <HAL_GPIO_Init>
}
 8001816:	e044      	b.n	80018a2 <HAL_TIM_MspPostInit+0x19a>
  else if(htim->Instance==TIM16)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a26      	ldr	r2, [pc, #152]	; (80018b8 <HAL_TIM_MspPostInit+0x1b0>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d11d      	bne.n	800185e <HAL_TIM_MspPostInit+0x156>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	4b22      	ldr	r3, [pc, #136]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001826:	4a21      	ldr	r2, [pc, #132]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 8001828:	f043 0301 	orr.w	r3, r3, #1
 800182c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800182e:	4b1f      	ldr	r3, [pc, #124]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 8001830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800183a:	2340      	movs	r3, #64	; 0x40
 800183c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183e:	2302      	movs	r3, #2
 8001840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001842:	2300      	movs	r3, #0
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001846:	2300      	movs	r3, #0
 8001848:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 800184a:	2301      	movs	r3, #1
 800184c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184e:	f107 031c 	add.w	r3, r7, #28
 8001852:	4619      	mov	r1, r3
 8001854:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001858:	f000 fa2a 	bl	8001cb0 <HAL_GPIO_Init>
}
 800185c:	e021      	b.n	80018a2 <HAL_TIM_MspPostInit+0x19a>
  else if(htim->Instance==TIM17)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a16      	ldr	r2, [pc, #88]	; (80018bc <HAL_TIM_MspPostInit+0x1b4>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d11c      	bne.n	80018a2 <HAL_TIM_MspPostInit+0x19a>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001868:	4b10      	ldr	r3, [pc, #64]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 800186a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800186c:	4a0f      	ldr	r2, [pc, #60]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 800186e:	f043 0301 	orr.w	r3, r3, #1
 8001872:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001874:	4b0d      	ldr	r3, [pc, #52]	; (80018ac <HAL_TIM_MspPostInit+0x1a4>)
 8001876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001878:	f003 0301 	and.w	r3, r3, #1
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001880:	2380      	movs	r3, #128	; 0x80
 8001882:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001884:	2302      	movs	r3, #2
 8001886:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188c:	2300      	movs	r3, #0
 800188e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 8001890:	2301      	movs	r3, #1
 8001892:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001894:	f107 031c 	add.w	r3, r7, #28
 8001898:	4619      	mov	r1, r3
 800189a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800189e:	f000 fa07 	bl	8001cb0 <HAL_GPIO_Init>
}
 80018a2:	bf00      	nop
 80018a4:	3730      	adds	r7, #48	; 0x30
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	40021000 	.word	0x40021000
 80018b0:	40013400 	.word	0x40013400
 80018b4:	40014000 	.word	0x40014000
 80018b8:	40014400 	.word	0x40014400
 80018bc:	40014800 	.word	0x40014800

080018c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80018c4:	bf00      	nop
 80018c6:	46bd      	mov	sp, r7
 80018c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018cc:	4770      	bx	lr

080018ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ce:	b480      	push	{r7}
 80018d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d2:	e7fe      	b.n	80018d2 <HardFault_Handler+0x4>

080018d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018d8:	e7fe      	b.n	80018d8 <MemManage_Handler+0x4>

080018da <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018da:	b480      	push	{r7}
 80018dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018de:	e7fe      	b.n	80018de <BusFault_Handler+0x4>

080018e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e4:	e7fe      	b.n	80018e4 <UsageFault_Handler+0x4>

080018e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr

08001902 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001914:	f000 f89e 	bl	8001a54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}

0800191c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001920:	4802      	ldr	r0, [pc, #8]	; (800192c <USB_LP_IRQHandler+0x10>)
 8001922:	f000 fc80 	bl	8002226 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	200012d4 	.word	0x200012d4

08001930 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001934:	4b08      	ldr	r3, [pc, #32]	; (8001958 <SystemInit+0x28>)
 8001936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800193a:	4a07      	ldr	r2, [pc, #28]	; (8001958 <SystemInit+0x28>)
 800193c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001940:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001944:	4b04      	ldr	r3, [pc, #16]	; (8001958 <SystemInit+0x28>)
 8001946:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800194a:	609a      	str	r2, [r3, #8]
#endif
}
 800194c:	bf00      	nop
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800195c:	480d      	ldr	r0, [pc, #52]	; (8001994 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800195e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001960:	480d      	ldr	r0, [pc, #52]	; (8001998 <LoopForever+0x6>)
  ldr r1, =_edata
 8001962:	490e      	ldr	r1, [pc, #56]	; (800199c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001964:	4a0e      	ldr	r2, [pc, #56]	; (80019a0 <LoopForever+0xe>)
  movs r3, #0
 8001966:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001968:	e002      	b.n	8001970 <LoopCopyDataInit>

0800196a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800196a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800196c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800196e:	3304      	adds	r3, #4

08001970 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001970:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001972:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001974:	d3f9      	bcc.n	800196a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001976:	4a0b      	ldr	r2, [pc, #44]	; (80019a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001978:	4c0b      	ldr	r4, [pc, #44]	; (80019a8 <LoopForever+0x16>)
  movs r3, #0
 800197a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800197c:	e001      	b.n	8001982 <LoopFillZerobss>

0800197e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800197e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001980:	3204      	adds	r2, #4

08001982 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001982:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001984:	d3fb      	bcc.n	800197e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001986:	f7ff ffd3 	bl	8001930 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800198a:	f008 f8af 	bl	8009aec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800198e:	f7ff f851 	bl	8000a34 <main>

08001992 <LoopForever>:

LoopForever:
    b LoopForever
 8001992:	e7fe      	b.n	8001992 <LoopForever>
  ldr   r0, =_estack
 8001994:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001998:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800199c:	20000184 	.word	0x20000184
  ldr r2, =_sidata
 80019a0:	08009bd4 	.word	0x08009bd4
  ldr r2, =_sbss
 80019a4:	20000184 	.word	0x20000184
  ldr r4, =_ebss
 80019a8:	200015c8 	.word	0x200015c8

080019ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80019ac:	e7fe      	b.n	80019ac <ADC1_2_IRQHandler>

080019ae <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b082      	sub	sp, #8
 80019b2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80019b4:	2300      	movs	r3, #0
 80019b6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b8:	2003      	movs	r0, #3
 80019ba:	f000 f939 	bl	8001c30 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80019be:	2000      	movs	r0, #0
 80019c0:	f000 f80e 	bl	80019e0 <HAL_InitTick>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d002      	beq.n	80019d0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	71fb      	strb	r3, [r7, #7]
 80019ce:	e001      	b.n	80019d4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80019d0:	f7ff fd56 	bl	8001480 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019d4:	79fb      	ldrb	r3, [r7, #7]

}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
	...

080019e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019e8:	2300      	movs	r3, #0
 80019ea:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80019ec:	4b16      	ldr	r3, [pc, #88]	; (8001a48 <HAL_InitTick+0x68>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d022      	beq.n	8001a3a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80019f4:	4b15      	ldr	r3, [pc, #84]	; (8001a4c <HAL_InitTick+0x6c>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	4b13      	ldr	r3, [pc, #76]	; (8001a48 <HAL_InitTick+0x68>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a00:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f000 f944 	bl	8001c96 <HAL_SYSTICK_Config>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d10f      	bne.n	8001a34 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2b0f      	cmp	r3, #15
 8001a18:	d809      	bhi.n	8001a2e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	6879      	ldr	r1, [r7, #4]
 8001a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8001a22:	f000 f910 	bl	8001c46 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a26:	4a0a      	ldr	r2, [pc, #40]	; (8001a50 <HAL_InitTick+0x70>)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6013      	str	r3, [r2, #0]
 8001a2c:	e007      	b.n	8001a3e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	73fb      	strb	r3, [r7, #15]
 8001a32:	e004      	b.n	8001a3e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a34:	2301      	movs	r3, #1
 8001a36:	73fb      	strb	r3, [r7, #15]
 8001a38:	e001      	b.n	8001a3e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000008 	.word	0x20000008
 8001a4c:	20000000 	.word	0x20000000
 8001a50:	20000004 	.word	0x20000004

08001a54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a58:	4b05      	ldr	r3, [pc, #20]	; (8001a70 <HAL_IncTick+0x1c>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b05      	ldr	r3, [pc, #20]	; (8001a74 <HAL_IncTick+0x20>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4413      	add	r3, r2
 8001a62:	4a03      	ldr	r2, [pc, #12]	; (8001a70 <HAL_IncTick+0x1c>)
 8001a64:	6013      	str	r3, [r2, #0]
}
 8001a66:	bf00      	nop
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr
 8001a70:	20000630 	.word	0x20000630
 8001a74:	20000008 	.word	0x20000008

08001a78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a7c:	4b03      	ldr	r3, [pc, #12]	; (8001a8c <HAL_GetTick+0x14>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	20000630 	.word	0x20000630

08001a90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b085      	sub	sp, #20
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f003 0307 	and.w	r3, r3, #7
 8001a9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001aa0:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aa6:	68ba      	ldr	r2, [r7, #8]
 8001aa8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001aac:	4013      	ands	r3, r2
 8001aae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ab8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001abc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ac0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ac2:	4a04      	ldr	r2, [pc, #16]	; (8001ad4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	60d3      	str	r3, [r2, #12]
}
 8001ac8:	bf00      	nop
 8001aca:	3714      	adds	r7, #20
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001adc:	4b04      	ldr	r3, [pc, #16]	; (8001af0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	0a1b      	lsrs	r3, r3, #8
 8001ae2:	f003 0307 	and.w	r3, r3, #7
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	db0b      	blt.n	8001b1e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b06:	79fb      	ldrb	r3, [r7, #7]
 8001b08:	f003 021f 	and.w	r2, r3, #31
 8001b0c:	4907      	ldr	r1, [pc, #28]	; (8001b2c <__NVIC_EnableIRQ+0x38>)
 8001b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b12:	095b      	lsrs	r3, r3, #5
 8001b14:	2001      	movs	r0, #1
 8001b16:	fa00 f202 	lsl.w	r2, r0, r2
 8001b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b1e:	bf00      	nop
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	e000e100 	.word	0xe000e100

08001b30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	6039      	str	r1, [r7, #0]
 8001b3a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	db0a      	blt.n	8001b5a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	b2da      	uxtb	r2, r3
 8001b48:	490c      	ldr	r1, [pc, #48]	; (8001b7c <__NVIC_SetPriority+0x4c>)
 8001b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4e:	0112      	lsls	r2, r2, #4
 8001b50:	b2d2      	uxtb	r2, r2
 8001b52:	440b      	add	r3, r1
 8001b54:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b58:	e00a      	b.n	8001b70 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	b2da      	uxtb	r2, r3
 8001b5e:	4908      	ldr	r1, [pc, #32]	; (8001b80 <__NVIC_SetPriority+0x50>)
 8001b60:	79fb      	ldrb	r3, [r7, #7]
 8001b62:	f003 030f 	and.w	r3, r3, #15
 8001b66:	3b04      	subs	r3, #4
 8001b68:	0112      	lsls	r2, r2, #4
 8001b6a:	b2d2      	uxtb	r2, r2
 8001b6c:	440b      	add	r3, r1
 8001b6e:	761a      	strb	r2, [r3, #24]
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	e000e100 	.word	0xe000e100
 8001b80:	e000ed00 	.word	0xe000ed00

08001b84 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b089      	sub	sp, #36	; 0x24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	60b9      	str	r1, [r7, #8]
 8001b8e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	f1c3 0307 	rsb	r3, r3, #7
 8001b9e:	2b04      	cmp	r3, #4
 8001ba0:	bf28      	it	cs
 8001ba2:	2304      	movcs	r3, #4
 8001ba4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	3304      	adds	r3, #4
 8001baa:	2b06      	cmp	r3, #6
 8001bac:	d902      	bls.n	8001bb4 <NVIC_EncodePriority+0x30>
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	3b03      	subs	r3, #3
 8001bb2:	e000      	b.n	8001bb6 <NVIC_EncodePriority+0x32>
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc2:	43da      	mvns	r2, r3
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	401a      	ands	r2, r3
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd6:	43d9      	mvns	r1, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bdc:	4313      	orrs	r3, r2
         );
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3724      	adds	r7, #36	; 0x24
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr
	...

08001bec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bfc:	d301      	bcc.n	8001c02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e00f      	b.n	8001c22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c02:	4a0a      	ldr	r2, [pc, #40]	; (8001c2c <SysTick_Config+0x40>)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3b01      	subs	r3, #1
 8001c08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c0a:	210f      	movs	r1, #15
 8001c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c10:	f7ff ff8e 	bl	8001b30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c14:	4b05      	ldr	r3, [pc, #20]	; (8001c2c <SysTick_Config+0x40>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c1a:	4b04      	ldr	r3, [pc, #16]	; (8001c2c <SysTick_Config+0x40>)
 8001c1c:	2207      	movs	r2, #7
 8001c1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	3708      	adds	r7, #8
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	e000e010 	.word	0xe000e010

08001c30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f7ff ff29 	bl	8001a90 <__NVIC_SetPriorityGrouping>
}
 8001c3e:	bf00      	nop
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b086      	sub	sp, #24
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	60b9      	str	r1, [r7, #8]
 8001c50:	607a      	str	r2, [r7, #4]
 8001c52:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c54:	f7ff ff40 	bl	8001ad8 <__NVIC_GetPriorityGrouping>
 8001c58:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	68b9      	ldr	r1, [r7, #8]
 8001c5e:	6978      	ldr	r0, [r7, #20]
 8001c60:	f7ff ff90 	bl	8001b84 <NVIC_EncodePriority>
 8001c64:	4602      	mov	r2, r0
 8001c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c6a:	4611      	mov	r1, r2
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff ff5f 	bl	8001b30 <__NVIC_SetPriority>
}
 8001c72:	bf00      	nop
 8001c74:	3718      	adds	r7, #24
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	4603      	mov	r3, r0
 8001c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff33 	bl	8001af4 <__NVIC_EnableIRQ>
}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ffa4 	bl	8001bec <SysTick_Config>
 8001ca4:	4603      	mov	r3, r0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b087      	sub	sp, #28
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001cbe:	e15a      	b.n	8001f76 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	2101      	movs	r1, #1
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001ccc:	4013      	ands	r3, r2
 8001cce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	f000 814c 	beq.w	8001f70 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d00b      	beq.n	8001cf8 <HAL_GPIO_Init+0x48>
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d007      	beq.n	8001cf8 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001cec:	2b11      	cmp	r3, #17
 8001cee:	d003      	beq.n	8001cf8 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	2b12      	cmp	r3, #18
 8001cf6:	d130      	bne.n	8001d5a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	2203      	movs	r2, #3
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	43db      	mvns	r3, r3
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	68da      	ldr	r2, [r3, #12]
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	005b      	lsls	r3, r3, #1
 8001d18:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d2e:	2201      	movs	r2, #1
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	43db      	mvns	r3, r3
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	091b      	lsrs	r3, r3, #4
 8001d44:	f003 0201 	and.w	r2, r3, #1
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	005b      	lsls	r3, r3, #1
 8001d64:	2203      	movs	r2, #3
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	43db      	mvns	r3, r3
 8001d6c:	693a      	ldr	r2, [r7, #16]
 8001d6e:	4013      	ands	r3, r2
 8001d70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	689a      	ldr	r2, [r3, #8]
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d003      	beq.n	8001d9a <HAL_GPIO_Init+0xea>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b12      	cmp	r3, #18
 8001d98:	d123      	bne.n	8001de2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	08da      	lsrs	r2, r3, #3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	3208      	adds	r2, #8
 8001da2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001da6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	f003 0307 	and.w	r3, r3, #7
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	220f      	movs	r2, #15
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	43db      	mvns	r3, r3
 8001db8:	693a      	ldr	r2, [r7, #16]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	691a      	ldr	r2, [r3, #16]
 8001dc2:	697b      	ldr	r3, [r7, #20]
 8001dc4:	f003 0307 	and.w	r3, r3, #7
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	08da      	lsrs	r2, r3, #3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	3208      	adds	r2, #8
 8001ddc:	6939      	ldr	r1, [r7, #16]
 8001dde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	2203      	movs	r2, #3
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43db      	mvns	r3, r3
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	4013      	ands	r3, r2
 8001df8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f003 0203 	and.w	r2, r3, #3
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 80a6 	beq.w	8001f70 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e24:	4b5b      	ldr	r3, [pc, #364]	; (8001f94 <HAL_GPIO_Init+0x2e4>)
 8001e26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e28:	4a5a      	ldr	r2, [pc, #360]	; (8001f94 <HAL_GPIO_Init+0x2e4>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	6613      	str	r3, [r2, #96]	; 0x60
 8001e30:	4b58      	ldr	r3, [pc, #352]	; (8001f94 <HAL_GPIO_Init+0x2e4>)
 8001e32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	60bb      	str	r3, [r7, #8]
 8001e3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e3c:	4a56      	ldr	r2, [pc, #344]	; (8001f98 <HAL_GPIO_Init+0x2e8>)
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	089b      	lsrs	r3, r3, #2
 8001e42:	3302      	adds	r3, #2
 8001e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	f003 0303 	and.w	r3, r3, #3
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	220f      	movs	r2, #15
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	43db      	mvns	r3, r3
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	4013      	ands	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e66:	d01f      	beq.n	8001ea8 <HAL_GPIO_Init+0x1f8>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4a4c      	ldr	r2, [pc, #304]	; (8001f9c <HAL_GPIO_Init+0x2ec>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d019      	beq.n	8001ea4 <HAL_GPIO_Init+0x1f4>
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a4b      	ldr	r2, [pc, #300]	; (8001fa0 <HAL_GPIO_Init+0x2f0>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d013      	beq.n	8001ea0 <HAL_GPIO_Init+0x1f0>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a4a      	ldr	r2, [pc, #296]	; (8001fa4 <HAL_GPIO_Init+0x2f4>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d00d      	beq.n	8001e9c <HAL_GPIO_Init+0x1ec>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a49      	ldr	r2, [pc, #292]	; (8001fa8 <HAL_GPIO_Init+0x2f8>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d007      	beq.n	8001e98 <HAL_GPIO_Init+0x1e8>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4a48      	ldr	r2, [pc, #288]	; (8001fac <HAL_GPIO_Init+0x2fc>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d101      	bne.n	8001e94 <HAL_GPIO_Init+0x1e4>
 8001e90:	2305      	movs	r3, #5
 8001e92:	e00a      	b.n	8001eaa <HAL_GPIO_Init+0x1fa>
 8001e94:	2306      	movs	r3, #6
 8001e96:	e008      	b.n	8001eaa <HAL_GPIO_Init+0x1fa>
 8001e98:	2304      	movs	r3, #4
 8001e9a:	e006      	b.n	8001eaa <HAL_GPIO_Init+0x1fa>
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e004      	b.n	8001eaa <HAL_GPIO_Init+0x1fa>
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	e002      	b.n	8001eaa <HAL_GPIO_Init+0x1fa>
 8001ea4:	2301      	movs	r3, #1
 8001ea6:	e000      	b.n	8001eaa <HAL_GPIO_Init+0x1fa>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	697a      	ldr	r2, [r7, #20]
 8001eac:	f002 0203 	and.w	r2, r2, #3
 8001eb0:	0092      	lsls	r2, r2, #2
 8001eb2:	4093      	lsls	r3, r2
 8001eb4:	693a      	ldr	r2, [r7, #16]
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001eba:	4937      	ldr	r1, [pc, #220]	; (8001f98 <HAL_GPIO_Init+0x2e8>)
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	089b      	lsrs	r3, r3, #2
 8001ec0:	3302      	adds	r3, #2
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001ec8:	4b39      	ldr	r3, [pc, #228]	; (8001fb0 <HAL_GPIO_Init+0x300>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	43db      	mvns	r3, r3
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d003      	beq.n	8001eec <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001ee4:	693a      	ldr	r2, [r7, #16]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001eec:	4a30      	ldr	r2, [pc, #192]	; (8001fb0 <HAL_GPIO_Init+0x300>)
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001ef2:	4b2f      	ldr	r3, [pc, #188]	; (8001fb0 <HAL_GPIO_Init+0x300>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	43db      	mvns	r3, r3
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	4013      	ands	r3, r2
 8001f00:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d003      	beq.n	8001f16 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f16:	4a26      	ldr	r2, [pc, #152]	; (8001fb0 <HAL_GPIO_Init+0x300>)
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f1c:	4b24      	ldr	r3, [pc, #144]	; (8001fb0 <HAL_GPIO_Init+0x300>)
 8001f1e:	689b      	ldr	r3, [r3, #8]
 8001f20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	43db      	mvns	r3, r3
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	4013      	ands	r3, r2
 8001f2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d003      	beq.n	8001f40 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001f38:	693a      	ldr	r2, [r7, #16]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f40:	4a1b      	ldr	r2, [pc, #108]	; (8001fb0 <HAL_GPIO_Init+0x300>)
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f46:	4b1a      	ldr	r3, [pc, #104]	; (8001fb0 <HAL_GPIO_Init+0x300>)
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	43db      	mvns	r3, r3
 8001f50:	693a      	ldr	r2, [r7, #16]
 8001f52:	4013      	ands	r3, r2
 8001f54:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001f62:	693a      	ldr	r2, [r7, #16]
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f6a:	4a11      	ldr	r2, [pc, #68]	; (8001fb0 <HAL_GPIO_Init+0x300>)
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	3301      	adds	r3, #1
 8001f74:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f47f ae9d 	bne.w	8001cc0 <HAL_GPIO_Init+0x10>
  }
}
 8001f86:	bf00      	nop
 8001f88:	371c      	adds	r7, #28
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	40021000 	.word	0x40021000
 8001f98:	40010000 	.word	0x40010000
 8001f9c:	48000400 	.word	0x48000400
 8001fa0:	48000800 	.word	0x48000800
 8001fa4:	48000c00 	.word	0x48000c00
 8001fa8:	48001000 	.word	0x48001000
 8001fac:	48001400 	.word	0x48001400
 8001fb0:	40010400 	.word	0x40010400

08001fb4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	807b      	strh	r3, [r7, #2]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fc4:	787b      	ldrb	r3, [r7, #1]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d003      	beq.n	8001fd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fca:	887a      	ldrh	r2, [r7, #2]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fd0:	e002      	b.n	8001fd8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fd2:	887a      	ldrh	r2, [r7, #2]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	460b      	mov	r3, r1
 8001fee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	695b      	ldr	r3, [r3, #20]
 8001ff4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ff6:	887a      	ldrh	r2, [r7, #2]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	041a      	lsls	r2, r3, #16
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	43d9      	mvns	r1, r3
 8002002:	887b      	ldrh	r3, [r7, #2]
 8002004:	400b      	ands	r3, r1
 8002006:	431a      	orrs	r2, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	619a      	str	r2, [r3, #24]
}
 800200c:	bf00      	nop
 800200e:	3714      	adds	r7, #20
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800201a:	b08b      	sub	sp, #44	; 0x2c
 800201c:	af06      	add	r7, sp, #24
 800201e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d101      	bne.n	800202a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e0d7      	b.n	80021da <HAL_PCD_Init+0x1c2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8002030:	b2db      	uxtb	r3, r3
 8002032:	2b00      	cmp	r3, #0
 8002034:	d106      	bne.n	8002044 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f007 fa64 	bl	800950c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2203      	movs	r2, #3
 8002048:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4618      	mov	r0, r3
 8002052:	f003 fbc0 	bl	80057d6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002056:	2300      	movs	r3, #0
 8002058:	73fb      	strb	r3, [r7, #15]
 800205a:	e04c      	b.n	80020f6 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800205c:	7bfb      	ldrb	r3, [r7, #15]
 800205e:	6879      	ldr	r1, [r7, #4]
 8002060:	1c5a      	adds	r2, r3, #1
 8002062:	4613      	mov	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	4413      	add	r3, r2
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	440b      	add	r3, r1
 800206c:	3301      	adds	r3, #1
 800206e:	2201      	movs	r2, #1
 8002070:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002072:	7bfb      	ldrb	r3, [r7, #15]
 8002074:	6879      	ldr	r1, [r7, #4]
 8002076:	1c5a      	adds	r2, r3, #1
 8002078:	4613      	mov	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	00db      	lsls	r3, r3, #3
 8002080:	440b      	add	r3, r1
 8002082:	7bfa      	ldrb	r2, [r7, #15]
 8002084:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002086:	7bfa      	ldrb	r2, [r7, #15]
 8002088:	7bfb      	ldrb	r3, [r7, #15]
 800208a:	b298      	uxth	r0, r3
 800208c:	6879      	ldr	r1, [r7, #4]
 800208e:	4613      	mov	r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	4413      	add	r3, r2
 8002094:	00db      	lsls	r3, r3, #3
 8002096:	440b      	add	r3, r1
 8002098:	3336      	adds	r3, #54	; 0x36
 800209a:	4602      	mov	r2, r0
 800209c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800209e:	7bfb      	ldrb	r3, [r7, #15]
 80020a0:	6879      	ldr	r1, [r7, #4]
 80020a2:	1c5a      	adds	r2, r3, #1
 80020a4:	4613      	mov	r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	4413      	add	r3, r2
 80020aa:	00db      	lsls	r3, r3, #3
 80020ac:	440b      	add	r3, r1
 80020ae:	3303      	adds	r3, #3
 80020b0:	2200      	movs	r2, #0
 80020b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80020b4:	7bfa      	ldrb	r2, [r7, #15]
 80020b6:	6879      	ldr	r1, [r7, #4]
 80020b8:	4613      	mov	r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	4413      	add	r3, r2
 80020be:	00db      	lsls	r3, r3, #3
 80020c0:	440b      	add	r3, r1
 80020c2:	3338      	adds	r3, #56	; 0x38
 80020c4:	2200      	movs	r2, #0
 80020c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80020c8:	7bfa      	ldrb	r2, [r7, #15]
 80020ca:	6879      	ldr	r1, [r7, #4]
 80020cc:	4613      	mov	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4413      	add	r3, r2
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	440b      	add	r3, r1
 80020d6:	333c      	adds	r3, #60	; 0x3c
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80020dc:	7bfa      	ldrb	r2, [r7, #15]
 80020de:	6879      	ldr	r1, [r7, #4]
 80020e0:	4613      	mov	r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	4413      	add	r3, r2
 80020e6:	00db      	lsls	r3, r3, #3
 80020e8:	440b      	add	r3, r1
 80020ea:	3340      	adds	r3, #64	; 0x40
 80020ec:	2200      	movs	r2, #0
 80020ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020f0:	7bfb      	ldrb	r3, [r7, #15]
 80020f2:	3301      	adds	r3, #1
 80020f4:	73fb      	strb	r3, [r7, #15]
 80020f6:	7bfa      	ldrb	r2, [r7, #15]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d3ad      	bcc.n	800205c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002100:	2300      	movs	r3, #0
 8002102:	73fb      	strb	r3, [r7, #15]
 8002104:	e044      	b.n	8002190 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002106:	7bfa      	ldrb	r2, [r7, #15]
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	00db      	lsls	r3, r3, #3
 8002112:	440b      	add	r3, r1
 8002114:	f203 1369 	addw	r3, r3, #361	; 0x169
 8002118:	2200      	movs	r2, #0
 800211a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800211c:	7bfa      	ldrb	r2, [r7, #15]
 800211e:	6879      	ldr	r1, [r7, #4]
 8002120:	4613      	mov	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	4413      	add	r3, r2
 8002126:	00db      	lsls	r3, r3, #3
 8002128:	440b      	add	r3, r1
 800212a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800212e:	7bfa      	ldrb	r2, [r7, #15]
 8002130:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002132:	7bfa      	ldrb	r2, [r7, #15]
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	4613      	mov	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	00db      	lsls	r3, r3, #3
 800213e:	440b      	add	r3, r1
 8002140:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8002144:	2200      	movs	r2, #0
 8002146:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002148:	7bfa      	ldrb	r2, [r7, #15]
 800214a:	6879      	ldr	r1, [r7, #4]
 800214c:	4613      	mov	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	4413      	add	r3, r2
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	440b      	add	r3, r1
 8002156:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800215e:	7bfa      	ldrb	r2, [r7, #15]
 8002160:	6879      	ldr	r1, [r7, #4]
 8002162:	4613      	mov	r3, r2
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	4413      	add	r3, r2
 8002168:	00db      	lsls	r3, r3, #3
 800216a:	440b      	add	r3, r1
 800216c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002174:	7bfa      	ldrb	r2, [r7, #15]
 8002176:	6879      	ldr	r1, [r7, #4]
 8002178:	4613      	mov	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	440b      	add	r3, r1
 8002182:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800218a:	7bfb      	ldrb	r3, [r7, #15]
 800218c:	3301      	adds	r3, #1
 800218e:	73fb      	strb	r3, [r7, #15]
 8002190:	7bfa      	ldrb	r2, [r7, #15]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	429a      	cmp	r2, r3
 8002198:	d3b5      	bcc.n	8002106 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	603b      	str	r3, [r7, #0]
 80021a0:	687e      	ldr	r6, [r7, #4]
 80021a2:	466d      	mov	r5, sp
 80021a4:	f106 0410 	add.w	r4, r6, #16
 80021a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021ac:	6823      	ldr	r3, [r4, #0]
 80021ae:	602b      	str	r3, [r5, #0]
 80021b0:	1d33      	adds	r3, r6, #4
 80021b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021b4:	6838      	ldr	r0, [r7, #0]
 80021b6:	f003 fb29 	bl	800580c <USB_DevInit>

  hpcd->USB_Address = 0U;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2200      	movs	r2, #0
 80021be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2201      	movs	r2, #1
 80021c6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	69db      	ldr	r3, [r3, #28]
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d102      	bne.n	80021d8 <HAL_PCD_Init+0x1c0>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80021d2:	6878      	ldr	r0, [r7, #4]
 80021d4:	f001 fa5e 	bl	8003694 <HAL_PCDEx_ActivateLPM>
  }
  
  return HAL_OK;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3714      	adds	r7, #20
 80021de:	46bd      	mov	sp, r7
 80021e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080021e2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b082      	sub	sp, #8
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d101      	bne.n	80021f8 <HAL_PCD_Start+0x16>
 80021f4:	2302      	movs	r3, #2
 80021f6:	e012      	b.n	800221e <HAL_PCD_Start+0x3c>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2201      	movs	r2, #1
 80021fc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4618      	mov	r0, r3
 8002206:	f003 facf 	bl	80057a8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4618      	mov	r0, r3
 8002210:	f005 fabb 	bl	800778a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}

08002226 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b082      	sub	sp, #8
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4618      	mov	r0, r3
 8002234:	f005 fac0 	bl	80077b8 <USB_ReadInterrupts>
 8002238:	4603      	mov	r3, r0
 800223a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800223e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002242:	d102      	bne.n	800224a <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f000 fb5b 	bl	8002900 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4618      	mov	r0, r3
 8002250:	f005 fab2 	bl	80077b8 <USB_ReadInterrupts>
 8002254:	4603      	mov	r3, r0
 8002256:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800225a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800225e:	d112      	bne.n	8002286 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002268:	b29a      	uxth	r2, r3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002272:	b292      	uxth	r2, r2
 8002274:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f007 f9c2 	bl	8009602 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800227e:	2100      	movs	r1, #0
 8002280:	6878      	ldr	r0, [r7, #4]
 8002282:	f000 f91e 	bl	80024c2 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4618      	mov	r0, r3
 800228c:	f005 fa94 	bl	80077b8 <USB_ReadInterrupts>
 8002290:	4603      	mov	r3, r0
 8002292:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002296:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800229a:	d10b      	bne.n	80022b4 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80022ae:	b292      	uxth	r2, r2
 80022b0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f005 fa7d 	bl	80077b8 <USB_ReadInterrupts>
 80022be:	4603      	mov	r3, r0
 80022c0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80022c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022c8:	d10b      	bne.n	80022e2 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80022d2:	b29a      	uxth	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80022dc:	b292      	uxth	r2, r2
 80022de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4618      	mov	r0, r3
 80022e8:	f005 fa66 	bl	80077b8 <USB_ReadInterrupts>
 80022ec:	4603      	mov	r3, r0
 80022ee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80022f6:	d133      	bne.n	8002360 <HAL_PCD_IRQHandler+0x13a>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002300:	b29a      	uxth	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 0204 	bic.w	r2, r2, #4
 800230a:	b292      	uxth	r2, r2
 800230c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002318:	b29a      	uxth	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 0208 	bic.w	r2, r2, #8
 8002322:	b292      	uxth	r2, r2
 8002324:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 800232e:	2b01      	cmp	r3, #1
 8002330:	d107      	bne.n	8002342 <HAL_PCD_IRQHandler+0x11c>
    {
      hpcd->LPM_State = LPM_L0;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800233a:	2100      	movs	r1, #0
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f007 fb55 	bl	80099ec <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f007 f996 	bl	8009674 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002350:	b29a      	uxth	r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800235a:	b292      	uxth	r2, r2
 800235c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4618      	mov	r0, r3
 8002366:	f005 fa27 	bl	80077b8 <USB_ReadInterrupts>
 800236a:	4603      	mov	r3, r0
 800236c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002370:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002374:	d126      	bne.n	80023c4 <HAL_PCD_IRQHandler+0x19e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800237e:	b29a      	uxth	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f042 0208 	orr.w	r2, r2, #8
 8002388:	b292      	uxth	r2, r2
 800238a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002396:	b29a      	uxth	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023a0:	b292      	uxth	r2, r2
 80023a2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f042 0204 	orr.w	r2, r2, #4
 80023b8:	b292      	uxth	r2, r2
 80023ba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f007 f93e 	bl	8009640 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f005 f9f5 	bl	80077b8 <USB_ReadInterrupts>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023d4:	2b80      	cmp	r3, #128	; 0x80
 80023d6:	d13f      	bne.n	8002458 <HAL_PCD_IRQHandler+0x232>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023ea:	b292      	uxth	r2, r2
 80023ec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d12b      	bne.n	8002452 <HAL_PCD_IRQHandler+0x22c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002402:	b29a      	uxth	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f042 0204 	orr.w	r2, r2, #4
 800240c:	b292      	uxth	r2, r2
 800240e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800241a:	b29a      	uxth	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f042 0208 	orr.w	r2, r2, #8
 8002424:	b292      	uxth	r2, r2
 8002426:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800243a:	b29b      	uxth	r3, r3
 800243c:	089b      	lsrs	r3, r3, #2
 800243e:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002448:	2101      	movs	r1, #1
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f007 face 	bl	80099ec <HAL_PCDEx_LPM_Callback>
 8002450:	e002      	b.n	8002458 <HAL_PCD_IRQHandler+0x232>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f007 f8f4 	bl	8009640 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4618      	mov	r0, r3
 800245e:	f005 f9ab 	bl	80077b8 <USB_ReadInterrupts>
 8002462:	4603      	mov	r3, r0
 8002464:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002468:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800246c:	d10e      	bne.n	800248c <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002476:	b29a      	uxth	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002480:	b292      	uxth	r2, r2
 8002482:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f007 f8ad 	bl	80095e6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f005 f991 	bl	80077b8 <USB_ReadInterrupts>
 8002496:	4603      	mov	r3, r0
 8002498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800249c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024a0:	d10b      	bne.n	80024ba <HAL_PCD_IRQHandler+0x294>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80024aa:	b29a      	uxth	r2, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024b4:	b292      	uxth	r2, r2
 80024b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80024ba:	bf00      	nop
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
 80024ca:	460b      	mov	r3, r1
 80024cc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d101      	bne.n	80024dc <HAL_PCD_SetAddress+0x1a>
 80024d8:	2302      	movs	r3, #2
 80024da:	e013      	b.n	8002504 <HAL_PCD_SetAddress+0x42>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	78fa      	ldrb	r2, [r7, #3]
 80024e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	78fa      	ldrb	r2, [r7, #3]
 80024f2:	4611      	mov	r1, r2
 80024f4:	4618      	mov	r0, r3
 80024f6:	f005 f934 	bl	8007762 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3708      	adds	r7, #8
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
 8002514:	4608      	mov	r0, r1
 8002516:	4611      	mov	r1, r2
 8002518:	461a      	mov	r2, r3
 800251a:	4603      	mov	r3, r0
 800251c:	70fb      	strb	r3, [r7, #3]
 800251e:	460b      	mov	r3, r1
 8002520:	803b      	strh	r3, [r7, #0]
 8002522:	4613      	mov	r3, r2
 8002524:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002526:	2300      	movs	r3, #0
 8002528:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800252a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800252e:	2b00      	cmp	r3, #0
 8002530:	da0e      	bge.n	8002550 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002532:	78fb      	ldrb	r3, [r7, #3]
 8002534:	f003 0307 	and.w	r3, r3, #7
 8002538:	1c5a      	adds	r2, r3, #1
 800253a:	4613      	mov	r3, r2
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	4413      	add	r3, r2
 8002540:	00db      	lsls	r3, r3, #3
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	4413      	add	r3, r2
 8002546:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	2201      	movs	r2, #1
 800254c:	705a      	strb	r2, [r3, #1]
 800254e:	e00e      	b.n	800256e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002550:	78fb      	ldrb	r3, [r7, #3]
 8002552:	f003 0207 	and.w	r2, r3, #7
 8002556:	4613      	mov	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	4413      	add	r3, r2
 8002566:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2200      	movs	r2, #0
 800256c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800256e:	78fb      	ldrb	r3, [r7, #3]
 8002570:	f003 0307 	and.w	r3, r3, #7
 8002574:	b2da      	uxtb	r2, r3
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800257a:	883a      	ldrh	r2, [r7, #0]
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	78ba      	ldrb	r2, [r7, #2]
 8002584:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	785b      	ldrb	r3, [r3, #1]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d004      	beq.n	8002598 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	b29a      	uxth	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002598:	78bb      	ldrb	r3, [r7, #2]
 800259a:	2b02      	cmp	r3, #2
 800259c:	d102      	bne.n	80025a4 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d101      	bne.n	80025b2 <HAL_PCD_EP_Open+0xa6>
 80025ae:	2302      	movs	r3, #2
 80025b0:	e00e      	b.n	80025d0 <HAL_PCD_EP_Open+0xc4>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	68f9      	ldr	r1, [r7, #12]
 80025c0:	4618      	mov	r0, r3
 80025c2:	f003 f945 	bl	8005850 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 80025ce:	7afb      	ldrb	r3, [r7, #11]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3710      	adds	r7, #16
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	460b      	mov	r3, r1
 80025e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80025e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	da0e      	bge.n	800260a <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025ec:	78fb      	ldrb	r3, [r7, #3]
 80025ee:	f003 0307 	and.w	r3, r3, #7
 80025f2:	1c5a      	adds	r2, r3, #1
 80025f4:	4613      	mov	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	4413      	add	r3, r2
 80025fa:	00db      	lsls	r3, r3, #3
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	4413      	add	r3, r2
 8002600:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2201      	movs	r2, #1
 8002606:	705a      	strb	r2, [r3, #1]
 8002608:	e00e      	b.n	8002628 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800260a:	78fb      	ldrb	r3, [r7, #3]
 800260c:	f003 0207 	and.w	r2, r3, #7
 8002610:	4613      	mov	r3, r2
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	4413      	add	r3, r2
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	4413      	add	r3, r2
 8002620:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2200      	movs	r2, #0
 8002626:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002628:	78fb      	ldrb	r3, [r7, #3]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	b2da      	uxtb	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800263a:	2b01      	cmp	r3, #1
 800263c:	d101      	bne.n	8002642 <HAL_PCD_EP_Close+0x6a>
 800263e:	2302      	movs	r3, #2
 8002640:	e00e      	b.n	8002660 <HAL_PCD_EP_Close+0x88>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2201      	movs	r2, #1
 8002646:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	68f9      	ldr	r1, [r7, #12]
 8002650:	4618      	mov	r0, r3
 8002652:	f003 fc6b 	bl	8005f2c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800265e:	2300      	movs	r3, #0
}
 8002660:	4618      	mov	r0, r3
 8002662:	3710      	adds	r7, #16
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b086      	sub	sp, #24
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	607a      	str	r2, [r7, #4]
 8002672:	603b      	str	r3, [r7, #0]
 8002674:	460b      	mov	r3, r1
 8002676:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002678:	7afb      	ldrb	r3, [r7, #11]
 800267a:	f003 0207 	and.w	r2, r3, #7
 800267e:	4613      	mov	r3, r2
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	4413      	add	r3, r2
 8002684:	00db      	lsls	r3, r3, #3
 8002686:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800268a:	68fa      	ldr	r2, [r7, #12]
 800268c:	4413      	add	r3, r2
 800268e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	683a      	ldr	r2, [r7, #0]
 800269a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	2200      	movs	r2, #0
 80026a0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	2200      	movs	r2, #0
 80026a6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026a8:	7afb      	ldrb	r3, [r7, #11]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80026b4:	7afb      	ldrb	r3, [r7, #11]
 80026b6:	f003 0307 	and.w	r3, r3, #7
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d106      	bne.n	80026cc <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6979      	ldr	r1, [r7, #20]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f003 fe1e 	bl	8006306 <USB_EPStartXfer>
 80026ca:	e005      	b.n	80026d8 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	6979      	ldr	r1, [r7, #20]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f003 fe17 	bl	8006306 <USB_EPStartXfer>
  }

  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3718      	adds	r7, #24
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}

080026e2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80026e2:	b480      	push	{r7}
 80026e4:	b083      	sub	sp, #12
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
 80026ea:	460b      	mov	r3, r1
 80026ec:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80026ee:	78fb      	ldrb	r3, [r7, #3]
 80026f0:	f003 0207 	and.w	r2, r3, #7
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	4413      	add	r3, r2
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	440b      	add	r3, r1
 8002700:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8002704:	681b      	ldr	r3, [r3, #0]
}
 8002706:	4618      	mov	r0, r3
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr

08002712 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b086      	sub	sp, #24
 8002716:	af00      	add	r7, sp, #0
 8002718:	60f8      	str	r0, [r7, #12]
 800271a:	607a      	str	r2, [r7, #4]
 800271c:	603b      	str	r3, [r7, #0]
 800271e:	460b      	mov	r3, r1
 8002720:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002722:	7afb      	ldrb	r3, [r7, #11]
 8002724:	f003 0307 	and.w	r3, r3, #7
 8002728:	1c5a      	adds	r2, r3, #1
 800272a:	4613      	mov	r3, r2
 800272c:	009b      	lsls	r3, r3, #2
 800272e:	4413      	add	r3, r2
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	68fa      	ldr	r2, [r7, #12]
 8002734:	4413      	add	r3, r2
 8002736:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	683a      	ldr	r2, [r7, #0]
 8002742:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	683a      	ldr	r2, [r7, #0]
 8002750:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	2200      	movs	r2, #0
 8002756:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	2201      	movs	r2, #1
 800275c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800275e:	7afb      	ldrb	r3, [r7, #11]
 8002760:	f003 0307 	and.w	r3, r3, #7
 8002764:	b2da      	uxtb	r2, r3
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800276a:	7afb      	ldrb	r3, [r7, #11]
 800276c:	f003 0307 	and.w	r3, r3, #7
 8002770:	2b00      	cmp	r3, #0
 8002772:	d106      	bne.n	8002782 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	6979      	ldr	r1, [r7, #20]
 800277a:	4618      	mov	r0, r3
 800277c:	f003 fdc3 	bl	8006306 <USB_EPStartXfer>
 8002780:	e005      	b.n	800278e <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	6979      	ldr	r1, [r7, #20]
 8002788:	4618      	mov	r0, r3
 800278a:	f003 fdbc 	bl	8006306 <USB_EPStartXfer>
  }

  return HAL_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b084      	sub	sp, #16
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
 80027a0:	460b      	mov	r3, r1
 80027a2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80027a4:	78fb      	ldrb	r3, [r7, #3]
 80027a6:	f003 0207 	and.w	r2, r3, #7
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d901      	bls.n	80027b6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e04c      	b.n	8002850 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80027b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	da0e      	bge.n	80027dc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027be:	78fb      	ldrb	r3, [r7, #3]
 80027c0:	f003 0307 	and.w	r3, r3, #7
 80027c4:	1c5a      	adds	r2, r3, #1
 80027c6:	4613      	mov	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	00db      	lsls	r3, r3, #3
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	4413      	add	r3, r2
 80027d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2201      	movs	r2, #1
 80027d8:	705a      	strb	r2, [r3, #1]
 80027da:	e00c      	b.n	80027f6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80027dc:	78fa      	ldrb	r2, [r7, #3]
 80027de:	4613      	mov	r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4413      	add	r3, r2
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	4413      	add	r3, r2
 80027ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2201      	movs	r2, #1
 80027fa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027fc:	78fb      	ldrb	r3, [r7, #3]
 80027fe:	f003 0307 	and.w	r3, r3, #7
 8002802:	b2da      	uxtb	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800280e:	2b01      	cmp	r3, #1
 8002810:	d101      	bne.n	8002816 <HAL_PCD_EP_SetStall+0x7e>
 8002812:	2302      	movs	r3, #2
 8002814:	e01c      	b.n	8002850 <HAL_PCD_EP_SetStall+0xb8>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2201      	movs	r2, #1
 800281a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68f9      	ldr	r1, [r7, #12]
 8002824:	4618      	mov	r0, r3
 8002826:	f004 fe9d 	bl	8007564 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800282a:	78fb      	ldrb	r3, [r7, #3]
 800282c:	f003 0307 	and.w	r3, r3, #7
 8002830:	2b00      	cmp	r3, #0
 8002832:	d108      	bne.n	8002846 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800283e:	4619      	mov	r1, r3
 8002840:	4610      	mov	r0, r2
 8002842:	f004 ffc9 	bl	80077d8 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3710      	adds	r7, #16
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	460b      	mov	r3, r1
 8002862:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002864:	78fb      	ldrb	r3, [r7, #3]
 8002866:	f003 020f 	and.w	r2, r3, #15
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	429a      	cmp	r2, r3
 8002870:	d901      	bls.n	8002876 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	e040      	b.n	80028f8 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002876:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800287a:	2b00      	cmp	r3, #0
 800287c:	da0e      	bge.n	800289c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800287e:	78fb      	ldrb	r3, [r7, #3]
 8002880:	f003 0307 	and.w	r3, r3, #7
 8002884:	1c5a      	adds	r2, r3, #1
 8002886:	4613      	mov	r3, r2
 8002888:	009b      	lsls	r3, r3, #2
 800288a:	4413      	add	r3, r2
 800288c:	00db      	lsls	r3, r3, #3
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	4413      	add	r3, r2
 8002892:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2201      	movs	r2, #1
 8002898:	705a      	strb	r2, [r3, #1]
 800289a:	e00e      	b.n	80028ba <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800289c:	78fb      	ldrb	r3, [r7, #3]
 800289e:	f003 0207 	and.w	r2, r3, #7
 80028a2:	4613      	mov	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	4413      	add	r3, r2
 80028a8:	00db      	lsls	r3, r3, #3
 80028aa:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	4413      	add	r3, r2
 80028b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2200      	movs	r2, #0
 80028b8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028c0:	78fb      	ldrb	r3, [r7, #3]
 80028c2:	f003 0307 	and.w	r3, r3, #7
 80028c6:	b2da      	uxtb	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d101      	bne.n	80028da <HAL_PCD_EP_ClrStall+0x82>
 80028d6:	2302      	movs	r3, #2
 80028d8:	e00e      	b.n	80028f8 <HAL_PCD_EP_ClrStall+0xa0>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2201      	movs	r2, #1
 80028de:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68f9      	ldr	r1, [r7, #12]
 80028e8:	4618      	mov	r0, r3
 80028ea:	f004 fe8c 	bl	8007606 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80028f6:	2300      	movs	r3, #0
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3710      	adds	r7, #16
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08e      	sub	sp, #56	; 0x38
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002908:	e2d1      	b.n	8002eae <PCD_EP_ISR_Handler+0x5ae>
  {
    wIstr = hpcd->Instance->ISTR;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002912:	85fb      	strh	r3, [r7, #46]	; 0x2e
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002914:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002916:	b2db      	uxtb	r3, r3
 8002918:	f003 030f 	and.w	r3, r3, #15
 800291c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8002920:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002924:	2b00      	cmp	r3, #0
 8002926:	f040 8152 	bne.w	8002bce <PCD_EP_ISR_Handler+0x2ce>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800292a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	2b00      	cmp	r3, #0
 8002932:	d150      	bne.n	80029d6 <PCD_EP_ISR_Handler+0xd6>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	881b      	ldrh	r3, [r3, #0]
 800293a:	b29b      	uxth	r3, r3
 800293c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002940:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002944:	81fb      	strh	r3, [r7, #14]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	89fb      	ldrh	r3, [r7, #14]
 800294c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002954:	b29b      	uxth	r3, r3
 8002956:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3328      	adds	r3, #40	; 0x28
 800295c:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002966:	b29b      	uxth	r3, r3
 8002968:	461a      	mov	r2, r3
 800296a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296c:	781b      	ldrb	r3, [r3, #0]
 800296e:	00db      	lsls	r3, r3, #3
 8002970:	4413      	add	r3, r2
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6812      	ldr	r2, [r2, #0]
 8002976:	4413      	add	r3, r2
 8002978:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800297c:	881b      	ldrh	r3, [r3, #0]
 800297e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002984:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002988:	695a      	ldr	r2, [r3, #20]
 800298a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298c:	69db      	ldr	r3, [r3, #28]
 800298e:	441a      	add	r2, r3
 8002990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002992:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002994:	2100      	movs	r1, #0
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f006 fe0b 	bl	80095b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029a2:	b2db      	uxtb	r3, r3
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	f000 8282 	beq.w	8002eae <PCD_EP_ISR_Handler+0x5ae>
 80029aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ac:	699b      	ldr	r3, [r3, #24]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f040 827d 	bne.w	8002eae <PCD_EP_ISR_Handler+0x5ae>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80029c0:	b2da      	uxtb	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	b292      	uxth	r2, r2
 80029c8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80029d4:	e26b      	b.n	8002eae <PCD_EP_ISR_Handler+0x5ae>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80029dc:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	881b      	ldrh	r3, [r3, #0]
 80029e4:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80029e6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80029e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d032      	beq.n	8002a56 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	461a      	mov	r2, r3
 80029fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	4413      	add	r3, r2
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	6812      	ldr	r2, [r2, #0]
 8002a08:	4413      	add	r3, r2
 8002a0a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002a0e:	881b      	ldrh	r3, [r3, #0]
 8002a10:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a16:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6818      	ldr	r0, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8002a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a24:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a28:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	f004 ff21 	bl	8007872 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	881b      	ldrh	r3, [r3, #0]
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	823b      	strh	r3, [r7, #16]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	8a3a      	ldrh	r2, [r7, #16]
 8002a46:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a4a:	b292      	uxth	r2, r2
 8002a4c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f006 fd82 	bl	8009558 <HAL_PCD_SetupStageCallback>
 8002a54:	e22b      	b.n	8002eae <PCD_EP_ISR_Handler+0x5ae>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002a56:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f280 8227 	bge.w	8002eae <PCD_EP_ISR_Handler+0x5ae>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	881b      	ldrh	r3, [r3, #0]
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	83bb      	strh	r3, [r7, #28]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	8bba      	ldrh	r2, [r7, #28]
 8002a76:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a7a:	b292      	uxth	r2, r2
 8002a7c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	461a      	mov	r2, r3
 8002a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	00db      	lsls	r3, r3, #3
 8002a90:	4413      	add	r3, r2
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	6812      	ldr	r2, [r2, #0]
 8002a96:	4413      	add	r3, r2
 8002a98:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002a9c:	881b      	ldrh	r3, [r3, #0]
 8002a9e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa4:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa8:	69db      	ldr	r3, [r3, #28]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d019      	beq.n	8002ae2 <PCD_EP_ISR_Handler+0x1e2>
 8002aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d015      	beq.n	8002ae2 <PCD_EP_ISR_Handler+0x1e2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6818      	ldr	r0, [r3, #0]
 8002aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002abc:	6959      	ldr	r1, [r3, #20]
 8002abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac0:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac4:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	f004 fed3 	bl	8007872 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ace:	695a      	ldr	r2, [r3, #20]
 8002ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad2:	69db      	ldr	r3, [r3, #28]
 8002ad4:	441a      	add	r2, r3
 8002ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad8:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002ada:	2100      	movs	r1, #0
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f006 fd4d 	bl	800957c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	61bb      	str	r3, [r7, #24]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	461a      	mov	r2, r3
 8002af4:	69bb      	ldr	r3, [r7, #24]
 8002af6:	4413      	add	r3, r2
 8002af8:	61bb      	str	r3, [r7, #24]
 8002afa:	69bb      	ldr	r3, [r7, #24]
 8002afc:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002b00:	617b      	str	r3, [r7, #20]
 8002b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d112      	bne.n	8002b30 <PCD_EP_ISR_Handler+0x230>
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	801a      	strh	r2, [r3, #0]
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	881b      	ldrh	r3, [r3, #0]
 8002b1e:	b29b      	uxth	r3, r3
 8002b20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	801a      	strh	r2, [r3, #0]
 8002b2e:	e02f      	b.n	8002b90 <PCD_EP_ISR_Handler+0x290>
 8002b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b32:	691b      	ldr	r3, [r3, #16]
 8002b34:	2b3e      	cmp	r3, #62	; 0x3e
 8002b36:	d813      	bhi.n	8002b60 <PCD_EP_ISR_Handler+0x260>
 8002b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b3a:	691b      	ldr	r3, [r3, #16]
 8002b3c:	085b      	lsrs	r3, r3, #1
 8002b3e:	633b      	str	r3, [r7, #48]	; 0x30
 8002b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b42:	691b      	ldr	r3, [r3, #16]
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d002      	beq.n	8002b52 <PCD_EP_ISR_Handler+0x252>
 8002b4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b4e:	3301      	adds	r3, #1
 8002b50:	633b      	str	r3, [r7, #48]	; 0x30
 8002b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	029b      	lsls	r3, r3, #10
 8002b58:	b29a      	uxth	r2, r3
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	801a      	strh	r2, [r3, #0]
 8002b5e:	e017      	b.n	8002b90 <PCD_EP_ISR_Handler+0x290>
 8002b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	095b      	lsrs	r3, r3, #5
 8002b66:	633b      	str	r3, [r7, #48]	; 0x30
 8002b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	f003 031f 	and.w	r3, r3, #31
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d102      	bne.n	8002b7a <PCD_EP_ISR_Handler+0x27a>
 8002b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b76:	3b01      	subs	r3, #1
 8002b78:	633b      	str	r3, [r7, #48]	; 0x30
 8002b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	029b      	lsls	r3, r3, #10
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b8a:	b29a      	uxth	r2, r3
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	881b      	ldrh	r3, [r3, #0]
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002b9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ba0:	827b      	strh	r3, [r7, #18]
 8002ba2:	8a7b      	ldrh	r3, [r7, #18]
 8002ba4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002ba8:	827b      	strh	r3, [r7, #18]
 8002baa:	8a7b      	ldrh	r3, [r7, #18]
 8002bac:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002bb0:	827b      	strh	r3, [r7, #18]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	8a7b      	ldrh	r3, [r7, #18]
 8002bb8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002bbc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002bc0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002bc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	8013      	strh	r3, [r2, #0]
 8002bcc:	e16f      	b.n	8002eae <PCD_EP_ISR_Handler+0x5ae>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	4413      	add	r3, r2
 8002bdc:	881b      	ldrh	r3, [r3, #0]
 8002bde:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002be0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f280 80e4 	bge.w	8002db2 <PCD_EP_ISR_Handler+0x4b2>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	4413      	add	r3, r2
 8002bf8:	881b      	ldrh	r3, [r3, #0]
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	f640 738f 	movw	r3, #3983	; 0xf8f
 8002c00:	4013      	ands	r3, r2
 8002c02:	853b      	strh	r3, [r7, #40]	; 0x28
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	461a      	mov	r2, r3
 8002c0a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002c0e:	009b      	lsls	r3, r3, #2
 8002c10:	4413      	add	r3, r2
 8002c12:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002c14:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c18:	b292      	uxth	r2, r2
 8002c1a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8002c1c:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8002c20:	4613      	mov	r3, r2
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	4413      	add	r3, r2
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	4413      	add	r3, r2
 8002c30:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c34:	7b1b      	ldrb	r3, [r3, #12]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d120      	bne.n	8002c7c <PCD_EP_ISR_Handler+0x37c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	461a      	mov	r2, r3
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	00db      	lsls	r3, r3, #3
 8002c4c:	4413      	add	r3, r2
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	6812      	ldr	r2, [r2, #0]
 8002c52:	4413      	add	r3, r2
 8002c54:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002c58:	881b      	ldrh	r3, [r3, #0]
 8002c5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c5e:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8002c60:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	f000 8083 	beq.w	8002d6e <PCD_EP_ISR_Handler+0x46e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6818      	ldr	r0, [r3, #0]
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6e:	6959      	ldr	r1, [r3, #20]
 8002c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c72:	88da      	ldrh	r2, [r3, #6]
 8002c74:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002c76:	f004 fdfc 	bl	8007872 <USB_ReadPMA>
 8002c7a:	e078      	b.n	8002d6e <PCD_EP_ISR_Handler+0x46e>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7e:	78db      	ldrb	r3, [r3, #3]
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d108      	bne.n	8002c96 <PCD_EP_ISR_Handler+0x396>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002c84:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002c86:	461a      	mov	r2, r3
 8002c88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f000 f91d 	bl	8002eca <HAL_PCD_EP_DB_Receive>
 8002c90:	4603      	mov	r3, r0
 8002c92:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002c94:	e06b      	b.n	8002d6e <PCD_EP_ISR_Handler+0x46e>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	4413      	add	r3, r2
 8002ca4:	881b      	ldrh	r3, [r3, #0]
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002cac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cb0:	847b      	strh	r3, [r7, #34]	; 0x22
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	441a      	add	r2, r3
 8002cc0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002cc2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002cc6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002cca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002cce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	461a      	mov	r2, r3
 8002cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cde:	781b      	ldrb	r3, [r3, #0]
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	4413      	add	r3, r2
 8002ce4:	881b      	ldrh	r3, [r3, #0]
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d01f      	beq.n	8002d30 <PCD_EP_ISR_Handler+0x430>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	461a      	mov	r2, r3
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	00db      	lsls	r3, r3, #3
 8002d02:	4413      	add	r3, r2
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	6812      	ldr	r2, [r2, #0]
 8002d08:	4413      	add	r3, r2
 8002d0a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002d0e:	881b      	ldrh	r3, [r3, #0]
 8002d10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d14:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002d16:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d028      	beq.n	8002d6e <PCD_EP_ISR_Handler+0x46e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6818      	ldr	r0, [r3, #0]
 8002d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d22:	6959      	ldr	r1, [r3, #20]
 8002d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d26:	891a      	ldrh	r2, [r3, #8]
 8002d28:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002d2a:	f004 fda2 	bl	8007872 <USB_ReadPMA>
 8002d2e:	e01e      	b.n	8002d6e <PCD_EP_ISR_Handler+0x46e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	00db      	lsls	r3, r3, #3
 8002d42:	4413      	add	r3, r2
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	6812      	ldr	r2, [r2, #0]
 8002d48:	4413      	add	r3, r2
 8002d4a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002d4e:	881b      	ldrh	r3, [r3, #0]
 8002d50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d54:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002d56:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d008      	beq.n	8002d6e <PCD_EP_ISR_Handler+0x46e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6818      	ldr	r0, [r3, #0]
 8002d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d62:	6959      	ldr	r1, [r3, #20]
 8002d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d66:	895a      	ldrh	r2, [r3, #10]
 8002d68:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002d6a:	f004 fd82 	bl	8007872 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d70:	69da      	ldr	r2, [r3, #28]
 8002d72:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002d74:	441a      	add	r2, r3
 8002d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d78:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002d80:	441a      	add	r2, r3
 8002d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d84:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d88:	699b      	ldr	r3, [r3, #24]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d004      	beq.n	8002d98 <PCD_EP_ISR_Handler+0x498>
 8002d8e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8002d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d206      	bcs.n	8002da6 <PCD_EP_ISR_Handler+0x4a6>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f006 fbec 	bl	800957c <HAL_PCD_DataOutStageCallback>
 8002da4:	e005      	b.n	8002db2 <PCD_EP_ISR_Handler+0x4b2>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002dac:	4618      	mov	r0, r3
 8002dae:	f003 faaa 	bl	8006306 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002db2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002db4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d078      	beq.n	8002eae <PCD_EP_ISR_Handler+0x5ae>
      {
        ep = &hpcd->IN_ep[epindex];
 8002dbc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002dc0:	1c5a      	adds	r2, r3, #1
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4413      	add	r3, r2
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	4413      	add	r3, r2
 8002dce:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	4413      	add	r3, r2
 8002dde:	881b      	ldrh	r3, [r3, #0]
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002de6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dea:	843b      	strh	r3, [r7, #32]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	461a      	mov	r2, r3
 8002df2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	441a      	add	r2, r3
 8002dfa:	8c3b      	ldrh	r3, [r7, #32]
 8002dfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e04:	b29b      	uxth	r3, r3
 8002e06:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8002e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0a:	78db      	ldrb	r3, [r3, #3]
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d108      	bne.n	8002e22 <PCD_EP_ISR_Handler+0x522>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e12:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d144      	bne.n	8002ea2 <PCD_EP_ISR_Handler+0x5a2>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002e18:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002e1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d13f      	bne.n	8002ea2 <PCD_EP_ISR_Handler+0x5a2>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e2a:	b29b      	uxth	r3, r3
 8002e2c:	461a      	mov	r2, r3
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	00db      	lsls	r3, r3, #3
 8002e34:	4413      	add	r3, r2
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6812      	ldr	r2, [r2, #0]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002e40:	881b      	ldrh	r3, [r3, #0]
 8002e42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e46:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8002e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4a:	699a      	ldr	r2, [r3, #24]
 8002e4c:	8bfb      	ldrh	r3, [r7, #30]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d906      	bls.n	8002e60 <PCD_EP_ISR_Handler+0x560>
          {
            ep->xfer_len -= TxByteNbre;
 8002e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e54:	699a      	ldr	r2, [r3, #24]
 8002e56:	8bfb      	ldrh	r3, [r7, #30]
 8002e58:	1ad2      	subs	r2, r2, r3
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5c:	619a      	str	r2, [r3, #24]
 8002e5e:	e002      	b.n	8002e66 <PCD_EP_ISR_Handler+0x566>
          }
          else
          {
            ep->xfer_len = 0U;
 8002e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e62:	2200      	movs	r2, #0
 8002e64:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8002e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d106      	bne.n	8002e7c <PCD_EP_ISR_Handler+0x57c>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e70:	781b      	ldrb	r3, [r3, #0]
 8002e72:	4619      	mov	r1, r3
 8002e74:	6878      	ldr	r0, [r7, #4]
 8002e76:	f006 fb9c 	bl	80095b2 <HAL_PCD_DataInStageCallback>
 8002e7a:	e018      	b.n	8002eae <PCD_EP_ISR_Handler+0x5ae>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8002e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e7e:	695a      	ldr	r2, [r3, #20]
 8002e80:	8bfb      	ldrh	r3, [r7, #30]
 8002e82:	441a      	add	r2, r3
 8002e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e86:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8002e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8a:	69da      	ldr	r2, [r3, #28]
 8002e8c:	8bfb      	ldrh	r3, [r7, #30]
 8002e8e:	441a      	add	r2, r3
 8002e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e92:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f003 fa33 	bl	8006306 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8002ea0:	e005      	b.n	8002eae <PCD_EP_ISR_Handler+0x5ae>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002ea2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 f917 	bl	80030dc <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	b21b      	sxth	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f6ff ad25 	blt.w	800290a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3738      	adds	r7, #56	; 0x38
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b088      	sub	sp, #32
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	60f8      	str	r0, [r7, #12]
 8002ed2:	60b9      	str	r1, [r7, #8]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002ed8:	88fb      	ldrh	r3, [r7, #6]
 8002eda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d07c      	beq.n	8002fdc <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	461a      	mov	r2, r3
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	4413      	add	r3, r2
 8002ef6:	68fa      	ldr	r2, [r7, #12]
 8002ef8:	6812      	ldr	r2, [r2, #0]
 8002efa:	4413      	add	r3, r2
 8002efc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002f00:	881b      	ldrh	r3, [r3, #0]
 8002f02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f06:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	699a      	ldr	r2, [r3, #24]
 8002f0c:	8b7b      	ldrh	r3, [r7, #26]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d306      	bcc.n	8002f20 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	699a      	ldr	r2, [r3, #24]
 8002f16:	8b7b      	ldrh	r3, [r7, #26]
 8002f18:	1ad2      	subs	r2, r2, r3
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	619a      	str	r2, [r3, #24]
 8002f1e:	e002      	b.n	8002f26 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	2200      	movs	r2, #0
 8002f24:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	699b      	ldr	r3, [r3, #24]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d123      	bne.n	8002f76 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	461a      	mov	r2, r3
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	4413      	add	r3, r2
 8002f3c:	881b      	ldrh	r3, [r3, #0]
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002f44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f48:	833b      	strh	r3, [r7, #24]
 8002f4a:	8b3b      	ldrh	r3, [r7, #24]
 8002f4c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002f50:	833b      	strh	r3, [r7, #24]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	461a      	mov	r2, r3
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	781b      	ldrb	r3, [r3, #0]
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	441a      	add	r2, r3
 8002f60:	8b3b      	ldrh	r3, [r7, #24]
 8002f62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002f66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002f6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002f76:	88fb      	ldrh	r3, [r7, #6]
 8002f78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d01f      	beq.n	8002fc0 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	461a      	mov	r2, r3
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	4413      	add	r3, r2
 8002f8e:	881b      	ldrh	r3, [r3, #0]
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f9a:	82fb      	strh	r3, [r7, #22]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	461a      	mov	r2, r3
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	441a      	add	r2, r3
 8002faa:	8afb      	ldrh	r3, [r7, #22]
 8002fac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002fb0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002fb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fb8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002fc0:	8b7b      	ldrh	r3, [r7, #26]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	f000 8085 	beq.w	80030d2 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6818      	ldr	r0, [r3, #0]
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	6959      	ldr	r1, [r3, #20]
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	891a      	ldrh	r2, [r3, #8]
 8002fd4:	8b7b      	ldrh	r3, [r7, #26]
 8002fd6:	f004 fc4c 	bl	8007872 <USB_ReadPMA>
 8002fda:	e07a      	b.n	80030d2 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	781b      	ldrb	r3, [r3, #0]
 8002fec:	00db      	lsls	r3, r3, #3
 8002fee:	4413      	add	r3, r2
 8002ff0:	68fa      	ldr	r2, [r7, #12]
 8002ff2:	6812      	ldr	r2, [r2, #0]
 8002ff4:	4413      	add	r3, r2
 8002ff6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002ffa:	881b      	ldrh	r3, [r3, #0]
 8002ffc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003000:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	699a      	ldr	r2, [r3, #24]
 8003006:	8b7b      	ldrh	r3, [r7, #26]
 8003008:	429a      	cmp	r2, r3
 800300a:	d306      	bcc.n	800301a <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	699a      	ldr	r2, [r3, #24]
 8003010:	8b7b      	ldrh	r3, [r7, #26]
 8003012:	1ad2      	subs	r2, r2, r3
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	619a      	str	r2, [r3, #24]
 8003018:	e002      	b.n	8003020 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	2200      	movs	r2, #0
 800301e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d123      	bne.n	8003070 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	461a      	mov	r2, r3
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4413      	add	r3, r2
 8003036:	881b      	ldrh	r3, [r3, #0]
 8003038:	b29b      	uxth	r3, r3
 800303a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800303e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003042:	83fb      	strh	r3, [r7, #30]
 8003044:	8bfb      	ldrh	r3, [r7, #30]
 8003046:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800304a:	83fb      	strh	r3, [r7, #30]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	461a      	mov	r2, r3
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	441a      	add	r2, r3
 800305a:	8bfb      	ldrh	r3, [r7, #30]
 800305c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003060:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003064:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003068:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800306c:	b29b      	uxth	r3, r3
 800306e:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003070:	88fb      	ldrh	r3, [r7, #6]
 8003072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003076:	2b00      	cmp	r3, #0
 8003078:	d11f      	bne.n	80030ba <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	461a      	mov	r2, r3
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	4413      	add	r3, r2
 8003088:	881b      	ldrh	r3, [r3, #0]
 800308a:	b29b      	uxth	r3, r3
 800308c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003090:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003094:	83bb      	strh	r3, [r7, #28]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	461a      	mov	r2, r3
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	441a      	add	r2, r3
 80030a4:	8bbb      	ldrh	r3, [r7, #28]
 80030a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80030aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80030ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030b2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80030ba:	8b7b      	ldrh	r3, [r7, #26]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d008      	beq.n	80030d2 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6818      	ldr	r0, [r3, #0]
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	6959      	ldr	r1, [r3, #20]
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	895a      	ldrh	r2, [r3, #10]
 80030cc:	8b7b      	ldrh	r3, [r7, #26]
 80030ce:	f004 fbd0 	bl	8007872 <USB_ReadPMA>
    }
  }

  return count;
 80030d2:	8b7b      	ldrh	r3, [r7, #26]
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3720      	adds	r7, #32
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b092      	sub	sp, #72	; 0x48
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	4613      	mov	r3, r2
 80030e8:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80030ea:	88fb      	ldrh	r3, [r7, #6]
 80030ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 8130 	beq.w	8003356 <HAL_PCD_EP_DB_Transmit+0x27a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030fe:	b29b      	uxth	r3, r3
 8003100:	461a      	mov	r2, r3
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	00db      	lsls	r3, r3, #3
 8003108:	4413      	add	r3, r2
 800310a:	68fa      	ldr	r2, [r7, #12]
 800310c:	6812      	ldr	r2, [r2, #0]
 800310e:	4413      	add	r3, r2
 8003110:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003114:	881b      	ldrh	r3, [r3, #0]
 8003116:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800311a:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 800311c:	68bb      	ldr	r3, [r7, #8]
 800311e:	699a      	ldr	r2, [r3, #24]
 8003120:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003122:	429a      	cmp	r2, r3
 8003124:	d906      	bls.n	8003134 <HAL_PCD_EP_DB_Transmit+0x58>
    {
      ep->xfer_len -= TxByteNbre;
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	699a      	ldr	r2, [r3, #24]
 800312a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800312c:	1ad2      	subs	r2, r2, r3
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	619a      	str	r2, [r3, #24]
 8003132:	e002      	b.n	800313a <HAL_PCD_EP_DB_Transmit+0x5e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	2200      	movs	r2, #0
 8003138:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d12c      	bne.n	800319c <HAL_PCD_EP_DB_Transmit+0xc0>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	781b      	ldrb	r3, [r3, #0]
 8003146:	4619      	mov	r1, r3
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f006 fa32 	bl	80095b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800314e:	88fb      	ldrh	r3, [r7, #6]
 8003150:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003154:	2b00      	cmp	r3, #0
 8003156:	f000 822d 	beq.w	80035b4 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	461a      	mov	r2, r3
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	781b      	ldrb	r3, [r3, #0]
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	881b      	ldrh	r3, [r3, #0]
 800316a:	b29b      	uxth	r3, r3
 800316c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003170:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003174:	827b      	strh	r3, [r7, #18]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	461a      	mov	r2, r3
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	009b      	lsls	r3, r3, #2
 8003182:	441a      	add	r2, r3
 8003184:	8a7b      	ldrh	r3, [r7, #18]
 8003186:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800318a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800318e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003196:	b29b      	uxth	r3, r3
 8003198:	8013      	strh	r3, [r2, #0]
 800319a:	e20b      	b.n	80035b4 <HAL_PCD_EP_DB_Transmit+0x4d8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800319c:	88fb      	ldrh	r3, [r7, #6]
 800319e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d01f      	beq.n	80031e6 <HAL_PCD_EP_DB_Transmit+0x10a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	461a      	mov	r2, r3
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	4413      	add	r3, r2
 80031b4:	881b      	ldrh	r3, [r3, #0]
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031c0:	84bb      	strh	r3, [r7, #36]	; 0x24
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	461a      	mov	r2, r3
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	441a      	add	r2, r3
 80031d0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80031d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80031d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80031da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80031de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	f040 81e1 	bne.w	80035b4 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        ep->xfer_buff += TxByteNbre;
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	695a      	ldr	r2, [r3, #20]
 80031f6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80031f8:	441a      	add	r2, r3
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	69da      	ldr	r2, [r3, #28]
 8003202:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003204:	441a      	add	r2, r3
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	6a1a      	ldr	r2, [r3, #32]
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	429a      	cmp	r2, r3
 8003214:	d309      	bcc.n	800322a <HAL_PCD_EP_DB_Transmit+0x14e>
        {
          len = ep->maxpacket;
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	6a1a      	ldr	r2, [r3, #32]
 8003220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003222:	1ad2      	subs	r2, r2, r3
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	621a      	str	r2, [r3, #32]
 8003228:	e014      	b.n	8003254 <HAL_PCD_EP_DB_Transmit+0x178>
        }
        else if (ep->xfer_len_db == 0U)
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	6a1b      	ldr	r3, [r3, #32]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d106      	bne.n	8003240 <HAL_PCD_EP_DB_Transmit+0x164>
        {
          len = TxByteNbre;
 8003232:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003234:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800323e:	e009      	b.n	8003254 <HAL_PCD_EP_DB_Transmit+0x178>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	2200      	movs	r2, #0
 8003252:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	785b      	ldrb	r3, [r3, #1]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d155      	bne.n	8003308 <HAL_PCD_EP_DB_Transmit+0x22c>
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	61bb      	str	r3, [r7, #24]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800326a:	b29b      	uxth	r3, r3
 800326c:	461a      	mov	r2, r3
 800326e:	69bb      	ldr	r3, [r7, #24]
 8003270:	4413      	add	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	00da      	lsls	r2, r3, #3
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	4413      	add	r3, r2
 800327e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003282:	617b      	str	r3, [r7, #20]
 8003284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003286:	2b00      	cmp	r3, #0
 8003288:	d112      	bne.n	80032b0 <HAL_PCD_EP_DB_Transmit+0x1d4>
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	881b      	ldrh	r3, [r3, #0]
 800328e:	b29b      	uxth	r3, r3
 8003290:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003294:	b29a      	uxth	r2, r3
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	801a      	strh	r2, [r3, #0]
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	881b      	ldrh	r3, [r3, #0]
 800329e:	b29b      	uxth	r3, r3
 80032a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	801a      	strh	r2, [r3, #0]
 80032ae:	e047      	b.n	8003340 <HAL_PCD_EP_DB_Transmit+0x264>
 80032b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b2:	2b3e      	cmp	r3, #62	; 0x3e
 80032b4:	d811      	bhi.n	80032da <HAL_PCD_EP_DB_Transmit+0x1fe>
 80032b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b8:	085b      	lsrs	r3, r3, #1
 80032ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80032bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d002      	beq.n	80032cc <HAL_PCD_EP_DB_Transmit+0x1f0>
 80032c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032c8:	3301      	adds	r3, #1
 80032ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80032cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	029b      	lsls	r3, r3, #10
 80032d2:	b29a      	uxth	r2, r3
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	801a      	strh	r2, [r3, #0]
 80032d8:	e032      	b.n	8003340 <HAL_PCD_EP_DB_Transmit+0x264>
 80032da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032dc:	095b      	lsrs	r3, r3, #5
 80032de:	62bb      	str	r3, [r7, #40]	; 0x28
 80032e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032e2:	f003 031f 	and.w	r3, r3, #31
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d102      	bne.n	80032f0 <HAL_PCD_EP_DB_Transmit+0x214>
 80032ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ec:	3b01      	subs	r3, #1
 80032ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80032f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	029b      	lsls	r3, r3, #10
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032fc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003300:	b29a      	uxth	r2, r3
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	801a      	strh	r2, [r3, #0]
 8003306:	e01b      	b.n	8003340 <HAL_PCD_EP_DB_Transmit+0x264>
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	785b      	ldrb	r3, [r3, #1]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d117      	bne.n	8003340 <HAL_PCD_EP_DB_Transmit+0x264>
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	623b      	str	r3, [r7, #32]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800331e:	b29b      	uxth	r3, r3
 8003320:	461a      	mov	r2, r3
 8003322:	6a3b      	ldr	r3, [r7, #32]
 8003324:	4413      	add	r3, r2
 8003326:	623b      	str	r3, [r7, #32]
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	00da      	lsls	r2, r3, #3
 800332e:	6a3b      	ldr	r3, [r7, #32]
 8003330:	4413      	add	r3, r2
 8003332:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8003336:	61fb      	str	r3, [r7, #28]
 8003338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800333a:	b29a      	uxth	r2, r3
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	6818      	ldr	r0, [r3, #0]
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	6959      	ldr	r1, [r3, #20]
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	891a      	ldrh	r2, [r3, #8]
 800334c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800334e:	b29b      	uxth	r3, r3
 8003350:	f004 fa4e 	bl	80077f0 <USB_WritePMA>
 8003354:	e12e      	b.n	80035b4 <HAL_PCD_EP_DB_Transmit+0x4d8>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800335e:	b29b      	uxth	r3, r3
 8003360:	461a      	mov	r2, r3
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	00db      	lsls	r3, r3, #3
 8003368:	4413      	add	r3, r2
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	6812      	ldr	r2, [r2, #0]
 800336e:	4413      	add	r3, r2
 8003370:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800337a:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	699a      	ldr	r2, [r3, #24]
 8003380:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003382:	429a      	cmp	r2, r3
 8003384:	d306      	bcc.n	8003394 <HAL_PCD_EP_DB_Transmit+0x2b8>
    {
      ep->xfer_len -= TxByteNbre;
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	699a      	ldr	r2, [r3, #24]
 800338a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800338c:	1ad2      	subs	r2, r2, r3
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	619a      	str	r2, [r3, #24]
 8003392:	e002      	b.n	800339a <HAL_PCD_EP_DB_Transmit+0x2be>
    }
    else
    {
      ep->xfer_len = 0U;
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	2200      	movs	r2, #0
 8003398:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d12c      	bne.n	80033fc <HAL_PCD_EP_DB_Transmit+0x320>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	4619      	mov	r1, r3
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f006 f902 	bl	80095b2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80033ae:	88fb      	ldrh	r3, [r7, #6]
 80033b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f040 80fd 	bne.w	80035b4 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	461a      	mov	r2, r3
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	4413      	add	r3, r2
 80033c8:	881b      	ldrh	r3, [r3, #0]
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033d4:	84fb      	strh	r3, [r7, #38]	; 0x26
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	461a      	mov	r2, r3
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	441a      	add	r2, r3
 80033e4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80033e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80033ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80033ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80033f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	8013      	strh	r3, [r2, #0]
 80033fa:	e0db      	b.n	80035b4 <HAL_PCD_EP_DB_Transmit+0x4d8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80033fc:	88fb      	ldrh	r3, [r7, #6]
 80033fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003402:	2b00      	cmp	r3, #0
 8003404:	d11f      	bne.n	8003446 <HAL_PCD_EP_DB_Transmit+0x36a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	461a      	mov	r2, r3
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	4413      	add	r3, r2
 8003414:	881b      	ldrh	r3, [r3, #0]
 8003416:	b29b      	uxth	r3, r3
 8003418:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800341c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003420:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	461a      	mov	r2, r3
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	441a      	add	r2, r3
 8003430:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003432:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003436:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800343a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800343e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003442:	b29b      	uxth	r3, r3
 8003444:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800344c:	2b01      	cmp	r3, #1
 800344e:	f040 80b1 	bne.w	80035b4 <HAL_PCD_EP_DB_Transmit+0x4d8>
      {
        ep->xfer_buff += TxByteNbre;
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	695a      	ldr	r2, [r3, #20]
 8003456:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003458:	441a      	add	r2, r3
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	69da      	ldr	r2, [r3, #28]
 8003462:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003464:	441a      	add	r2, r3
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	6a1a      	ldr	r2, [r3, #32]
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	429a      	cmp	r2, r3
 8003474:	d309      	bcc.n	800348a <HAL_PCD_EP_DB_Transmit+0x3ae>
        {
          len = ep->maxpacket;
 8003476:	68bb      	ldr	r3, [r7, #8]
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	6a1a      	ldr	r2, [r3, #32]
 8003480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003482:	1ad2      	subs	r2, r2, r3
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	621a      	str	r2, [r3, #32]
 8003488:	e014      	b.n	80034b4 <HAL_PCD_EP_DB_Transmit+0x3d8>
        }
        else if (ep->xfer_len_db == 0U)
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	6a1b      	ldr	r3, [r3, #32]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d106      	bne.n	80034a0 <HAL_PCD_EP_DB_Transmit+0x3c4>
        {
          len = TxByteNbre;
 8003492:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003494:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8003496:	68bb      	ldr	r3, [r7, #8]
 8003498:	2200      	movs	r2, #0
 800349a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800349e:	e009      	b.n	80034b4 <HAL_PCD_EP_DB_Transmit+0x3d8>
        }
        else
        {
          len = ep->xfer_len_db;
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	6a1b      	ldr	r3, [r3, #32]
 80034a4:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	2200      	movs	r2, #0
 80034aa:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	637b      	str	r3, [r7, #52]	; 0x34
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	785b      	ldrb	r3, [r3, #1]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d155      	bne.n	800356e <HAL_PCD_EP_DB_Transmit+0x492>
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	647b      	str	r3, [r7, #68]	; 0x44
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	461a      	mov	r2, r3
 80034d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034d6:	4413      	add	r3, r2
 80034d8:	647b      	str	r3, [r7, #68]	; 0x44
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	00da      	lsls	r2, r3, #3
 80034e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034e2:	4413      	add	r3, r2
 80034e4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80034e8:	643b      	str	r3, [r7, #64]	; 0x40
 80034ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d112      	bne.n	8003516 <HAL_PCD_EP_DB_Transmit+0x43a>
 80034f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034f2:	881b      	ldrh	r3, [r3, #0]
 80034f4:	b29b      	uxth	r3, r3
 80034f6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034fe:	801a      	strh	r2, [r3, #0]
 8003500:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003502:	881b      	ldrh	r3, [r3, #0]
 8003504:	b29b      	uxth	r3, r3
 8003506:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800350a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800350e:	b29a      	uxth	r2, r3
 8003510:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003512:	801a      	strh	r2, [r3, #0]
 8003514:	e044      	b.n	80035a0 <HAL_PCD_EP_DB_Transmit+0x4c4>
 8003516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003518:	2b3e      	cmp	r3, #62	; 0x3e
 800351a:	d811      	bhi.n	8003540 <HAL_PCD_EP_DB_Transmit+0x464>
 800351c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800351e:	085b      	lsrs	r3, r3, #1
 8003520:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	2b00      	cmp	r3, #0
 800352a:	d002      	beq.n	8003532 <HAL_PCD_EP_DB_Transmit+0x456>
 800352c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800352e:	3301      	adds	r3, #1
 8003530:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003532:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003534:	b29b      	uxth	r3, r3
 8003536:	029b      	lsls	r3, r3, #10
 8003538:	b29a      	uxth	r2, r3
 800353a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800353c:	801a      	strh	r2, [r3, #0]
 800353e:	e02f      	b.n	80035a0 <HAL_PCD_EP_DB_Transmit+0x4c4>
 8003540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003542:	095b      	lsrs	r3, r3, #5
 8003544:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003548:	f003 031f 	and.w	r3, r3, #31
 800354c:	2b00      	cmp	r3, #0
 800354e:	d102      	bne.n	8003556 <HAL_PCD_EP_DB_Transmit+0x47a>
 8003550:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003552:	3b01      	subs	r3, #1
 8003554:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003556:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003558:	b29b      	uxth	r3, r3
 800355a:	029b      	lsls	r3, r3, #10
 800355c:	b29b      	uxth	r3, r3
 800355e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003562:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003566:	b29a      	uxth	r2, r3
 8003568:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800356a:	801a      	strh	r2, [r3, #0]
 800356c:	e018      	b.n	80035a0 <HAL_PCD_EP_DB_Transmit+0x4c4>
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	785b      	ldrb	r3, [r3, #1]
 8003572:	2b01      	cmp	r3, #1
 8003574:	d114      	bne.n	80035a0 <HAL_PCD_EP_DB_Transmit+0x4c4>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800357e:	b29b      	uxth	r3, r3
 8003580:	461a      	mov	r2, r3
 8003582:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003584:	4413      	add	r3, r2
 8003586:	637b      	str	r3, [r7, #52]	; 0x34
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	781b      	ldrb	r3, [r3, #0]
 800358c:	00da      	lsls	r2, r3, #3
 800358e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003590:	4413      	add	r3, r2
 8003592:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8003596:	633b      	str	r3, [r7, #48]	; 0x30
 8003598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800359a:	b29a      	uxth	r2, r3
 800359c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800359e:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6818      	ldr	r0, [r3, #0]
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	6959      	ldr	r1, [r3, #20]
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	895a      	ldrh	r2, [r3, #10]
 80035ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	f004 f91e 	bl	80077f0 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	461a      	mov	r2, r3
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	4413      	add	r3, r2
 80035c2:	881b      	ldrh	r3, [r3, #0]
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035ce:	823b      	strh	r3, [r7, #16]
 80035d0:	8a3b      	ldrh	r3, [r7, #16]
 80035d2:	f083 0310 	eor.w	r3, r3, #16
 80035d6:	823b      	strh	r3, [r7, #16]
 80035d8:	8a3b      	ldrh	r3, [r7, #16]
 80035da:	f083 0320 	eor.w	r3, r3, #32
 80035de:	823b      	strh	r3, [r7, #16]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	461a      	mov	r2, r3
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	441a      	add	r2, r3
 80035ee:	8a3b      	ldrh	r3, [r7, #16]
 80035f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003600:	b29b      	uxth	r3, r3
 8003602:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3748      	adds	r7, #72	; 0x48
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 800360e:	b480      	push	{r7}
 8003610:	b087      	sub	sp, #28
 8003612:	af00      	add	r7, sp, #0
 8003614:	60f8      	str	r0, [r7, #12]
 8003616:	607b      	str	r3, [r7, #4]
 8003618:	460b      	mov	r3, r1
 800361a:	817b      	strh	r3, [r7, #10]
 800361c:	4613      	mov	r3, r2
 800361e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003620:	897b      	ldrh	r3, [r7, #10]
 8003622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003626:	b29b      	uxth	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00b      	beq.n	8003644 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800362c:	897b      	ldrh	r3, [r7, #10]
 800362e:	f003 0307 	and.w	r3, r3, #7
 8003632:	1c5a      	adds	r2, r3, #1
 8003634:	4613      	mov	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4413      	add	r3, r2
 800363a:	00db      	lsls	r3, r3, #3
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	4413      	add	r3, r2
 8003640:	617b      	str	r3, [r7, #20]
 8003642:	e009      	b.n	8003658 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003644:	897a      	ldrh	r2, [r7, #10]
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	00db      	lsls	r3, r3, #3
 800364e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	4413      	add	r3, r2
 8003656:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003658:	893b      	ldrh	r3, [r7, #8]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d107      	bne.n	800366e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	2200      	movs	r2, #0
 8003662:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	b29a      	uxth	r2, r3
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	80da      	strh	r2, [r3, #6]
 800366c:	e00b      	b.n	8003686 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	2201      	movs	r2, #1
 8003672:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	b29a      	uxth	r2, r3
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	0c1b      	lsrs	r3, r3, #16
 8003680:	b29a      	uxth	r2, r3
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	371c      	adds	r7, #28
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	f043 0301 	orr.w	r3, r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	f043 0302 	orr.w	r3, r3, #2
 80036d2:	b29a      	uxth	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80036da:	2300      	movs	r3, #0
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3714      	adds	r7, #20
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr

080036e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b085      	sub	sp, #20
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d141      	bne.n	800377a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036f6:	4b4b      	ldr	r3, [pc, #300]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80036fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003702:	d131      	bne.n	8003768 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003704:	4b47      	ldr	r3, [pc, #284]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003706:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800370a:	4a46      	ldr	r2, [pc, #280]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800370c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003710:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003714:	4b43      	ldr	r3, [pc, #268]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800371c:	4a41      	ldr	r2, [pc, #260]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800371e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003722:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003724:	4b40      	ldr	r3, [pc, #256]	; (8003828 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	2232      	movs	r2, #50	; 0x32
 800372a:	fb02 f303 	mul.w	r3, r2, r3
 800372e:	4a3f      	ldr	r2, [pc, #252]	; (800382c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003730:	fba2 2303 	umull	r2, r3, r2, r3
 8003734:	0c9b      	lsrs	r3, r3, #18
 8003736:	3301      	adds	r3, #1
 8003738:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800373a:	e002      	b.n	8003742 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	3b01      	subs	r3, #1
 8003740:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003742:	4b38      	ldr	r3, [pc, #224]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800374a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800374e:	d102      	bne.n	8003756 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1f2      	bne.n	800373c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003756:	4b33      	ldr	r3, [pc, #204]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800375e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003762:	d158      	bne.n	8003816 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003764:	2303      	movs	r3, #3
 8003766:	e057      	b.n	8003818 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003768:	4b2e      	ldr	r3, [pc, #184]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800376a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800376e:	4a2d      	ldr	r2, [pc, #180]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003770:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003774:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003778:	e04d      	b.n	8003816 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003780:	d141      	bne.n	8003806 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003782:	4b28      	ldr	r3, [pc, #160]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800378a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800378e:	d131      	bne.n	80037f4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003790:	4b24      	ldr	r3, [pc, #144]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003792:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003796:	4a23      	ldr	r2, [pc, #140]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800379c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037a0:	4b20      	ldr	r3, [pc, #128]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80037a8:	4a1e      	ldr	r2, [pc, #120]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037b0:	4b1d      	ldr	r3, [pc, #116]	; (8003828 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	2232      	movs	r2, #50	; 0x32
 80037b6:	fb02 f303 	mul.w	r3, r2, r3
 80037ba:	4a1c      	ldr	r2, [pc, #112]	; (800382c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037bc:	fba2 2303 	umull	r2, r3, r2, r3
 80037c0:	0c9b      	lsrs	r3, r3, #18
 80037c2:	3301      	adds	r3, #1
 80037c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037c6:	e002      	b.n	80037ce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	3b01      	subs	r3, #1
 80037cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037ce:	4b15      	ldr	r3, [pc, #84]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037da:	d102      	bne.n	80037e2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f2      	bne.n	80037c8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037e2:	4b10      	ldr	r3, [pc, #64]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e4:	695b      	ldr	r3, [r3, #20]
 80037e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ee:	d112      	bne.n	8003816 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e011      	b.n	8003818 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037f4:	4b0b      	ldr	r3, [pc, #44]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80037fa:	4a0a      	ldr	r2, [pc, #40]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003800:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003804:	e007      	b.n	8003816 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003806:	4b07      	ldr	r3, [pc, #28]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800380e:	4a05      	ldr	r2, [pc, #20]	; (8003824 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003810:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003814:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3714      	adds	r7, #20
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr
 8003824:	40007000 	.word	0x40007000
 8003828:	20000000 	.word	0x20000000
 800382c:	431bde83 	.word	0x431bde83

08003830 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003830:	b480      	push	{r7}
 8003832:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003834:	4b05      	ldr	r3, [pc, #20]	; (800384c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	4a04      	ldr	r2, [pc, #16]	; (800384c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800383a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800383e:	6093      	str	r3, [r2, #8]
}
 8003840:	bf00      	nop
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	40007000 	.word	0x40007000

08003850 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b088      	sub	sp, #32
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e308      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	d075      	beq.n	800395a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800386e:	4ba3      	ldr	r3, [pc, #652]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f003 030c 	and.w	r3, r3, #12
 8003876:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003878:	4ba0      	ldr	r3, [pc, #640]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 800387a:	68db      	ldr	r3, [r3, #12]
 800387c:	f003 0303 	and.w	r3, r3, #3
 8003880:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	2b0c      	cmp	r3, #12
 8003886:	d102      	bne.n	800388e <HAL_RCC_OscConfig+0x3e>
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	2b03      	cmp	r3, #3
 800388c:	d002      	beq.n	8003894 <HAL_RCC_OscConfig+0x44>
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	2b08      	cmp	r3, #8
 8003892:	d10b      	bne.n	80038ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003894:	4b99      	ldr	r3, [pc, #612]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800389c:	2b00      	cmp	r3, #0
 800389e:	d05b      	beq.n	8003958 <HAL_RCC_OscConfig+0x108>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d157      	bne.n	8003958 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e2e3      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038b4:	d106      	bne.n	80038c4 <HAL_RCC_OscConfig+0x74>
 80038b6:	4b91      	ldr	r3, [pc, #580]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a90      	ldr	r2, [pc, #576]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80038bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c0:	6013      	str	r3, [r2, #0]
 80038c2:	e01d      	b.n	8003900 <HAL_RCC_OscConfig+0xb0>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038cc:	d10c      	bne.n	80038e8 <HAL_RCC_OscConfig+0x98>
 80038ce:	4b8b      	ldr	r3, [pc, #556]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a8a      	ldr	r2, [pc, #552]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80038d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	4b88      	ldr	r3, [pc, #544]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a87      	ldr	r2, [pc, #540]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80038e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038e4:	6013      	str	r3, [r2, #0]
 80038e6:	e00b      	b.n	8003900 <HAL_RCC_OscConfig+0xb0>
 80038e8:	4b84      	ldr	r3, [pc, #528]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a83      	ldr	r2, [pc, #524]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80038ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038f2:	6013      	str	r3, [r2, #0]
 80038f4:	4b81      	ldr	r3, [pc, #516]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a80      	ldr	r2, [pc, #512]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80038fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d013      	beq.n	8003930 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003908:	f7fe f8b6 	bl	8001a78 <HAL_GetTick>
 800390c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800390e:	e008      	b.n	8003922 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003910:	f7fe f8b2 	bl	8001a78 <HAL_GetTick>
 8003914:	4602      	mov	r2, r0
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	2b64      	cmp	r3, #100	; 0x64
 800391c:	d901      	bls.n	8003922 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e2a8      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003922:	4b76      	ldr	r3, [pc, #472]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d0f0      	beq.n	8003910 <HAL_RCC_OscConfig+0xc0>
 800392e:	e014      	b.n	800395a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003930:	f7fe f8a2 	bl	8001a78 <HAL_GetTick>
 8003934:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003936:	e008      	b.n	800394a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003938:	f7fe f89e 	bl	8001a78 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	2b64      	cmp	r3, #100	; 0x64
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e294      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800394a:	4b6c      	ldr	r3, [pc, #432]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1f0      	bne.n	8003938 <HAL_RCC_OscConfig+0xe8>
 8003956:	e000      	b.n	800395a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0302 	and.w	r3, r3, #2
 8003962:	2b00      	cmp	r3, #0
 8003964:	d075      	beq.n	8003a52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003966:	4b65      	ldr	r3, [pc, #404]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 030c 	and.w	r3, r3, #12
 800396e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003970:	4b62      	ldr	r3, [pc, #392]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	f003 0303 	and.w	r3, r3, #3
 8003978:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	2b0c      	cmp	r3, #12
 800397e:	d102      	bne.n	8003986 <HAL_RCC_OscConfig+0x136>
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	2b02      	cmp	r3, #2
 8003984:	d002      	beq.n	800398c <HAL_RCC_OscConfig+0x13c>
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	2b04      	cmp	r3, #4
 800398a:	d11f      	bne.n	80039cc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800398c:	4b5b      	ldr	r3, [pc, #364]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003994:	2b00      	cmp	r3, #0
 8003996:	d005      	beq.n	80039a4 <HAL_RCC_OscConfig+0x154>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d101      	bne.n	80039a4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e267      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039a4:	4b55      	ldr	r3, [pc, #340]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	691b      	ldr	r3, [r3, #16]
 80039b0:	061b      	lsls	r3, r3, #24
 80039b2:	4952      	ldr	r1, [pc, #328]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80039b8:	4b51      	ldr	r3, [pc, #324]	; (8003b00 <HAL_RCC_OscConfig+0x2b0>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4618      	mov	r0, r3
 80039be:	f7fe f80f 	bl	80019e0 <HAL_InitTick>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d043      	beq.n	8003a50 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e253      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d023      	beq.n	8003a1c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039d4:	4b49      	ldr	r3, [pc, #292]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a48      	ldr	r2, [pc, #288]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80039da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e0:	f7fe f84a 	bl	8001a78 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039e8:	f7fe f846 	bl	8001a78 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e23c      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039fa:	4b40      	ldr	r3, [pc, #256]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d0f0      	beq.n	80039e8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a06:	4b3d      	ldr	r3, [pc, #244]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	061b      	lsls	r3, r3, #24
 8003a14:	4939      	ldr	r1, [pc, #228]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	604b      	str	r3, [r1, #4]
 8003a1a:	e01a      	b.n	8003a52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a1c:	4b37      	ldr	r3, [pc, #220]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a36      	ldr	r2, [pc, #216]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003a22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a28:	f7fe f826 	bl	8001a78 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a30:	f7fe f822 	bl	8001a78 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e218      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a42:	4b2e      	ldr	r3, [pc, #184]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d1f0      	bne.n	8003a30 <HAL_RCC_OscConfig+0x1e0>
 8003a4e:	e000      	b.n	8003a52 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a50:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0308 	and.w	r3, r3, #8
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d03c      	beq.n	8003ad8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d01c      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a66:	4b25      	ldr	r3, [pc, #148]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003a68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a6c:	4a23      	ldr	r2, [pc, #140]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003a6e:	f043 0301 	orr.w	r3, r3, #1
 8003a72:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a76:	f7fd ffff 	bl	8001a78 <HAL_GetTick>
 8003a7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a7c:	e008      	b.n	8003a90 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a7e:	f7fd fffb 	bl	8001a78 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e1f1      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a90:	4b1a      	ldr	r3, [pc, #104]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003a92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0ef      	beq.n	8003a7e <HAL_RCC_OscConfig+0x22e>
 8003a9e:	e01b      	b.n	8003ad8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aa0:	4b16      	ldr	r3, [pc, #88]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003aa6:	4a15      	ldr	r2, [pc, #84]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003aa8:	f023 0301 	bic.w	r3, r3, #1
 8003aac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ab0:	f7fd ffe2 	bl	8001a78 <HAL_GetTick>
 8003ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ab6:	e008      	b.n	8003aca <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ab8:	f7fd ffde 	bl	8001a78 <HAL_GetTick>
 8003abc:	4602      	mov	r2, r0
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	2b02      	cmp	r3, #2
 8003ac4:	d901      	bls.n	8003aca <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8003ac6:	2303      	movs	r3, #3
 8003ac8:	e1d4      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003aca:	4b0c      	ldr	r3, [pc, #48]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003acc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1ef      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0304 	and.w	r3, r3, #4
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 80ab 	beq.w	8003c3c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003aea:	4b04      	ldr	r3, [pc, #16]	; (8003afc <HAL_RCC_OscConfig+0x2ac>)
 8003aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d106      	bne.n	8003b04 <HAL_RCC_OscConfig+0x2b4>
 8003af6:	2301      	movs	r3, #1
 8003af8:	e005      	b.n	8003b06 <HAL_RCC_OscConfig+0x2b6>
 8003afa:	bf00      	nop
 8003afc:	40021000 	.word	0x40021000
 8003b00:	20000004 	.word	0x20000004
 8003b04:	2300      	movs	r3, #0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d00d      	beq.n	8003b26 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b0a:	4baf      	ldr	r3, [pc, #700]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b0e:	4aae      	ldr	r2, [pc, #696]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003b10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b14:	6593      	str	r3, [r2, #88]	; 0x58
 8003b16:	4bac      	ldr	r3, [pc, #688]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b1e:	60fb      	str	r3, [r7, #12]
 8003b20:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b22:	2301      	movs	r3, #1
 8003b24:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b26:	4ba9      	ldr	r3, [pc, #676]	; (8003dcc <HAL_RCC_OscConfig+0x57c>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d118      	bne.n	8003b64 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b32:	4ba6      	ldr	r3, [pc, #664]	; (8003dcc <HAL_RCC_OscConfig+0x57c>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	4aa5      	ldr	r2, [pc, #660]	; (8003dcc <HAL_RCC_OscConfig+0x57c>)
 8003b38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b3e:	f7fd ff9b 	bl	8001a78 <HAL_GetTick>
 8003b42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b44:	e008      	b.n	8003b58 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b46:	f7fd ff97 	bl	8001a78 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d901      	bls.n	8003b58 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e18d      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b58:	4b9c      	ldr	r3, [pc, #624]	; (8003dcc <HAL_RCC_OscConfig+0x57c>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0f0      	beq.n	8003b46 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d108      	bne.n	8003b7e <HAL_RCC_OscConfig+0x32e>
 8003b6c:	4b96      	ldr	r3, [pc, #600]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b72:	4a95      	ldr	r2, [pc, #596]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003b74:	f043 0301 	orr.w	r3, r3, #1
 8003b78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b7c:	e024      	b.n	8003bc8 <HAL_RCC_OscConfig+0x378>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	2b05      	cmp	r3, #5
 8003b84:	d110      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x358>
 8003b86:	4b90      	ldr	r3, [pc, #576]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003b88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b8c:	4a8e      	ldr	r2, [pc, #568]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003b8e:	f043 0304 	orr.w	r3, r3, #4
 8003b92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003b96:	4b8c      	ldr	r3, [pc, #560]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003b98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b9c:	4a8a      	ldr	r2, [pc, #552]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003b9e:	f043 0301 	orr.w	r3, r3, #1
 8003ba2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ba6:	e00f      	b.n	8003bc8 <HAL_RCC_OscConfig+0x378>
 8003ba8:	4b87      	ldr	r3, [pc, #540]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003baa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bae:	4a86      	ldr	r2, [pc, #536]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003bb0:	f023 0301 	bic.w	r3, r3, #1
 8003bb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003bb8:	4b83      	ldr	r3, [pc, #524]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003bba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bbe:	4a82      	ldr	r2, [pc, #520]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003bc0:	f023 0304 	bic.w	r3, r3, #4
 8003bc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d016      	beq.n	8003bfe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd0:	f7fd ff52 	bl	8001a78 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bd6:	e00a      	b.n	8003bee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd8:	f7fd ff4e 	bl	8001a78 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d901      	bls.n	8003bee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e142      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bee:	4b76      	ldr	r3, [pc, #472]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d0ed      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x388>
 8003bfc:	e015      	b.n	8003c2a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bfe:	f7fd ff3b 	bl	8001a78 <HAL_GetTick>
 8003c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c04:	e00a      	b.n	8003c1c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c06:	f7fd ff37 	bl	8001a78 <HAL_GetTick>
 8003c0a:	4602      	mov	r2, r0
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	1ad3      	subs	r3, r2, r3
 8003c10:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d901      	bls.n	8003c1c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e12b      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c1c:	4b6a      	ldr	r3, [pc, #424]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1ed      	bne.n	8003c06 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c2a:	7ffb      	ldrb	r3, [r7, #31]
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d105      	bne.n	8003c3c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c30:	4b65      	ldr	r3, [pc, #404]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c34:	4a64      	ldr	r2, [pc, #400]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003c36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c3a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f003 0320 	and.w	r3, r3, #32
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d03c      	beq.n	8003cc2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d01c      	beq.n	8003c8a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c50:	4b5d      	ldr	r3, [pc, #372]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003c52:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c56:	4a5c      	ldr	r2, [pc, #368]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003c58:	f043 0301 	orr.w	r3, r3, #1
 8003c5c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c60:	f7fd ff0a 	bl	8001a78 <HAL_GetTick>
 8003c64:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c66:	e008      	b.n	8003c7a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c68:	f7fd ff06 	bl	8001a78 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e0fc      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c7a:	4b53      	ldr	r3, [pc, #332]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003c7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c80:	f003 0302 	and.w	r3, r3, #2
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d0ef      	beq.n	8003c68 <HAL_RCC_OscConfig+0x418>
 8003c88:	e01b      	b.n	8003cc2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003c8a:	4b4f      	ldr	r3, [pc, #316]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003c8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c90:	4a4d      	ldr	r2, [pc, #308]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003c92:	f023 0301 	bic.w	r3, r3, #1
 8003c96:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c9a:	f7fd feed 	bl	8001a78 <HAL_GetTick>
 8003c9e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ca0:	e008      	b.n	8003cb4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ca2:	f7fd fee9 	bl	8001a78 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d901      	bls.n	8003cb4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e0df      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003cb4:	4b44      	ldr	r3, [pc, #272]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003cb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1ef      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69db      	ldr	r3, [r3, #28]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	f000 80d3 	beq.w	8003e72 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ccc:	4b3e      	ldr	r3, [pc, #248]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	f003 030c 	and.w	r3, r3, #12
 8003cd4:	2b0c      	cmp	r3, #12
 8003cd6:	f000 808d 	beq.w	8003df4 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69db      	ldr	r3, [r3, #28]
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d15a      	bne.n	8003d98 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ce2:	4b39      	ldr	r3, [pc, #228]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a38      	ldr	r2, [pc, #224]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003ce8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003cec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cee:	f7fd fec3 	bl	8001a78 <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf6:	f7fd febf 	bl	8001a78 <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e0b5      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d08:	4b2f      	ldr	r3, [pc, #188]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1f0      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d14:	4b2c      	ldr	r3, [pc, #176]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003d16:	68da      	ldr	r2, [r3, #12]
 8003d18:	4b2d      	ldr	r3, [pc, #180]	; (8003dd0 <HAL_RCC_OscConfig+0x580>)
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6a11      	ldr	r1, [r2, #32]
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d24:	3a01      	subs	r2, #1
 8003d26:	0112      	lsls	r2, r2, #4
 8003d28:	4311      	orrs	r1, r2
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003d2e:	0212      	lsls	r2, r2, #8
 8003d30:	4311      	orrs	r1, r2
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003d36:	0852      	lsrs	r2, r2, #1
 8003d38:	3a01      	subs	r2, #1
 8003d3a:	0552      	lsls	r2, r2, #21
 8003d3c:	4311      	orrs	r1, r2
 8003d3e:	687a      	ldr	r2, [r7, #4]
 8003d40:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003d42:	0852      	lsrs	r2, r2, #1
 8003d44:	3a01      	subs	r2, #1
 8003d46:	0652      	lsls	r2, r2, #25
 8003d48:	4311      	orrs	r1, r2
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003d4e:	06d2      	lsls	r2, r2, #27
 8003d50:	430a      	orrs	r2, r1
 8003d52:	491d      	ldr	r1, [pc, #116]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d58:	4b1b      	ldr	r3, [pc, #108]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a1a      	ldr	r2, [pc, #104]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003d5e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d62:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d64:	4b18      	ldr	r3, [pc, #96]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	4a17      	ldr	r2, [pc, #92]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003d6a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d6e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d70:	f7fd fe82 	bl	8001a78 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d78:	f7fd fe7e 	bl	8001a78 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e074      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d8a:	4b0f      	ldr	r3, [pc, #60]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0x528>
 8003d96:	e06c      	b.n	8003e72 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d98:	4b0b      	ldr	r3, [pc, #44]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a0a      	ldr	r2, [pc, #40]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003d9e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003da2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003da4:	4b08      	ldr	r3, [pc, #32]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	4a07      	ldr	r2, [pc, #28]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003daa:	f023 0303 	bic.w	r3, r3, #3
 8003dae:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003db0:	4b05      	ldr	r3, [pc, #20]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	4a04      	ldr	r2, [pc, #16]	; (8003dc8 <HAL_RCC_OscConfig+0x578>)
 8003db6:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003dba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003dbe:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc0:	f7fd fe5a 	bl	8001a78 <HAL_GetTick>
 8003dc4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dc6:	e00e      	b.n	8003de6 <HAL_RCC_OscConfig+0x596>
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	40007000 	.word	0x40007000
 8003dd0:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dd4:	f7fd fe50 	bl	8001a78 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d901      	bls.n	8003de6 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e046      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003de6:	4b25      	ldr	r3, [pc, #148]	; (8003e7c <HAL_RCC_OscConfig+0x62c>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1f0      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x584>
 8003df2:	e03e      	b.n	8003e72 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	69db      	ldr	r3, [r3, #28]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d101      	bne.n	8003e00 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e039      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003e00:	4b1e      	ldr	r3, [pc, #120]	; (8003e7c <HAL_RCC_OscConfig+0x62c>)
 8003e02:	68db      	ldr	r3, [r3, #12]
 8003e04:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	f003 0203 	and.w	r2, r3, #3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a1b      	ldr	r3, [r3, #32]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d12c      	bne.n	8003e6e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d123      	bne.n	8003e6e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e30:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d11b      	bne.n	8003e6e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e40:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d113      	bne.n	8003e6e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e50:	085b      	lsrs	r3, r3, #1
 8003e52:	3b01      	subs	r3, #1
 8003e54:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d109      	bne.n	8003e6e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e64:	085b      	lsrs	r3, r3, #1
 8003e66:	3b01      	subs	r3, #1
 8003e68:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d001      	beq.n	8003e72 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e000      	b.n	8003e74 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3720      	adds	r7, #32
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	40021000 	.word	0x40021000

08003e80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d101      	bne.n	8003e98 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e11e      	b.n	80040d6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e98:	4b91      	ldr	r3, [pc, #580]	; (80040e0 <HAL_RCC_ClockConfig+0x260>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 030f 	and.w	r3, r3, #15
 8003ea0:	683a      	ldr	r2, [r7, #0]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d910      	bls.n	8003ec8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ea6:	4b8e      	ldr	r3, [pc, #568]	; (80040e0 <HAL_RCC_ClockConfig+0x260>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f023 020f 	bic.w	r2, r3, #15
 8003eae:	498c      	ldr	r1, [pc, #560]	; (80040e0 <HAL_RCC_ClockConfig+0x260>)
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eb6:	4b8a      	ldr	r3, [pc, #552]	; (80040e0 <HAL_RCC_ClockConfig+0x260>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 030f 	and.w	r3, r3, #15
 8003ebe:	683a      	ldr	r2, [r7, #0]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d001      	beq.n	8003ec8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e106      	b.n	80040d6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d073      	beq.n	8003fbc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	2b03      	cmp	r3, #3
 8003eda:	d129      	bne.n	8003f30 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003edc:	4b81      	ldr	r3, [pc, #516]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e0f4      	b.n	80040d6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003eec:	f000 f966 	bl	80041bc <RCC_GetSysClockFreqFromPLLSource>
 8003ef0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	4a7c      	ldr	r2, [pc, #496]	; (80040e8 <HAL_RCC_ClockConfig+0x268>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d93f      	bls.n	8003f7a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003efa:	4b7a      	ldr	r3, [pc, #488]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d009      	beq.n	8003f1a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d033      	beq.n	8003f7a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d12f      	bne.n	8003f7a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f1a:	4b72      	ldr	r3, [pc, #456]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f22:	4a70      	ldr	r2, [pc, #448]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003f24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f28:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f2a:	2380      	movs	r3, #128	; 0x80
 8003f2c:	617b      	str	r3, [r7, #20]
 8003f2e:	e024      	b.n	8003f7a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d107      	bne.n	8003f48 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f38:	4b6a      	ldr	r3, [pc, #424]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d109      	bne.n	8003f58 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e0c6      	b.n	80040d6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f48:	4b66      	ldr	r3, [pc, #408]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d101      	bne.n	8003f58 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e0be      	b.n	80040d6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003f58:	f000 f8ce 	bl	80040f8 <HAL_RCC_GetSysClockFreq>
 8003f5c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003f5e:	693b      	ldr	r3, [r7, #16]
 8003f60:	4a61      	ldr	r2, [pc, #388]	; (80040e8 <HAL_RCC_ClockConfig+0x268>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d909      	bls.n	8003f7a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f66:	4b5f      	ldr	r3, [pc, #380]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f6e:	4a5d      	ldr	r2, [pc, #372]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003f70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003f74:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003f76:	2380      	movs	r3, #128	; 0x80
 8003f78:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f7a:	4b5a      	ldr	r3, [pc, #360]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f023 0203 	bic.w	r2, r3, #3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	4957      	ldr	r1, [pc, #348]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f8c:	f7fd fd74 	bl	8001a78 <HAL_GetTick>
 8003f90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f92:	e00a      	b.n	8003faa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f94:	f7fd fd70 	bl	8001a78 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d901      	bls.n	8003faa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e095      	b.n	80040d6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003faa:	4b4e      	ldr	r3, [pc, #312]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f003 020c 	and.w	r2, r3, #12
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	685b      	ldr	r3, [r3, #4]
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d1eb      	bne.n	8003f94 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d023      	beq.n	8004010 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0304 	and.w	r3, r3, #4
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d005      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fd4:	4b43      	ldr	r3, [pc, #268]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	4a42      	ldr	r2, [pc, #264]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003fda:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003fde:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0308 	and.w	r3, r3, #8
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d007      	beq.n	8003ffc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003fec:	4b3d      	ldr	r3, [pc, #244]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003ff4:	4a3b      	ldr	r2, [pc, #236]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003ff6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ffa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ffc:	4b39      	ldr	r3, [pc, #228]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	4936      	ldr	r1, [pc, #216]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 800400a:	4313      	orrs	r3, r2
 800400c:	608b      	str	r3, [r1, #8]
 800400e:	e008      	b.n	8004022 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	2b80      	cmp	r3, #128	; 0x80
 8004014:	d105      	bne.n	8004022 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004016:	4b33      	ldr	r3, [pc, #204]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	4a32      	ldr	r2, [pc, #200]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 800401c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004020:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004022:	4b2f      	ldr	r3, [pc, #188]	; (80040e0 <HAL_RCC_ClockConfig+0x260>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 030f 	and.w	r3, r3, #15
 800402a:	683a      	ldr	r2, [r7, #0]
 800402c:	429a      	cmp	r2, r3
 800402e:	d21d      	bcs.n	800406c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004030:	4b2b      	ldr	r3, [pc, #172]	; (80040e0 <HAL_RCC_ClockConfig+0x260>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f023 020f 	bic.w	r2, r3, #15
 8004038:	4929      	ldr	r1, [pc, #164]	; (80040e0 <HAL_RCC_ClockConfig+0x260>)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	4313      	orrs	r3, r2
 800403e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004040:	f7fd fd1a 	bl	8001a78 <HAL_GetTick>
 8004044:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004046:	e00a      	b.n	800405e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004048:	f7fd fd16 	bl	8001a78 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	f241 3288 	movw	r2, #5000	; 0x1388
 8004056:	4293      	cmp	r3, r2
 8004058:	d901      	bls.n	800405e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800405a:	2303      	movs	r3, #3
 800405c:	e03b      	b.n	80040d6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800405e:	4b20      	ldr	r3, [pc, #128]	; (80040e0 <HAL_RCC_ClockConfig+0x260>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 030f 	and.w	r3, r3, #15
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	429a      	cmp	r2, r3
 800406a:	d1ed      	bne.n	8004048 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0304 	and.w	r3, r3, #4
 8004074:	2b00      	cmp	r3, #0
 8004076:	d008      	beq.n	800408a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004078:	4b1a      	ldr	r3, [pc, #104]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	4917      	ldr	r1, [pc, #92]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8004086:	4313      	orrs	r3, r2
 8004088:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0308 	and.w	r3, r3, #8
 8004092:	2b00      	cmp	r3, #0
 8004094:	d009      	beq.n	80040aa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004096:	4b13      	ldr	r3, [pc, #76]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	00db      	lsls	r3, r3, #3
 80040a4:	490f      	ldr	r1, [pc, #60]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040aa:	f000 f825 	bl	80040f8 <HAL_RCC_GetSysClockFreq>
 80040ae:	4601      	mov	r1, r0
 80040b0:	4b0c      	ldr	r3, [pc, #48]	; (80040e4 <HAL_RCC_ClockConfig+0x264>)
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	091b      	lsrs	r3, r3, #4
 80040b6:	f003 030f 	and.w	r3, r3, #15
 80040ba:	4a0c      	ldr	r2, [pc, #48]	; (80040ec <HAL_RCC_ClockConfig+0x26c>)
 80040bc:	5cd3      	ldrb	r3, [r2, r3]
 80040be:	f003 031f 	and.w	r3, r3, #31
 80040c2:	fa21 f303 	lsr.w	r3, r1, r3
 80040c6:	4a0a      	ldr	r2, [pc, #40]	; (80040f0 <HAL_RCC_ClockConfig+0x270>)
 80040c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80040ca:	4b0a      	ldr	r3, [pc, #40]	; (80040f4 <HAL_RCC_ClockConfig+0x274>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7fd fc86 	bl	80019e0 <HAL_InitTick>
 80040d4:	4603      	mov	r3, r0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3718      	adds	r7, #24
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	40022000 	.word	0x40022000
 80040e4:	40021000 	.word	0x40021000
 80040e8:	04c4b400 	.word	0x04c4b400
 80040ec:	08009bbc 	.word	0x08009bbc
 80040f0:	20000000 	.word	0x20000000
 80040f4:	20000004 	.word	0x20000004

080040f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b087      	sub	sp, #28
 80040fc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80040fe:	4b2c      	ldr	r3, [pc, #176]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f003 030c 	and.w	r3, r3, #12
 8004106:	2b04      	cmp	r3, #4
 8004108:	d102      	bne.n	8004110 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800410a:	4b2a      	ldr	r3, [pc, #168]	; (80041b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800410c:	613b      	str	r3, [r7, #16]
 800410e:	e047      	b.n	80041a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004110:	4b27      	ldr	r3, [pc, #156]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	f003 030c 	and.w	r3, r3, #12
 8004118:	2b08      	cmp	r3, #8
 800411a:	d102      	bne.n	8004122 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800411c:	4b26      	ldr	r3, [pc, #152]	; (80041b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800411e:	613b      	str	r3, [r7, #16]
 8004120:	e03e      	b.n	80041a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004122:	4b23      	ldr	r3, [pc, #140]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	f003 030c 	and.w	r3, r3, #12
 800412a:	2b0c      	cmp	r3, #12
 800412c:	d136      	bne.n	800419c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800412e:	4b20      	ldr	r3, [pc, #128]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	f003 0303 	and.w	r3, r3, #3
 8004136:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004138:	4b1d      	ldr	r3, [pc, #116]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	091b      	lsrs	r3, r3, #4
 800413e:	f003 030f 	and.w	r3, r3, #15
 8004142:	3301      	adds	r3, #1
 8004144:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d10c      	bne.n	8004166 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800414c:	4a1a      	ldr	r2, [pc, #104]	; (80041b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	fbb2 f3f3 	udiv	r3, r2, r3
 8004154:	4a16      	ldr	r2, [pc, #88]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004156:	68d2      	ldr	r2, [r2, #12]
 8004158:	0a12      	lsrs	r2, r2, #8
 800415a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800415e:	fb02 f303 	mul.w	r3, r2, r3
 8004162:	617b      	str	r3, [r7, #20]
      break;
 8004164:	e00c      	b.n	8004180 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004166:	4a13      	ldr	r2, [pc, #76]	; (80041b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	fbb2 f3f3 	udiv	r3, r2, r3
 800416e:	4a10      	ldr	r2, [pc, #64]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004170:	68d2      	ldr	r2, [r2, #12]
 8004172:	0a12      	lsrs	r2, r2, #8
 8004174:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004178:	fb02 f303 	mul.w	r3, r2, r3
 800417c:	617b      	str	r3, [r7, #20]
      break;
 800417e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004180:	4b0b      	ldr	r3, [pc, #44]	; (80041b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	0e5b      	lsrs	r3, r3, #25
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	3301      	adds	r3, #1
 800418c:	005b      	lsls	r3, r3, #1
 800418e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004190:	697a      	ldr	r2, [r7, #20]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	fbb2 f3f3 	udiv	r3, r2, r3
 8004198:	613b      	str	r3, [r7, #16]
 800419a:	e001      	b.n	80041a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800419c:	2300      	movs	r3, #0
 800419e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80041a0:	693b      	ldr	r3, [r7, #16]
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	371c      	adds	r7, #28
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	40021000 	.word	0x40021000
 80041b4:	00f42400 	.word	0x00f42400
 80041b8:	007a1200 	.word	0x007a1200

080041bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	b087      	sub	sp, #28
 80041c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041c2:	4b1e      	ldr	r3, [pc, #120]	; (800423c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	f003 0303 	and.w	r3, r3, #3
 80041ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041cc:	4b1b      	ldr	r3, [pc, #108]	; (800423c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	091b      	lsrs	r3, r3, #4
 80041d2:	f003 030f 	and.w	r3, r3, #15
 80041d6:	3301      	adds	r3, #1
 80041d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	2b03      	cmp	r3, #3
 80041de:	d10c      	bne.n	80041fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041e0:	4a17      	ldr	r2, [pc, #92]	; (8004240 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e8:	4a14      	ldr	r2, [pc, #80]	; (800423c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041ea:	68d2      	ldr	r2, [r2, #12]
 80041ec:	0a12      	lsrs	r2, r2, #8
 80041ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80041f2:	fb02 f303 	mul.w	r3, r2, r3
 80041f6:	617b      	str	r3, [r7, #20]
    break;
 80041f8:	e00c      	b.n	8004214 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041fa:	4a12      	ldr	r2, [pc, #72]	; (8004244 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004202:	4a0e      	ldr	r2, [pc, #56]	; (800423c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004204:	68d2      	ldr	r2, [r2, #12]
 8004206:	0a12      	lsrs	r2, r2, #8
 8004208:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800420c:	fb02 f303 	mul.w	r3, r2, r3
 8004210:	617b      	str	r3, [r7, #20]
    break;
 8004212:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004214:	4b09      	ldr	r3, [pc, #36]	; (800423c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	0e5b      	lsrs	r3, r3, #25
 800421a:	f003 0303 	and.w	r3, r3, #3
 800421e:	3301      	adds	r3, #1
 8004220:	005b      	lsls	r3, r3, #1
 8004222:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	fbb2 f3f3 	udiv	r3, r2, r3
 800422c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800422e:	687b      	ldr	r3, [r7, #4]
}
 8004230:	4618      	mov	r0, r3
 8004232:	371c      	adds	r7, #28
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	40021000 	.word	0x40021000
 8004240:	007a1200 	.word	0x007a1200
 8004244:	00f42400 	.word	0x00f42400

08004248 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b086      	sub	sp, #24
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004250:	2300      	movs	r3, #0
 8004252:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004254:	2300      	movs	r3, #0
 8004256:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004260:	2b00      	cmp	r3, #0
 8004262:	f000 8098 	beq.w	8004396 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004266:	2300      	movs	r3, #0
 8004268:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800426a:	4b43      	ldr	r3, [pc, #268]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800426c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800426e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d10d      	bne.n	8004292 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004276:	4b40      	ldr	r3, [pc, #256]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800427a:	4a3f      	ldr	r2, [pc, #252]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800427c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004280:	6593      	str	r3, [r2, #88]	; 0x58
 8004282:	4b3d      	ldr	r3, [pc, #244]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800428a:	60bb      	str	r3, [r7, #8]
 800428c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800428e:	2301      	movs	r3, #1
 8004290:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004292:	4b3a      	ldr	r3, [pc, #232]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a39      	ldr	r2, [pc, #228]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800429c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800429e:	f7fd fbeb 	bl	8001a78 <HAL_GetTick>
 80042a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042a4:	e009      	b.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042a6:	f7fd fbe7 	bl	8001a78 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d902      	bls.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80042b4:	2303      	movs	r3, #3
 80042b6:	74fb      	strb	r3, [r7, #19]
        break;
 80042b8:	e005      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042ba:	4b30      	ldr	r3, [pc, #192]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d0ef      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80042c6:	7cfb      	ldrb	r3, [r7, #19]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d159      	bne.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80042cc:	4b2a      	ldr	r3, [pc, #168]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d01e      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d019      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80042e8:	4b23      	ldr	r3, [pc, #140]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80042f4:	4b20      	ldr	r3, [pc, #128]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042fa:	4a1f      	ldr	r2, [pc, #124]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004300:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004304:	4b1c      	ldr	r3, [pc, #112]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004306:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800430a:	4a1b      	ldr	r2, [pc, #108]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800430c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004310:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004314:	4a18      	ldr	r2, [pc, #96]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d016      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004326:	f7fd fba7 	bl	8001a78 <HAL_GetTick>
 800432a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800432c:	e00b      	b.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800432e:	f7fd fba3 	bl	8001a78 <HAL_GetTick>
 8004332:	4602      	mov	r2, r0
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	1ad3      	subs	r3, r2, r3
 8004338:	f241 3288 	movw	r2, #5000	; 0x1388
 800433c:	4293      	cmp	r3, r2
 800433e:	d902      	bls.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004340:	2303      	movs	r3, #3
 8004342:	74fb      	strb	r3, [r7, #19]
            break;
 8004344:	e006      	b.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004346:	4b0c      	ldr	r3, [pc, #48]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004348:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800434c:	f003 0302 	and.w	r3, r3, #2
 8004350:	2b00      	cmp	r3, #0
 8004352:	d0ec      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004354:	7cfb      	ldrb	r3, [r7, #19]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10b      	bne.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800435a:	4b07      	ldr	r3, [pc, #28]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800435c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004360:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004368:	4903      	ldr	r1, [pc, #12]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800436a:	4313      	orrs	r3, r2
 800436c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004370:	e008      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004372:	7cfb      	ldrb	r3, [r7, #19]
 8004374:	74bb      	strb	r3, [r7, #18]
 8004376:	e005      	b.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004378:	40021000 	.word	0x40021000
 800437c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004380:	7cfb      	ldrb	r3, [r7, #19]
 8004382:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004384:	7c7b      	ldrb	r3, [r7, #17]
 8004386:	2b01      	cmp	r3, #1
 8004388:	d105      	bne.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800438a:	4ba6      	ldr	r3, [pc, #664]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800438c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800438e:	4aa5      	ldr	r2, [pc, #660]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004390:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004394:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00a      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043a2:	4ba0      	ldr	r3, [pc, #640]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043a8:	f023 0203 	bic.w	r2, r3, #3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	499c      	ldr	r1, [pc, #624]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0302 	and.w	r3, r3, #2
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00a      	beq.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043c4:	4b97      	ldr	r3, [pc, #604]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ca:	f023 020c 	bic.w	r2, r3, #12
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	4994      	ldr	r1, [pc, #592]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0304 	and.w	r3, r3, #4
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d00a      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043e6:	4b8f      	ldr	r3, [pc, #572]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	498b      	ldr	r1, [pc, #556]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0308 	and.w	r3, r3, #8
 8004404:	2b00      	cmp	r3, #0
 8004406:	d00a      	beq.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004408:	4b86      	ldr	r3, [pc, #536]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800440a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800440e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	4983      	ldr	r1, [pc, #524]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004418:	4313      	orrs	r3, r2
 800441a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0320 	and.w	r3, r3, #32
 8004426:	2b00      	cmp	r3, #0
 8004428:	d00a      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800442a:	4b7e      	ldr	r3, [pc, #504]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800442c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004430:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	695b      	ldr	r3, [r3, #20]
 8004438:	497a      	ldr	r1, [pc, #488]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800443a:	4313      	orrs	r3, r2
 800443c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004448:	2b00      	cmp	r3, #0
 800444a:	d00a      	beq.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800444c:	4b75      	ldr	r3, [pc, #468]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800444e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004452:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	4972      	ldr	r1, [pc, #456]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800445c:	4313      	orrs	r3, r2
 800445e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800446a:	2b00      	cmp	r3, #0
 800446c:	d00a      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800446e:	4b6d      	ldr	r3, [pc, #436]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004470:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004474:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	69db      	ldr	r3, [r3, #28]
 800447c:	4969      	ldr	r1, [pc, #420]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800447e:	4313      	orrs	r3, r2
 8004480:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00a      	beq.n	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004490:	4b64      	ldr	r3, [pc, #400]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004496:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6a1b      	ldr	r3, [r3, #32]
 800449e:	4961      	ldr	r1, [pc, #388]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00a      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044b2:	4b5c      	ldr	r3, [pc, #368]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c0:	4958      	ldr	r1, [pc, #352]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d015      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044d4:	4b53      	ldr	r3, [pc, #332]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044e2:	4950      	ldr	r1, [pc, #320]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044e4:	4313      	orrs	r3, r2
 80044e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044f2:	d105      	bne.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044f4:	4b4b      	ldr	r3, [pc, #300]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	4a4a      	ldr	r2, [pc, #296]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044fe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004508:	2b00      	cmp	r3, #0
 800450a:	d015      	beq.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800450c:	4b45      	ldr	r3, [pc, #276]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800450e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004512:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800451a:	4942      	ldr	r1, [pc, #264]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800451c:	4313      	orrs	r3, r2
 800451e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004526:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800452a:	d105      	bne.n	8004538 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800452c:	4b3d      	ldr	r3, [pc, #244]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	4a3c      	ldr	r2, [pc, #240]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004532:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004536:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d015      	beq.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004544:	4b37      	ldr	r3, [pc, #220]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004546:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800454a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004552:	4934      	ldr	r1, [pc, #208]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004554:	4313      	orrs	r3, r2
 8004556:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800455e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004562:	d105      	bne.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004564:	4b2f      	ldr	r3, [pc, #188]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	4a2e      	ldr	r2, [pc, #184]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800456a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800456e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d015      	beq.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800457c:	4b29      	ldr	r3, [pc, #164]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800457e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004582:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800458a:	4926      	ldr	r1, [pc, #152]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800458c:	4313      	orrs	r3, r2
 800458e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004596:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800459a:	d105      	bne.n	80045a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800459c:	4b21      	ldr	r3, [pc, #132]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	4a20      	ldr	r2, [pc, #128]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045a6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d015      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045b4:	4b1b      	ldr	r3, [pc, #108]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045c2:	4918      	ldr	r1, [pc, #96]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045c4:	4313      	orrs	r3, r2
 80045c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80045d2:	d105      	bne.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045d4:	4b13      	ldr	r3, [pc, #76]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	4a12      	ldr	r2, [pc, #72]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80045de:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d015      	beq.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80045ec:	4b0d      	ldr	r3, [pc, #52]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045f2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045fa:	490a      	ldr	r1, [pc, #40]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045fc:	4313      	orrs	r3, r2
 80045fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004606:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800460a:	d105      	bne.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800460c:	4b05      	ldr	r3, [pc, #20]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	4a04      	ldr	r2, [pc, #16]	; (8004624 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004612:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004616:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004618:	7cbb      	ldrb	r3, [r7, #18]
}
 800461a:	4618      	mov	r0, r3
 800461c:	3718      	adds	r7, #24
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	40021000 	.word	0x40021000

08004628 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b082      	sub	sp, #8
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e049      	b.n	80046ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004640:	b2db      	uxtb	r3, r3
 8004642:	2b00      	cmp	r3, #0
 8004644:	d106      	bne.n	8004654 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7fd f826 	bl	80016a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2202      	movs	r2, #2
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	3304      	adds	r3, #4
 8004664:	4619      	mov	r1, r3
 8004666:	4610      	mov	r0, r2
 8004668:	f000 fbd0 	bl	8004e0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2201      	movs	r2, #1
 8004670:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2201      	movs	r2, #1
 8004678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2201      	movs	r2, #1
 8004680:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2201      	movs	r2, #1
 8004688:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2201      	movs	r2, #1
 8004690:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3708      	adds	r7, #8
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}

080046d6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046d6:	b580      	push	{r7, lr}
 80046d8:	b082      	sub	sp, #8
 80046da:	af00      	add	r7, sp, #0
 80046dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e049      	b.n	800477c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d106      	bne.n	8004702 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f7fc ff89 	bl	8001614 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2202      	movs	r2, #2
 8004706:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	3304      	adds	r3, #4
 8004712:	4619      	mov	r1, r3
 8004714:	4610      	mov	r0, r2
 8004716:	f000 fb79 	bl	8004e0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2201      	movs	r2, #1
 800471e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2201      	movs	r2, #1
 8004726:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2201      	movs	r2, #1
 800472e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2201      	movs	r2, #1
 8004736:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2201      	movs	r2, #1
 800474e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2201      	movs	r2, #1
 800475e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2201      	movs	r2, #1
 800476e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800477a:	2300      	movs	r3, #0
}
 800477c:	4618      	mov	r0, r3
 800477e:	3708      	adds	r7, #8
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d109      	bne.n	80047a8 <HAL_TIM_PWM_Start+0x24>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800479a:	b2db      	uxtb	r3, r3
 800479c:	2b01      	cmp	r3, #1
 800479e:	bf14      	ite	ne
 80047a0:	2301      	movne	r3, #1
 80047a2:	2300      	moveq	r3, #0
 80047a4:	b2db      	uxtb	r3, r3
 80047a6:	e03c      	b.n	8004822 <HAL_TIM_PWM_Start+0x9e>
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d109      	bne.n	80047c2 <HAL_TIM_PWM_Start+0x3e>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	bf14      	ite	ne
 80047ba:	2301      	movne	r3, #1
 80047bc:	2300      	moveq	r3, #0
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	e02f      	b.n	8004822 <HAL_TIM_PWM_Start+0x9e>
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	2b08      	cmp	r3, #8
 80047c6:	d109      	bne.n	80047dc <HAL_TIM_PWM_Start+0x58>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	bf14      	ite	ne
 80047d4:	2301      	movne	r3, #1
 80047d6:	2300      	moveq	r3, #0
 80047d8:	b2db      	uxtb	r3, r3
 80047da:	e022      	b.n	8004822 <HAL_TIM_PWM_Start+0x9e>
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	2b0c      	cmp	r3, #12
 80047e0:	d109      	bne.n	80047f6 <HAL_TIM_PWM_Start+0x72>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	bf14      	ite	ne
 80047ee:	2301      	movne	r3, #1
 80047f0:	2300      	moveq	r3, #0
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	e015      	b.n	8004822 <HAL_TIM_PWM_Start+0x9e>
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	2b10      	cmp	r3, #16
 80047fa:	d109      	bne.n	8004810 <HAL_TIM_PWM_Start+0x8c>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004802:	b2db      	uxtb	r3, r3
 8004804:	2b01      	cmp	r3, #1
 8004806:	bf14      	ite	ne
 8004808:	2301      	movne	r3, #1
 800480a:	2300      	moveq	r3, #0
 800480c:	b2db      	uxtb	r3, r3
 800480e:	e008      	b.n	8004822 <HAL_TIM_PWM_Start+0x9e>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004816:	b2db      	uxtb	r3, r3
 8004818:	2b01      	cmp	r3, #1
 800481a:	bf14      	ite	ne
 800481c:	2301      	movne	r3, #1
 800481e:	2300      	moveq	r3, #0
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b00      	cmp	r3, #0
 8004824:	d001      	beq.n	800482a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e097      	b.n	800495a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d104      	bne.n	800483a <HAL_TIM_PWM_Start+0xb6>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2202      	movs	r2, #2
 8004834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004838:	e023      	b.n	8004882 <HAL_TIM_PWM_Start+0xfe>
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	2b04      	cmp	r3, #4
 800483e:	d104      	bne.n	800484a <HAL_TIM_PWM_Start+0xc6>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2202      	movs	r2, #2
 8004844:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004848:	e01b      	b.n	8004882 <HAL_TIM_PWM_Start+0xfe>
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	2b08      	cmp	r3, #8
 800484e:	d104      	bne.n	800485a <HAL_TIM_PWM_Start+0xd6>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2202      	movs	r2, #2
 8004854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004858:	e013      	b.n	8004882 <HAL_TIM_PWM_Start+0xfe>
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2b0c      	cmp	r3, #12
 800485e:	d104      	bne.n	800486a <HAL_TIM_PWM_Start+0xe6>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004868:	e00b      	b.n	8004882 <HAL_TIM_PWM_Start+0xfe>
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	2b10      	cmp	r3, #16
 800486e:	d104      	bne.n	800487a <HAL_TIM_PWM_Start+0xf6>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2202      	movs	r2, #2
 8004874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004878:	e003      	b.n	8004882 <HAL_TIM_PWM_Start+0xfe>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2202      	movs	r2, #2
 800487e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2201      	movs	r2, #1
 8004888:	6839      	ldr	r1, [r7, #0]
 800488a:	4618      	mov	r0, r3
 800488c:	f000 fe44 	bl	8005518 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a33      	ldr	r2, [pc, #204]	; (8004964 <HAL_TIM_PWM_Start+0x1e0>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d013      	beq.n	80048c2 <HAL_TIM_PWM_Start+0x13e>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a32      	ldr	r2, [pc, #200]	; (8004968 <HAL_TIM_PWM_Start+0x1e4>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d00e      	beq.n	80048c2 <HAL_TIM_PWM_Start+0x13e>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a30      	ldr	r2, [pc, #192]	; (800496c <HAL_TIM_PWM_Start+0x1e8>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d009      	beq.n	80048c2 <HAL_TIM_PWM_Start+0x13e>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a2f      	ldr	r2, [pc, #188]	; (8004970 <HAL_TIM_PWM_Start+0x1ec>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d004      	beq.n	80048c2 <HAL_TIM_PWM_Start+0x13e>
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a2d      	ldr	r2, [pc, #180]	; (8004974 <HAL_TIM_PWM_Start+0x1f0>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d101      	bne.n	80048c6 <HAL_TIM_PWM_Start+0x142>
 80048c2:	2301      	movs	r3, #1
 80048c4:	e000      	b.n	80048c8 <HAL_TIM_PWM_Start+0x144>
 80048c6:	2300      	movs	r3, #0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d007      	beq.n	80048dc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80048da:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a20      	ldr	r2, [pc, #128]	; (8004964 <HAL_TIM_PWM_Start+0x1e0>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d018      	beq.n	8004918 <HAL_TIM_PWM_Start+0x194>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80048ee:	d013      	beq.n	8004918 <HAL_TIM_PWM_Start+0x194>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a20      	ldr	r2, [pc, #128]	; (8004978 <HAL_TIM_PWM_Start+0x1f4>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d00e      	beq.n	8004918 <HAL_TIM_PWM_Start+0x194>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a1f      	ldr	r2, [pc, #124]	; (800497c <HAL_TIM_PWM_Start+0x1f8>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d009      	beq.n	8004918 <HAL_TIM_PWM_Start+0x194>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a17      	ldr	r2, [pc, #92]	; (8004968 <HAL_TIM_PWM_Start+0x1e4>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d004      	beq.n	8004918 <HAL_TIM_PWM_Start+0x194>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a16      	ldr	r2, [pc, #88]	; (800496c <HAL_TIM_PWM_Start+0x1e8>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d115      	bne.n	8004944 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689a      	ldr	r2, [r3, #8]
 800491e:	4b18      	ldr	r3, [pc, #96]	; (8004980 <HAL_TIM_PWM_Start+0x1fc>)
 8004920:	4013      	ands	r3, r2
 8004922:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2b06      	cmp	r3, #6
 8004928:	d015      	beq.n	8004956 <HAL_TIM_PWM_Start+0x1d2>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004930:	d011      	beq.n	8004956 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f042 0201 	orr.w	r2, r2, #1
 8004940:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004942:	e008      	b.n	8004956 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f042 0201 	orr.w	r2, r2, #1
 8004952:	601a      	str	r2, [r3, #0]
 8004954:	e000      	b.n	8004958 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004956:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}
 8004962:	bf00      	nop
 8004964:	40012c00 	.word	0x40012c00
 8004968:	40013400 	.word	0x40013400
 800496c:	40014000 	.word	0x40014000
 8004970:	40014400 	.word	0x40014400
 8004974:	40014800 	.word	0x40014800
 8004978:	40000400 	.word	0x40000400
 800497c:	40000800 	.word	0x40000800
 8004980:	00010007 	.word	0x00010007

08004984 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b086      	sub	sp, #24
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d101      	bne.n	8004998 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e097      	b.n	8004ac8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d106      	bne.n	80049b2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f7fc fd8b 	bl	80014c8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2202      	movs	r2, #2
 80049b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	6812      	ldr	r2, [r2, #0]
 80049c4:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80049c8:	f023 0307 	bic.w	r3, r3, #7
 80049cc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	3304      	adds	r3, #4
 80049d6:	4619      	mov	r1, r3
 80049d8:	4610      	mov	r0, r2
 80049da:	f000 fa17 	bl	8004e0c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a06:	f023 0303 	bic.w	r3, r3, #3
 8004a0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	689a      	ldr	r2, [r3, #8]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	021b      	lsls	r3, r3, #8
 8004a16:	4313      	orrs	r3, r2
 8004a18:	693a      	ldr	r2, [r7, #16]
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004a24:	f023 030c 	bic.w	r3, r3, #12
 8004a28:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68da      	ldr	r2, [r3, #12]
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	021b      	lsls	r3, r3, #8
 8004a40:	4313      	orrs	r3, r2
 8004a42:	693a      	ldr	r2, [r7, #16]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	011a      	lsls	r2, r3, #4
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
 8004a52:	031b      	lsls	r3, r3, #12
 8004a54:	4313      	orrs	r3, r2
 8004a56:	693a      	ldr	r2, [r7, #16]
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004a62:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004a6a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685a      	ldr	r2, [r3, #4]
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	011b      	lsls	r3, r3, #4
 8004a76:	4313      	orrs	r3, r2
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	68fa      	ldr	r2, [r7, #12]
 8004a94:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3718      	adds	r7, #24
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ae0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004ae8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004af0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004af8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d110      	bne.n	8004b22 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b00:	7bfb      	ldrb	r3, [r7, #15]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d102      	bne.n	8004b0c <HAL_TIM_Encoder_Start+0x3c>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b06:	7b7b      	ldrb	r3, [r7, #13]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d001      	beq.n	8004b10 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e068      	b.n	8004be2 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2202      	movs	r2, #2
 8004b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2202      	movs	r2, #2
 8004b1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b20:	e031      	b.n	8004b86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	2b04      	cmp	r3, #4
 8004b26:	d110      	bne.n	8004b4a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b28:	7bbb      	ldrb	r3, [r7, #14]
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d102      	bne.n	8004b34 <HAL_TIM_Encoder_Start+0x64>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b2e:	7b3b      	ldrb	r3, [r7, #12]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d001      	beq.n	8004b38 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e054      	b.n	8004be2 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2202      	movs	r2, #2
 8004b3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2202      	movs	r2, #2
 8004b44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b48:	e01d      	b.n	8004b86 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b4a:	7bfb      	ldrb	r3, [r7, #15]
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d108      	bne.n	8004b62 <HAL_TIM_Encoder_Start+0x92>
     || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b50:	7bbb      	ldrb	r3, [r7, #14]
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d105      	bne.n	8004b62 <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004b56:	7b7b      	ldrb	r3, [r7, #13]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d102      	bne.n	8004b62 <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004b5c:	7b3b      	ldrb	r3, [r7, #12]
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d001      	beq.n	8004b66 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	e03d      	b.n	8004be2 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2202      	movs	r2, #2
 8004b6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2202      	movs	r2, #2
 8004b72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2202      	movs	r2, #2
 8004b7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2202      	movs	r2, #2
 8004b82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d002      	beq.n	8004b92 <HAL_TIM_Encoder_Start+0xc2>
 8004b8c:	2b04      	cmp	r3, #4
 8004b8e:	d008      	beq.n	8004ba2 <HAL_TIM_Encoder_Start+0xd2>
 8004b90:	e00f      	b.n	8004bb2 <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	2201      	movs	r2, #1
 8004b98:	2100      	movs	r1, #0
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 fcbc 	bl	8005518 <TIM_CCxChannelCmd>
      break;
 8004ba0:	e016      	b.n	8004bd0 <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	2104      	movs	r1, #4
 8004baa:	4618      	mov	r0, r3
 8004bac:	f000 fcb4 	bl	8005518 <TIM_CCxChannelCmd>
      break;
 8004bb0:	e00e      	b.n	8004bd0 <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	2100      	movs	r1, #0
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f000 fcac 	bl	8005518 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	2104      	movs	r1, #4
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f000 fca5 	bl	8005518 <TIM_CCxChannelCmd>
      break;
 8004bce:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0201 	orr.w	r2, r2, #1
 8004bde:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004be0:	2300      	movs	r3, #0
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3710      	adds	r7, #16
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
	...

08004bec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	d101      	bne.n	8004c06 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004c02:	2302      	movs	r3, #2
 8004c04:	e0fd      	b.n	8004e02 <HAL_TIM_PWM_ConfigChannel+0x216>
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2b14      	cmp	r3, #20
 8004c12:	f200 80f0 	bhi.w	8004df6 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8004c16:	a201      	add	r2, pc, #4	; (adr r2, 8004c1c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c1c:	08004c71 	.word	0x08004c71
 8004c20:	08004df7 	.word	0x08004df7
 8004c24:	08004df7 	.word	0x08004df7
 8004c28:	08004df7 	.word	0x08004df7
 8004c2c:	08004cb1 	.word	0x08004cb1
 8004c30:	08004df7 	.word	0x08004df7
 8004c34:	08004df7 	.word	0x08004df7
 8004c38:	08004df7 	.word	0x08004df7
 8004c3c:	08004cf3 	.word	0x08004cf3
 8004c40:	08004df7 	.word	0x08004df7
 8004c44:	08004df7 	.word	0x08004df7
 8004c48:	08004df7 	.word	0x08004df7
 8004c4c:	08004d33 	.word	0x08004d33
 8004c50:	08004df7 	.word	0x08004df7
 8004c54:	08004df7 	.word	0x08004df7
 8004c58:	08004df7 	.word	0x08004df7
 8004c5c:	08004d75 	.word	0x08004d75
 8004c60:	08004df7 	.word	0x08004df7
 8004c64:	08004df7 	.word	0x08004df7
 8004c68:	08004df7 	.word	0x08004df7
 8004c6c:	08004db5 	.word	0x08004db5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68b9      	ldr	r1, [r7, #8]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f000 f958 	bl	8004f2c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	699a      	ldr	r2, [r3, #24]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f042 0208 	orr.w	r2, r2, #8
 8004c8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	699a      	ldr	r2, [r3, #24]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f022 0204 	bic.w	r2, r2, #4
 8004c9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	6999      	ldr	r1, [r3, #24]
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	691a      	ldr	r2, [r3, #16]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	430a      	orrs	r2, r1
 8004cac:	619a      	str	r2, [r3, #24]
      break;
 8004cae:	e0a3      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	68b9      	ldr	r1, [r7, #8]
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	f000 f9c8 	bl	800504c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	699a      	ldr	r2, [r3, #24]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004cca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	699a      	ldr	r2, [r3, #24]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	6999      	ldr	r1, [r3, #24]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	021a      	lsls	r2, r3, #8
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	430a      	orrs	r2, r1
 8004cee:	619a      	str	r2, [r3, #24]
      break;
 8004cf0:	e082      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68b9      	ldr	r1, [r7, #8]
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 fa31 	bl	8005160 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	69da      	ldr	r2, [r3, #28]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f042 0208 	orr.w	r2, r2, #8
 8004d0c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	69da      	ldr	r2, [r3, #28]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 0204 	bic.w	r2, r2, #4
 8004d1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	69d9      	ldr	r1, [r3, #28]
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	691a      	ldr	r2, [r3, #16]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	430a      	orrs	r2, r1
 8004d2e:	61da      	str	r2, [r3, #28]
      break;
 8004d30:	e062      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68b9      	ldr	r1, [r7, #8]
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f000 fa99 	bl	8005270 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	69da      	ldr	r2, [r3, #28]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	69da      	ldr	r2, [r3, #28]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	69d9      	ldr	r1, [r3, #28]
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	021a      	lsls	r2, r3, #8
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	430a      	orrs	r2, r1
 8004d70:	61da      	str	r2, [r3, #28]
      break;
 8004d72:	e041      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68b9      	ldr	r1, [r7, #8]
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f000 fb02 	bl	8005384 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f042 0208 	orr.w	r2, r2, #8
 8004d8e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f022 0204 	bic.w	r2, r2, #4
 8004d9e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	691a      	ldr	r2, [r3, #16]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	430a      	orrs	r2, r1
 8004db0:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004db2:	e021      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68b9      	ldr	r1, [r7, #8]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f000 fb46 	bl	800544c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004dce:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dde:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	021a      	lsls	r2, r3, #8
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	430a      	orrs	r2, r1
 8004df2:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004df4:	e000      	b.n	8004df8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8004df6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3710      	adds	r7, #16
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop

08004e0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a3c      	ldr	r2, [pc, #240]	; (8004f10 <TIM_Base_SetConfig+0x104>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d00f      	beq.n	8004e44 <TIM_Base_SetConfig+0x38>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e2a:	d00b      	beq.n	8004e44 <TIM_Base_SetConfig+0x38>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a39      	ldr	r2, [pc, #228]	; (8004f14 <TIM_Base_SetConfig+0x108>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d007      	beq.n	8004e44 <TIM_Base_SetConfig+0x38>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a38      	ldr	r2, [pc, #224]	; (8004f18 <TIM_Base_SetConfig+0x10c>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d003      	beq.n	8004e44 <TIM_Base_SetConfig+0x38>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a37      	ldr	r2, [pc, #220]	; (8004f1c <TIM_Base_SetConfig+0x110>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d108      	bne.n	8004e56 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a2d      	ldr	r2, [pc, #180]	; (8004f10 <TIM_Base_SetConfig+0x104>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d01b      	beq.n	8004e96 <TIM_Base_SetConfig+0x8a>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e64:	d017      	beq.n	8004e96 <TIM_Base_SetConfig+0x8a>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a2a      	ldr	r2, [pc, #168]	; (8004f14 <TIM_Base_SetConfig+0x108>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d013      	beq.n	8004e96 <TIM_Base_SetConfig+0x8a>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a29      	ldr	r2, [pc, #164]	; (8004f18 <TIM_Base_SetConfig+0x10c>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d00f      	beq.n	8004e96 <TIM_Base_SetConfig+0x8a>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a28      	ldr	r2, [pc, #160]	; (8004f1c <TIM_Base_SetConfig+0x110>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d00b      	beq.n	8004e96 <TIM_Base_SetConfig+0x8a>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a27      	ldr	r2, [pc, #156]	; (8004f20 <TIM_Base_SetConfig+0x114>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d007      	beq.n	8004e96 <TIM_Base_SetConfig+0x8a>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a26      	ldr	r2, [pc, #152]	; (8004f24 <TIM_Base_SetConfig+0x118>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d003      	beq.n	8004e96 <TIM_Base_SetConfig+0x8a>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a25      	ldr	r2, [pc, #148]	; (8004f28 <TIM_Base_SetConfig+0x11c>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d108      	bne.n	8004ea8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	68fa      	ldr	r2, [r7, #12]
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	695b      	ldr	r3, [r3, #20]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	68fa      	ldr	r2, [r7, #12]
 8004eba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	689a      	ldr	r2, [r3, #8]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	4a10      	ldr	r2, [pc, #64]	; (8004f10 <TIM_Base_SetConfig+0x104>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d00f      	beq.n	8004ef4 <TIM_Base_SetConfig+0xe8>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	4a11      	ldr	r2, [pc, #68]	; (8004f1c <TIM_Base_SetConfig+0x110>)
 8004ed8:	4293      	cmp	r3, r2
 8004eda:	d00b      	beq.n	8004ef4 <TIM_Base_SetConfig+0xe8>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a10      	ldr	r2, [pc, #64]	; (8004f20 <TIM_Base_SetConfig+0x114>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d007      	beq.n	8004ef4 <TIM_Base_SetConfig+0xe8>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	4a0f      	ldr	r2, [pc, #60]	; (8004f24 <TIM_Base_SetConfig+0x118>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d003      	beq.n	8004ef4 <TIM_Base_SetConfig+0xe8>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	4a0e      	ldr	r2, [pc, #56]	; (8004f28 <TIM_Base_SetConfig+0x11c>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d103      	bne.n	8004efc <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	691a      	ldr	r2, [r3, #16]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	615a      	str	r2, [r3, #20]
}
 8004f02:	bf00      	nop
 8004f04:	3714      	adds	r7, #20
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	40012c00 	.word	0x40012c00
 8004f14:	40000400 	.word	0x40000400
 8004f18:	40000800 	.word	0x40000800
 8004f1c:	40013400 	.word	0x40013400
 8004f20:	40014000 	.word	0x40014000
 8004f24:	40014400 	.word	0x40014400
 8004f28:	40014800 	.word	0x40014800

08004f2c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b087      	sub	sp, #28
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	f023 0201 	bic.w	r2, r3, #1
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f023 0303 	bic.w	r3, r3, #3
 8004f66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68fa      	ldr	r2, [r7, #12]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	f023 0302 	bic.w	r3, r3, #2
 8004f78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	697a      	ldr	r2, [r7, #20]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a2c      	ldr	r2, [pc, #176]	; (8005038 <TIM_OC1_SetConfig+0x10c>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d00f      	beq.n	8004fac <TIM_OC1_SetConfig+0x80>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4a2b      	ldr	r2, [pc, #172]	; (800503c <TIM_OC1_SetConfig+0x110>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d00b      	beq.n	8004fac <TIM_OC1_SetConfig+0x80>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	4a2a      	ldr	r2, [pc, #168]	; (8005040 <TIM_OC1_SetConfig+0x114>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d007      	beq.n	8004fac <TIM_OC1_SetConfig+0x80>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a29      	ldr	r2, [pc, #164]	; (8005044 <TIM_OC1_SetConfig+0x118>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d003      	beq.n	8004fac <TIM_OC1_SetConfig+0x80>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a28      	ldr	r2, [pc, #160]	; (8005048 <TIM_OC1_SetConfig+0x11c>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d10c      	bne.n	8004fc6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	f023 0308 	bic.w	r3, r3, #8
 8004fb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	f023 0304 	bic.w	r3, r3, #4
 8004fc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a1b      	ldr	r2, [pc, #108]	; (8005038 <TIM_OC1_SetConfig+0x10c>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d00f      	beq.n	8004fee <TIM_OC1_SetConfig+0xc2>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a1a      	ldr	r2, [pc, #104]	; (800503c <TIM_OC1_SetConfig+0x110>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d00b      	beq.n	8004fee <TIM_OC1_SetConfig+0xc2>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a19      	ldr	r2, [pc, #100]	; (8005040 <TIM_OC1_SetConfig+0x114>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d007      	beq.n	8004fee <TIM_OC1_SetConfig+0xc2>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a18      	ldr	r2, [pc, #96]	; (8005044 <TIM_OC1_SetConfig+0x118>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d003      	beq.n	8004fee <TIM_OC1_SetConfig+0xc2>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a17      	ldr	r2, [pc, #92]	; (8005048 <TIM_OC1_SetConfig+0x11c>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d111      	bne.n	8005012 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ff4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ffc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	4313      	orrs	r3, r2
 8005006:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	699b      	ldr	r3, [r3, #24]
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	4313      	orrs	r3, r2
 8005010:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	693a      	ldr	r2, [r7, #16]
 8005016:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	697a      	ldr	r2, [r7, #20]
 800502a:	621a      	str	r2, [r3, #32]
}
 800502c:	bf00      	nop
 800502e:	371c      	adds	r7, #28
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	40012c00 	.word	0x40012c00
 800503c:	40013400 	.word	0x40013400
 8005040:	40014000 	.word	0x40014000
 8005044:	40014400 	.word	0x40014400
 8005048:	40014800 	.word	0x40014800

0800504c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800504c:	b480      	push	{r7}
 800504e:	b087      	sub	sp, #28
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	f023 0210 	bic.w	r2, r3, #16
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6a1b      	ldr	r3, [r3, #32]
 8005066:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	685b      	ldr	r3, [r3, #4]
 800506c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	699b      	ldr	r3, [r3, #24]
 8005072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800507a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800507e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005086:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	021b      	lsls	r3, r3, #8
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	4313      	orrs	r3, r2
 8005092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	f023 0320 	bic.w	r3, r3, #32
 800509a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	689b      	ldr	r3, [r3, #8]
 80050a0:	011b      	lsls	r3, r3, #4
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4a28      	ldr	r2, [pc, #160]	; (800514c <TIM_OC2_SetConfig+0x100>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d003      	beq.n	80050b8 <TIM_OC2_SetConfig+0x6c>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	4a27      	ldr	r2, [pc, #156]	; (8005150 <TIM_OC2_SetConfig+0x104>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d10d      	bne.n	80050d4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	011b      	lsls	r3, r3, #4
 80050c6:	697a      	ldr	r2, [r7, #20]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80050d2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	4a1d      	ldr	r2, [pc, #116]	; (800514c <TIM_OC2_SetConfig+0x100>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	d00f      	beq.n	80050fc <TIM_OC2_SetConfig+0xb0>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	4a1c      	ldr	r2, [pc, #112]	; (8005150 <TIM_OC2_SetConfig+0x104>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d00b      	beq.n	80050fc <TIM_OC2_SetConfig+0xb0>
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4a1b      	ldr	r2, [pc, #108]	; (8005154 <TIM_OC2_SetConfig+0x108>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	d007      	beq.n	80050fc <TIM_OC2_SetConfig+0xb0>
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	4a1a      	ldr	r2, [pc, #104]	; (8005158 <TIM_OC2_SetConfig+0x10c>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d003      	beq.n	80050fc <TIM_OC2_SetConfig+0xb0>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4a19      	ldr	r2, [pc, #100]	; (800515c <TIM_OC2_SetConfig+0x110>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d113      	bne.n	8005124 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005102:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800510a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	695b      	ldr	r3, [r3, #20]
 8005110:	009b      	lsls	r3, r3, #2
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	4313      	orrs	r3, r2
 8005116:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	699b      	ldr	r3, [r3, #24]
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	693a      	ldr	r2, [r7, #16]
 8005120:	4313      	orrs	r3, r2
 8005122:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	693a      	ldr	r2, [r7, #16]
 8005128:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	685a      	ldr	r2, [r3, #4]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	621a      	str	r2, [r3, #32]
}
 800513e:	bf00      	nop
 8005140:	371c      	adds	r7, #28
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	40012c00 	.word	0x40012c00
 8005150:	40013400 	.word	0x40013400
 8005154:	40014000 	.word	0x40014000
 8005158:	40014400 	.word	0x40014400
 800515c:	40014800 	.word	0x40014800

08005160 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005160:	b480      	push	{r7}
 8005162:	b087      	sub	sp, #28
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6a1b      	ldr	r3, [r3, #32]
 800516e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a1b      	ldr	r3, [r3, #32]
 800517a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800518e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005192:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f023 0303 	bic.w	r3, r3, #3
 800519a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	68fa      	ldr	r2, [r7, #12]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	021b      	lsls	r3, r3, #8
 80051b4:	697a      	ldr	r2, [r7, #20]
 80051b6:	4313      	orrs	r3, r2
 80051b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a27      	ldr	r2, [pc, #156]	; (800525c <TIM_OC3_SetConfig+0xfc>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d003      	beq.n	80051ca <TIM_OC3_SetConfig+0x6a>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a26      	ldr	r2, [pc, #152]	; (8005260 <TIM_OC3_SetConfig+0x100>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d10d      	bne.n	80051e6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	021b      	lsls	r3, r3, #8
 80051d8:	697a      	ldr	r2, [r7, #20]
 80051da:	4313      	orrs	r3, r2
 80051dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80051e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a1c      	ldr	r2, [pc, #112]	; (800525c <TIM_OC3_SetConfig+0xfc>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d00f      	beq.n	800520e <TIM_OC3_SetConfig+0xae>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a1b      	ldr	r2, [pc, #108]	; (8005260 <TIM_OC3_SetConfig+0x100>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d00b      	beq.n	800520e <TIM_OC3_SetConfig+0xae>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a1a      	ldr	r2, [pc, #104]	; (8005264 <TIM_OC3_SetConfig+0x104>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d007      	beq.n	800520e <TIM_OC3_SetConfig+0xae>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a19      	ldr	r2, [pc, #100]	; (8005268 <TIM_OC3_SetConfig+0x108>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d003      	beq.n	800520e <TIM_OC3_SetConfig+0xae>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a18      	ldr	r2, [pc, #96]	; (800526c <TIM_OC3_SetConfig+0x10c>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d113      	bne.n	8005236 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005214:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800521c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	011b      	lsls	r3, r3, #4
 8005224:	693a      	ldr	r2, [r7, #16]
 8005226:	4313      	orrs	r3, r2
 8005228:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	699b      	ldr	r3, [r3, #24]
 800522e:	011b      	lsls	r3, r3, #4
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	4313      	orrs	r3, r2
 8005234:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	693a      	ldr	r2, [r7, #16]
 800523a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	68fa      	ldr	r2, [r7, #12]
 8005240:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	685a      	ldr	r2, [r3, #4]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	621a      	str	r2, [r3, #32]
}
 8005250:	bf00      	nop
 8005252:	371c      	adds	r7, #28
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr
 800525c:	40012c00 	.word	0x40012c00
 8005260:	40013400 	.word	0x40013400
 8005264:	40014000 	.word	0x40014000
 8005268:	40014400 	.word	0x40014400
 800526c:	40014800 	.word	0x40014800

08005270 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005270:	b480      	push	{r7}
 8005272:	b087      	sub	sp, #28
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a1b      	ldr	r3, [r3, #32]
 800527e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a1b      	ldr	r3, [r3, #32]
 800528a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	69db      	ldr	r3, [r3, #28]
 8005296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800529e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	021b      	lsls	r3, r3, #8
 80052b2:	68fa      	ldr	r2, [r7, #12]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80052be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	031b      	lsls	r3, r3, #12
 80052c6:	697a      	ldr	r2, [r7, #20]
 80052c8:	4313      	orrs	r3, r2
 80052ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a28      	ldr	r2, [pc, #160]	; (8005370 <TIM_OC4_SetConfig+0x100>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d003      	beq.n	80052dc <TIM_OC4_SetConfig+0x6c>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a27      	ldr	r2, [pc, #156]	; (8005374 <TIM_OC4_SetConfig+0x104>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d10d      	bne.n	80052f8 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80052e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	031b      	lsls	r3, r3, #12
 80052ea:	697a      	ldr	r2, [r7, #20]
 80052ec:	4313      	orrs	r3, r2
 80052ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a1d      	ldr	r2, [pc, #116]	; (8005370 <TIM_OC4_SetConfig+0x100>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d00f      	beq.n	8005320 <TIM_OC4_SetConfig+0xb0>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a1c      	ldr	r2, [pc, #112]	; (8005374 <TIM_OC4_SetConfig+0x104>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d00b      	beq.n	8005320 <TIM_OC4_SetConfig+0xb0>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	4a1b      	ldr	r2, [pc, #108]	; (8005378 <TIM_OC4_SetConfig+0x108>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d007      	beq.n	8005320 <TIM_OC4_SetConfig+0xb0>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a1a      	ldr	r2, [pc, #104]	; (800537c <TIM_OC4_SetConfig+0x10c>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d003      	beq.n	8005320 <TIM_OC4_SetConfig+0xb0>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a19      	ldr	r2, [pc, #100]	; (8005380 <TIM_OC4_SetConfig+0x110>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d113      	bne.n	8005348 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005326:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800532e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	695b      	ldr	r3, [r3, #20]
 8005334:	019b      	lsls	r3, r3, #6
 8005336:	693a      	ldr	r2, [r7, #16]
 8005338:	4313      	orrs	r3, r2
 800533a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	019b      	lsls	r3, r3, #6
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	4313      	orrs	r3, r2
 8005346:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	693a      	ldr	r2, [r7, #16]
 800534c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	685a      	ldr	r2, [r3, #4]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	621a      	str	r2, [r3, #32]
}
 8005362:	bf00      	nop
 8005364:	371c      	adds	r7, #28
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	40012c00 	.word	0x40012c00
 8005374:	40013400 	.word	0x40013400
 8005378:	40014000 	.word	0x40014000
 800537c:	40014400 	.word	0x40014400
 8005380:	40014800 	.word	0x40014800

08005384 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005384:	b480      	push	{r7}
 8005386:	b087      	sub	sp, #28
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a1b      	ldr	r3, [r3, #32]
 8005392:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6a1b      	ldr	r3, [r3, #32]
 800539e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	4313      	orrs	r3, r2
 80053c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80053c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	041b      	lsls	r3, r3, #16
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4a17      	ldr	r2, [pc, #92]	; (8005438 <TIM_OC5_SetConfig+0xb4>)
 80053da:	4293      	cmp	r3, r2
 80053dc:	d00f      	beq.n	80053fe <TIM_OC5_SetConfig+0x7a>
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	4a16      	ldr	r2, [pc, #88]	; (800543c <TIM_OC5_SetConfig+0xb8>)
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d00b      	beq.n	80053fe <TIM_OC5_SetConfig+0x7a>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	4a15      	ldr	r2, [pc, #84]	; (8005440 <TIM_OC5_SetConfig+0xbc>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d007      	beq.n	80053fe <TIM_OC5_SetConfig+0x7a>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	4a14      	ldr	r2, [pc, #80]	; (8005444 <TIM_OC5_SetConfig+0xc0>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d003      	beq.n	80053fe <TIM_OC5_SetConfig+0x7a>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a13      	ldr	r2, [pc, #76]	; (8005448 <TIM_OC5_SetConfig+0xc4>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d109      	bne.n	8005412 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80053fe:	697b      	ldr	r3, [r7, #20]
 8005400:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005404:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	695b      	ldr	r3, [r3, #20]
 800540a:	021b      	lsls	r3, r3, #8
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	4313      	orrs	r3, r2
 8005410:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	697a      	ldr	r2, [r7, #20]
 8005416:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	685a      	ldr	r2, [r3, #4]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	621a      	str	r2, [r3, #32]
}
 800542c:	bf00      	nop
 800542e:	371c      	adds	r7, #28
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr
 8005438:	40012c00 	.word	0x40012c00
 800543c:	40013400 	.word	0x40013400
 8005440:	40014000 	.word	0x40014000
 8005444:	40014400 	.word	0x40014400
 8005448:	40014800 	.word	0x40014800

0800544c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800544c:	b480      	push	{r7}
 800544e:	b087      	sub	sp, #28
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800547a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800547e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	021b      	lsls	r3, r3, #8
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	4313      	orrs	r3, r2
 800548a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005492:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	051b      	lsls	r3, r3, #20
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	4313      	orrs	r3, r2
 800549e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4a18      	ldr	r2, [pc, #96]	; (8005504 <TIM_OC6_SetConfig+0xb8>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d00f      	beq.n	80054c8 <TIM_OC6_SetConfig+0x7c>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	4a17      	ldr	r2, [pc, #92]	; (8005508 <TIM_OC6_SetConfig+0xbc>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d00b      	beq.n	80054c8 <TIM_OC6_SetConfig+0x7c>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	4a16      	ldr	r2, [pc, #88]	; (800550c <TIM_OC6_SetConfig+0xc0>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d007      	beq.n	80054c8 <TIM_OC6_SetConfig+0x7c>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	4a15      	ldr	r2, [pc, #84]	; (8005510 <TIM_OC6_SetConfig+0xc4>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d003      	beq.n	80054c8 <TIM_OC6_SetConfig+0x7c>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	4a14      	ldr	r2, [pc, #80]	; (8005514 <TIM_OC6_SetConfig+0xc8>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d109      	bne.n	80054dc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054ce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	695b      	ldr	r3, [r3, #20]
 80054d4:	029b      	lsls	r3, r3, #10
 80054d6:	697a      	ldr	r2, [r7, #20]
 80054d8:	4313      	orrs	r3, r2
 80054da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	693a      	ldr	r2, [r7, #16]
 80054f4:	621a      	str	r2, [r3, #32]
}
 80054f6:	bf00      	nop
 80054f8:	371c      	adds	r7, #28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop
 8005504:	40012c00 	.word	0x40012c00
 8005508:	40013400 	.word	0x40013400
 800550c:	40014000 	.word	0x40014000
 8005510:	40014400 	.word	0x40014400
 8005514:	40014800 	.word	0x40014800

08005518 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005518:	b480      	push	{r7}
 800551a:	b087      	sub	sp, #28
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	f003 031f 	and.w	r3, r3, #31
 800552a:	2201      	movs	r2, #1
 800552c:	fa02 f303 	lsl.w	r3, r2, r3
 8005530:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6a1a      	ldr	r2, [r3, #32]
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	43db      	mvns	r3, r3
 800553a:	401a      	ands	r2, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6a1a      	ldr	r2, [r3, #32]
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	f003 031f 	and.w	r3, r3, #31
 800554a:	6879      	ldr	r1, [r7, #4]
 800554c:	fa01 f303 	lsl.w	r3, r1, r3
 8005550:	431a      	orrs	r2, r3
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	621a      	str	r2, [r3, #32]
}
 8005556:	bf00      	nop
 8005558:	371c      	adds	r7, #28
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
	...

08005564 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005564:	b480      	push	{r7}
 8005566:	b085      	sub	sp, #20
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005574:	2b01      	cmp	r3, #1
 8005576:	d101      	bne.n	800557c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005578:	2302      	movs	r3, #2
 800557a:	e065      	b.n	8005648 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2202      	movs	r2, #2
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a2c      	ldr	r2, [pc, #176]	; (8005654 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d004      	beq.n	80055b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a2b      	ldr	r2, [pc, #172]	; (8005658 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d108      	bne.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80055b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80055c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055cc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a1b      	ldr	r2, [pc, #108]	; (8005654 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d018      	beq.n	800561c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055f2:	d013      	beq.n	800561c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a18      	ldr	r2, [pc, #96]	; (800565c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d00e      	beq.n	800561c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a17      	ldr	r2, [pc, #92]	; (8005660 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d009      	beq.n	800561c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a12      	ldr	r2, [pc, #72]	; (8005658 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d004      	beq.n	800561c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a13      	ldr	r2, [pc, #76]	; (8005664 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d10c      	bne.n	8005636 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005622:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	68ba      	ldr	r2, [r7, #8]
 800562a:	4313      	orrs	r3, r2
 800562c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	68ba      	ldr	r2, [r7, #8]
 8005634:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2201      	movs	r2, #1
 800563a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3714      	adds	r7, #20
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr
 8005654:	40012c00 	.word	0x40012c00
 8005658:	40013400 	.word	0x40013400
 800565c:	40000400 	.word	0x40000400
 8005660:	40000800 	.word	0x40000800
 8005664:	40014000 	.word	0x40014000

08005668 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005668:	b480      	push	{r7}
 800566a:	b085      	sub	sp, #20
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005672:	2300      	movs	r3, #0
 8005674:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800567c:	2b01      	cmp	r3, #1
 800567e:	d101      	bne.n	8005684 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005680:	2302      	movs	r3, #2
 8005682:	e087      	b.n	8005794 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	68db      	ldr	r3, [r3, #12]
 8005696:	4313      	orrs	r3, r2
 8005698:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	691b      	ldr	r3, [r3, #16]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	4313      	orrs	r3, r2
 80056de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ea:	4313      	orrs	r3, r2
 80056ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	041b      	lsls	r3, r3, #16
 80056fa:	4313      	orrs	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a27      	ldr	r2, [pc, #156]	; (80057a0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d004      	beq.n	8005712 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a25      	ldr	r2, [pc, #148]	; (80057a4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d106      	bne.n	8005720 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	69db      	ldr	r3, [r3, #28]
 800571c:	4313      	orrs	r3, r2
 800571e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a1e      	ldr	r2, [pc, #120]	; (80057a0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d004      	beq.n	8005734 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a1d      	ldr	r2, [pc, #116]	; (80057a4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d126      	bne.n	8005782 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800573e:	051b      	lsls	r3, r3, #20
 8005740:	4313      	orrs	r3, r2
 8005742:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	6a1b      	ldr	r3, [r3, #32]
 800574e:	4313      	orrs	r3, r2
 8005750:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	4313      	orrs	r3, r2
 800575e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a0e      	ldr	r2, [pc, #56]	; (80057a0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d004      	beq.n	8005774 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a0d      	ldr	r2, [pc, #52]	; (80057a4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d106      	bne.n	8005782 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800577e:	4313      	orrs	r3, r2
 8005780:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	3714      	adds	r7, #20
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr
 80057a0:	40012c00 	.word	0x40012c00
 80057a4:	40013400 	.word	0x40013400

080057a8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b085      	sub	sp, #20
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80057b8:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80057bc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	b29a      	uxth	r2, r3
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3714      	adds	r7, #20
 80057ce:	46bd      	mov	sp, r7
 80057d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d4:	4770      	bx	lr

080057d6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80057d6:	b480      	push	{r7}
 80057d8:	b085      	sub	sp, #20
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80057de:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80057e2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	b29b      	uxth	r3, r3
 80057f0:	43db      	mvns	r3, r3
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	4013      	ands	r3, r2
 80057f6:	b29a      	uxth	r2, r3
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	4618      	mov	r0, r3
 8005802:	3714      	adds	r7, #20
 8005804:	46bd      	mov	sp, r7
 8005806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580a:	4770      	bx	lr

0800580c <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800580c:	b084      	sub	sp, #16
 800580e:	b480      	push	{r7}
 8005810:	b083      	sub	sp, #12
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
 8005816:	f107 0014 	add.w	r0, r7, #20
 800581a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2201      	movs	r2, #1
 8005822:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0U;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0U;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2200      	movs	r2, #0
 800583a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800583e:	2300      	movs	r3, #0
}
 8005840:	4618      	mov	r0, r3
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	b004      	add	sp, #16
 800584c:	4770      	bx	lr
	...

08005850 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005850:	b480      	push	{r7}
 8005852:	b09b      	sub	sp, #108	; 0x6c
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800585a:	2300      	movs	r3, #0
 800585c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	4413      	add	r3, r2
 800586a:	881b      	ldrh	r3, [r3, #0]
 800586c:	b29b      	uxth	r3, r3
 800586e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005872:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005876:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	78db      	ldrb	r3, [r3, #3]
 800587e:	2b03      	cmp	r3, #3
 8005880:	d81f      	bhi.n	80058c2 <USB_ActivateEndpoint+0x72>
 8005882:	a201      	add	r2, pc, #4	; (adr r2, 8005888 <USB_ActivateEndpoint+0x38>)
 8005884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005888:	08005899 	.word	0x08005899
 800588c:	080058b5 	.word	0x080058b5
 8005890:	080058cb 	.word	0x080058cb
 8005894:	080058a7 	.word	0x080058a7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8005898:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800589c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80058a0:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80058a4:	e012      	b.n	80058cc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80058a6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80058aa:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80058ae:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80058b2:	e00b      	b.n	80058cc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80058b4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80058b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80058bc:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80058c0:	e004      	b.n	80058cc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 80058c8:	e000      	b.n	80058cc <USB_ActivateEndpoint+0x7c>
      break;
 80058ca:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	781b      	ldrb	r3, [r3, #0]
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	441a      	add	r2, r3
 80058d6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80058da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	4413      	add	r3, r2
 80058f8:	881b      	ldrh	r3, [r3, #0]
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	b21b      	sxth	r3, r3
 80058fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005906:	b21a      	sxth	r2, r3
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	781b      	ldrb	r3, [r3, #0]
 800590c:	b21b      	sxth	r3, r3
 800590e:	4313      	orrs	r3, r2
 8005910:	b21b      	sxth	r3, r3
 8005912:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8005916:	687a      	ldr	r2, [r7, #4]
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	781b      	ldrb	r3, [r3, #0]
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	441a      	add	r2, r3
 8005920:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8005924:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005928:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800592c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005934:	b29b      	uxth	r3, r3
 8005936:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	7b1b      	ldrb	r3, [r3, #12]
 800593c:	2b00      	cmp	r3, #0
 800593e:	f040 8149 	bne.w	8005bd4 <USB_ActivateEndpoint+0x384>
  {
    if (ep->is_in != 0U)
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	785b      	ldrb	r3, [r3, #1]
 8005946:	2b00      	cmp	r3, #0
 8005948:	f000 8084 	beq.w	8005a54 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	617b      	str	r3, [r7, #20]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005956:	b29b      	uxth	r3, r3
 8005958:	461a      	mov	r2, r3
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	4413      	add	r3, r2
 800595e:	617b      	str	r3, [r7, #20]
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	781b      	ldrb	r3, [r3, #0]
 8005964:	00da      	lsls	r2, r3, #3
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	4413      	add	r3, r2
 800596a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800596e:	613b      	str	r3, [r7, #16]
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	88db      	ldrh	r3, [r3, #6]
 8005974:	085b      	lsrs	r3, r3, #1
 8005976:	b29b      	uxth	r3, r3
 8005978:	005b      	lsls	r3, r3, #1
 800597a:	b29a      	uxth	r2, r3
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	781b      	ldrb	r3, [r3, #0]
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	4413      	add	r3, r2
 800598a:	881b      	ldrh	r3, [r3, #0]
 800598c:	81fb      	strh	r3, [r7, #14]
 800598e:	89fb      	ldrh	r3, [r7, #14]
 8005990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005994:	2b00      	cmp	r3, #0
 8005996:	d01b      	beq.n	80059d0 <USB_ActivateEndpoint+0x180>
 8005998:	687a      	ldr	r2, [r7, #4]
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	781b      	ldrb	r3, [r3, #0]
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4413      	add	r3, r2
 80059a2:	881b      	ldrh	r3, [r3, #0]
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80059ae:	81bb      	strh	r3, [r7, #12]
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	781b      	ldrb	r3, [r3, #0]
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	441a      	add	r2, r3
 80059ba:	89bb      	ldrh	r3, [r7, #12]
 80059bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80059c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80059c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059c8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	78db      	ldrb	r3, [r3, #3]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d020      	beq.n	8005a1a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	781b      	ldrb	r3, [r3, #0]
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	4413      	add	r3, r2
 80059e2:	881b      	ldrh	r3, [r3, #0]
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80059ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80059ee:	813b      	strh	r3, [r7, #8]
 80059f0:	893b      	ldrh	r3, [r7, #8]
 80059f2:	f083 0320 	eor.w	r3, r3, #32
 80059f6:	813b      	strh	r3, [r7, #8]
 80059f8:	687a      	ldr	r2, [r7, #4]
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	781b      	ldrb	r3, [r3, #0]
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	441a      	add	r2, r3
 8005a02:	893b      	ldrh	r3, [r7, #8]
 8005a04:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a08:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	8013      	strh	r3, [r2, #0]
 8005a18:	e27f      	b.n	8005f1a <USB_ActivateEndpoint+0x6ca>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005a1a:	687a      	ldr	r2, [r7, #4]
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	781b      	ldrb	r3, [r3, #0]
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	4413      	add	r3, r2
 8005a24:	881b      	ldrh	r3, [r3, #0]
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a30:	817b      	strh	r3, [r7, #10]
 8005a32:	687a      	ldr	r2, [r7, #4]
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	009b      	lsls	r3, r3, #2
 8005a3a:	441a      	add	r2, r3
 8005a3c:	897b      	ldrh	r3, [r7, #10]
 8005a3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005a42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005a46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	8013      	strh	r3, [r2, #0]
 8005a52:	e262      	b.n	8005f1a <USB_ActivateEndpoint+0x6ca>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a5e:	b29b      	uxth	r3, r3
 8005a60:	461a      	mov	r2, r3
 8005a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a64:	4413      	add	r3, r2
 8005a66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	00da      	lsls	r2, r3, #3
 8005a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a70:	4413      	add	r3, r2
 8005a72:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005a76:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	88db      	ldrh	r3, [r3, #6]
 8005a7c:	085b      	lsrs	r3, r3, #1
 8005a7e:	b29b      	uxth	r3, r3
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	b29a      	uxth	r2, r3
 8005a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a86:	801a      	strh	r2, [r3, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	627b      	str	r3, [r7, #36]	; 0x24
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	461a      	mov	r2, r3
 8005a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a98:	4413      	add	r3, r2
 8005a9a:	627b      	str	r3, [r7, #36]	; 0x24
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	00da      	lsls	r2, r3, #3
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa4:	4413      	add	r3, r2
 8005aa6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005aaa:	623b      	str	r3, [r7, #32]
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d112      	bne.n	8005ada <USB_ActivateEndpoint+0x28a>
 8005ab4:	6a3b      	ldr	r3, [r7, #32]
 8005ab6:	881b      	ldrh	r3, [r3, #0]
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	6a3b      	ldr	r3, [r7, #32]
 8005ac2:	801a      	strh	r2, [r3, #0]
 8005ac4:	6a3b      	ldr	r3, [r7, #32]
 8005ac6:	881b      	ldrh	r3, [r3, #0]
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ace:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ad2:	b29a      	uxth	r2, r3
 8005ad4:	6a3b      	ldr	r3, [r7, #32]
 8005ad6:	801a      	strh	r2, [r3, #0]
 8005ad8:	e02f      	b.n	8005b3a <USB_ActivateEndpoint+0x2ea>
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	691b      	ldr	r3, [r3, #16]
 8005ade:	2b3e      	cmp	r3, #62	; 0x3e
 8005ae0:	d813      	bhi.n	8005b0a <USB_ActivateEndpoint+0x2ba>
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	085b      	lsrs	r3, r3, #1
 8005ae8:	663b      	str	r3, [r7, #96]	; 0x60
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	f003 0301 	and.w	r3, r3, #1
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d002      	beq.n	8005afc <USB_ActivateEndpoint+0x2ac>
 8005af6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005af8:	3301      	adds	r3, #1
 8005afa:	663b      	str	r3, [r7, #96]	; 0x60
 8005afc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	029b      	lsls	r3, r3, #10
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	6a3b      	ldr	r3, [r7, #32]
 8005b06:	801a      	strh	r2, [r3, #0]
 8005b08:	e017      	b.n	8005b3a <USB_ActivateEndpoint+0x2ea>
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	691b      	ldr	r3, [r3, #16]
 8005b0e:	095b      	lsrs	r3, r3, #5
 8005b10:	663b      	str	r3, [r7, #96]	; 0x60
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	691b      	ldr	r3, [r3, #16]
 8005b16:	f003 031f 	and.w	r3, r3, #31
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d102      	bne.n	8005b24 <USB_ActivateEndpoint+0x2d4>
 8005b1e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b20:	3b01      	subs	r3, #1
 8005b22:	663b      	str	r3, [r7, #96]	; 0x60
 8005b24:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	029b      	lsls	r3, r3, #10
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b34:	b29a      	uxth	r2, r3
 8005b36:	6a3b      	ldr	r3, [r7, #32]
 8005b38:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	009b      	lsls	r3, r3, #2
 8005b42:	4413      	add	r3, r2
 8005b44:	881b      	ldrh	r3, [r3, #0]
 8005b46:	83fb      	strh	r3, [r7, #30]
 8005b48:	8bfb      	ldrh	r3, [r7, #30]
 8005b4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d01b      	beq.n	8005b8a <USB_ActivateEndpoint+0x33a>
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	781b      	ldrb	r3, [r3, #0]
 8005b58:	009b      	lsls	r3, r3, #2
 8005b5a:	4413      	add	r3, r2
 8005b5c:	881b      	ldrh	r3, [r3, #0]
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005b64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b68:	83bb      	strh	r3, [r7, #28]
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	781b      	ldrb	r3, [r3, #0]
 8005b70:	009b      	lsls	r3, r3, #2
 8005b72:	441a      	add	r2, r3
 8005b74:	8bbb      	ldrh	r3, [r7, #28]
 8005b76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005b7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005b7e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005b82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b86:	b29b      	uxth	r3, r3
 8005b88:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	781b      	ldrb	r3, [r3, #0]
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4413      	add	r3, r2
 8005b94:	881b      	ldrh	r3, [r3, #0]
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ba0:	837b      	strh	r3, [r7, #26]
 8005ba2:	8b7b      	ldrh	r3, [r7, #26]
 8005ba4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005ba8:	837b      	strh	r3, [r7, #26]
 8005baa:	8b7b      	ldrh	r3, [r7, #26]
 8005bac:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005bb0:	837b      	strh	r3, [r7, #26]
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	781b      	ldrb	r3, [r3, #0]
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	441a      	add	r2, r3
 8005bbc:	8b7b      	ldrh	r3, [r7, #26]
 8005bbe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005bc2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005bc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bce:	b29b      	uxth	r3, r3
 8005bd0:	8013      	strh	r3, [r2, #0]
 8005bd2:	e1a2      	b.n	8005f1a <USB_ActivateEndpoint+0x6ca>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	781b      	ldrb	r3, [r3, #0]
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	4413      	add	r3, r2
 8005bde:	881b      	ldrh	r3, [r3, #0]
 8005be0:	b29b      	uxth	r3, r3
 8005be2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bea:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	781b      	ldrb	r3, [r3, #0]
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	441a      	add	r2, r3
 8005bf8:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8005bfc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005c00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005c04:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005c08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	65bb      	str	r3, [r7, #88]	; 0x58
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c1a:	b29b      	uxth	r3, r3
 8005c1c:	461a      	mov	r2, r3
 8005c1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005c20:	4413      	add	r3, r2
 8005c22:	65bb      	str	r3, [r7, #88]	; 0x58
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	781b      	ldrb	r3, [r3, #0]
 8005c28:	00da      	lsls	r2, r3, #3
 8005c2a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005c2c:	4413      	add	r3, r2
 8005c2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c32:	657b      	str	r3, [r7, #84]	; 0x54
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	891b      	ldrh	r3, [r3, #8]
 8005c38:	085b      	lsrs	r3, r3, #1
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	005b      	lsls	r3, r3, #1
 8005c3e:	b29a      	uxth	r2, r3
 8005c40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005c42:	801a      	strh	r2, [r3, #0]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	653b      	str	r3, [r7, #80]	; 0x50
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c4e:	b29b      	uxth	r3, r3
 8005c50:	461a      	mov	r2, r3
 8005c52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c54:	4413      	add	r3, r2
 8005c56:	653b      	str	r3, [r7, #80]	; 0x50
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	781b      	ldrb	r3, [r3, #0]
 8005c5c:	00da      	lsls	r2, r3, #3
 8005c5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c60:	4413      	add	r3, r2
 8005c62:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005c66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	895b      	ldrh	r3, [r3, #10]
 8005c6c:	085b      	lsrs	r3, r3, #1
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	005b      	lsls	r3, r3, #1
 8005c72:	b29a      	uxth	r2, r3
 8005c74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c76:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	785b      	ldrb	r3, [r3, #1]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	f040 8091 	bne.w	8005da4 <USB_ActivateEndpoint+0x554>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	781b      	ldrb	r3, [r3, #0]
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	4413      	add	r3, r2
 8005c8c:	881b      	ldrh	r3, [r3, #0]
 8005c8e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8005c90:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8005c92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d01b      	beq.n	8005cd2 <USB_ActivateEndpoint+0x482>
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	4413      	add	r3, r2
 8005ca4:	881b      	ldrh	r3, [r3, #0]
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cb0:	877b      	strh	r3, [r7, #58]	; 0x3a
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	781b      	ldrb	r3, [r3, #0]
 8005cb8:	009b      	lsls	r3, r3, #2
 8005cba:	441a      	add	r2, r3
 8005cbc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8005cbe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cc2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cc6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005cca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	4413      	add	r3, r2
 8005cdc:	881b      	ldrh	r3, [r3, #0]
 8005cde:	873b      	strh	r3, [r7, #56]	; 0x38
 8005ce0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d01b      	beq.n	8005d22 <USB_ActivateEndpoint+0x4d2>
 8005cea:	687a      	ldr	r2, [r7, #4]
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	009b      	lsls	r3, r3, #2
 8005cf2:	4413      	add	r3, r2
 8005cf4:	881b      	ldrh	r3, [r3, #0]
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cfc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d00:	86fb      	strh	r3, [r7, #54]	; 0x36
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	781b      	ldrb	r3, [r3, #0]
 8005d08:	009b      	lsls	r3, r3, #2
 8005d0a:	441a      	add	r2, r3
 8005d0c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005d0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d1a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	4413      	add	r3, r2
 8005d2c:	881b      	ldrh	r3, [r3, #0]
 8005d2e:	b29b      	uxth	r3, r3
 8005d30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005d34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d38:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005d3a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005d3c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005d40:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005d42:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005d44:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005d48:	86bb      	strh	r3, [r7, #52]	; 0x34
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	781b      	ldrb	r3, [r3, #0]
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	441a      	add	r2, r3
 8005d54:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005d56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d66:	b29b      	uxth	r3, r3
 8005d68:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005d6a:	687a      	ldr	r2, [r7, #4]
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	781b      	ldrb	r3, [r3, #0]
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	4413      	add	r3, r2
 8005d74:	881b      	ldrh	r3, [r3, #0]
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d80:	867b      	strh	r3, [r7, #50]	; 0x32
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	441a      	add	r2, r3
 8005d8c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8005d8e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d92:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	8013      	strh	r3, [r2, #0]
 8005da2:	e0ba      	b.n	8005f1a <USB_ActivateEndpoint+0x6ca>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	4413      	add	r3, r2
 8005dae:	881b      	ldrh	r3, [r3, #0]
 8005db0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005db4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005db8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d01d      	beq.n	8005dfc <USB_ActivateEndpoint+0x5ac>
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	781b      	ldrb	r3, [r3, #0]
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	4413      	add	r3, r2
 8005dca:	881b      	ldrh	r3, [r3, #0]
 8005dcc:	b29b      	uxth	r3, r3
 8005dce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dd6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	781b      	ldrb	r3, [r3, #0]
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	441a      	add	r2, r3
 8005de4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005de8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005dec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005df0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005df4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005df8:	b29b      	uxth	r3, r3
 8005dfa:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	781b      	ldrb	r3, [r3, #0]
 8005e02:	009b      	lsls	r3, r3, #2
 8005e04:	4413      	add	r3, r2
 8005e06:	881b      	ldrh	r3, [r3, #0]
 8005e08:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8005e0c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8005e10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d01d      	beq.n	8005e54 <USB_ActivateEndpoint+0x604>
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	781b      	ldrb	r3, [r3, #0]
 8005e1e:	009b      	lsls	r3, r3, #2
 8005e20:	4413      	add	r3, r2
 8005e22:	881b      	ldrh	r3, [r3, #0]
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e2e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	781b      	ldrb	r3, [r3, #0]
 8005e38:	009b      	lsls	r3, r3, #2
 8005e3a:	441a      	add	r2, r3
 8005e3c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8005e40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e4c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	8013      	strh	r3, [r2, #0]


      if (ep->type != EP_TYPE_ISOC)
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	78db      	ldrb	r3, [r3, #3]
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d024      	beq.n	8005ea6 <USB_ActivateEndpoint+0x656>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	4413      	add	r3, r2
 8005e66:	881b      	ldrh	r3, [r3, #0]
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e72:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005e76:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005e7a:	f083 0320 	eor.w	r3, r3, #32
 8005e7e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	781b      	ldrb	r3, [r3, #0]
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	441a      	add	r2, r3
 8005e8c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005e90:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e94:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e98:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ea0:	b29b      	uxth	r3, r3
 8005ea2:	8013      	strh	r3, [r2, #0]
 8005ea4:	e01d      	b.n	8005ee2 <USB_ActivateEndpoint+0x692>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	781b      	ldrb	r3, [r3, #0]
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	4413      	add	r3, r2
 8005eb0:	881b      	ldrh	r3, [r3, #0]
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005eb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ebc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	009b      	lsls	r3, r3, #2
 8005ec8:	441a      	add	r2, r3
 8005eca:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005ece:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ed2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ed6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005eda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	4413      	add	r3, r2
 8005eec:	881b      	ldrh	r3, [r3, #0]
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ef8:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8005efa:	687a      	ldr	r2, [r7, #4]
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	781b      	ldrb	r3, [r3, #0]
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	441a      	add	r2, r3
 8005f04:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005f06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8005f1a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	376c      	adds	r7, #108	; 0x6c
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop

08005f2c <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b08d      	sub	sp, #52	; 0x34
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	7b1b      	ldrb	r3, [r3, #12]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	f040 808e 	bne.w	800605c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	785b      	ldrb	r3, [r3, #1]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d044      	beq.n	8005fd2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	781b      	ldrb	r3, [r3, #0]
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	4413      	add	r3, r2
 8005f52:	881b      	ldrh	r3, [r3, #0]
 8005f54:	81bb      	strh	r3, [r7, #12]
 8005f56:	89bb      	ldrh	r3, [r7, #12]
 8005f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d01b      	beq.n	8005f98 <USB_DeactivateEndpoint+0x6c>
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	781b      	ldrb	r3, [r3, #0]
 8005f66:	009b      	lsls	r3, r3, #2
 8005f68:	4413      	add	r3, r2
 8005f6a:	881b      	ldrh	r3, [r3, #0]
 8005f6c:	b29b      	uxth	r3, r3
 8005f6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f76:	817b      	strh	r3, [r7, #10]
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	009b      	lsls	r3, r3, #2
 8005f80:	441a      	add	r2, r3
 8005f82:	897b      	ldrh	r3, [r7, #10]
 8005f84:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005f88:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005f8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f90:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005f94:	b29b      	uxth	r3, r3
 8005f96:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	4413      	add	r3, r2
 8005fa2:	881b      	ldrh	r3, [r3, #0]
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005faa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fae:	813b      	strh	r3, [r7, #8]
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	781b      	ldrb	r3, [r3, #0]
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	441a      	add	r2, r3
 8005fba:	893b      	ldrh	r3, [r7, #8]
 8005fbc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005fc0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005fc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005fc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	8013      	strh	r3, [r2, #0]
 8005fd0:	e192      	b.n	80062f8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	4413      	add	r3, r2
 8005fdc:	881b      	ldrh	r3, [r3, #0]
 8005fde:	827b      	strh	r3, [r7, #18]
 8005fe0:	8a7b      	ldrh	r3, [r7, #18]
 8005fe2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d01b      	beq.n	8006022 <USB_DeactivateEndpoint+0xf6>
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	781b      	ldrb	r3, [r3, #0]
 8005ff0:	009b      	lsls	r3, r3, #2
 8005ff2:	4413      	add	r3, r2
 8005ff4:	881b      	ldrh	r3, [r3, #0]
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ffc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006000:	823b      	strh	r3, [r7, #16]
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	009b      	lsls	r3, r3, #2
 800600a:	441a      	add	r2, r3
 800600c:	8a3b      	ldrh	r3, [r7, #16]
 800600e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006012:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006016:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800601a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800601e:	b29b      	uxth	r3, r3
 8006020:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	781b      	ldrb	r3, [r3, #0]
 8006028:	009b      	lsls	r3, r3, #2
 800602a:	4413      	add	r3, r2
 800602c:	881b      	ldrh	r3, [r3, #0]
 800602e:	b29b      	uxth	r3, r3
 8006030:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006038:	81fb      	strh	r3, [r7, #14]
 800603a:	687a      	ldr	r2, [r7, #4]
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	441a      	add	r2, r3
 8006044:	89fb      	ldrh	r3, [r7, #14]
 8006046:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800604a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800604e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006052:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006056:	b29b      	uxth	r3, r3
 8006058:	8013      	strh	r3, [r2, #0]
 800605a:	e14d      	b.n	80062f8 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	785b      	ldrb	r3, [r3, #1]
 8006060:	2b00      	cmp	r3, #0
 8006062:	f040 80a5 	bne.w	80061b0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	4413      	add	r3, r2
 8006070:	881b      	ldrh	r3, [r3, #0]
 8006072:	843b      	strh	r3, [r7, #32]
 8006074:	8c3b      	ldrh	r3, [r7, #32]
 8006076:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800607a:	2b00      	cmp	r3, #0
 800607c:	d01b      	beq.n	80060b6 <USB_DeactivateEndpoint+0x18a>
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	4413      	add	r3, r2
 8006088:	881b      	ldrh	r3, [r3, #0]
 800608a:	b29b      	uxth	r3, r3
 800608c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006090:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006094:	83fb      	strh	r3, [r7, #30]
 8006096:	687a      	ldr	r2, [r7, #4]
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	781b      	ldrb	r3, [r3, #0]
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	441a      	add	r2, r3
 80060a0:	8bfb      	ldrh	r3, [r7, #30]
 80060a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80060ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80060b6:	687a      	ldr	r2, [r7, #4]
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	781b      	ldrb	r3, [r3, #0]
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4413      	add	r3, r2
 80060c0:	881b      	ldrh	r3, [r3, #0]
 80060c2:	83bb      	strh	r3, [r7, #28]
 80060c4:	8bbb      	ldrh	r3, [r7, #28]
 80060c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d01b      	beq.n	8006106 <USB_DeactivateEndpoint+0x1da>
 80060ce:	687a      	ldr	r2, [r7, #4]
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	4413      	add	r3, r2
 80060d8:	881b      	ldrh	r3, [r3, #0]
 80060da:	b29b      	uxth	r3, r3
 80060dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060e4:	837b      	strh	r3, [r7, #26]
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	781b      	ldrb	r3, [r3, #0]
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	441a      	add	r2, r3
 80060f0:	8b7b      	ldrh	r3, [r7, #26]
 80060f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80060f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80060fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060fe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006102:	b29b      	uxth	r3, r3
 8006104:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	009b      	lsls	r3, r3, #2
 800610e:	4413      	add	r3, r2
 8006110:	881b      	ldrh	r3, [r3, #0]
 8006112:	b29b      	uxth	r3, r3
 8006114:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006118:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800611c:	833b      	strh	r3, [r7, #24]
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	781b      	ldrb	r3, [r3, #0]
 8006124:	009b      	lsls	r3, r3, #2
 8006126:	441a      	add	r2, r3
 8006128:	8b3b      	ldrh	r3, [r7, #24]
 800612a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800612e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006132:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006136:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800613a:	b29b      	uxth	r3, r3
 800613c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	781b      	ldrb	r3, [r3, #0]
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	4413      	add	r3, r2
 8006148:	881b      	ldrh	r3, [r3, #0]
 800614a:	b29b      	uxth	r3, r3
 800614c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006150:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006154:	82fb      	strh	r3, [r7, #22]
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	009b      	lsls	r3, r3, #2
 800615e:	441a      	add	r2, r3
 8006160:	8afb      	ldrh	r3, [r7, #22]
 8006162:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006166:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800616a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800616e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006172:	b29b      	uxth	r3, r3
 8006174:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	009b      	lsls	r3, r3, #2
 800617e:	4413      	add	r3, r2
 8006180:	881b      	ldrh	r3, [r3, #0]
 8006182:	b29b      	uxth	r3, r3
 8006184:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006188:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800618c:	82bb      	strh	r3, [r7, #20]
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	441a      	add	r2, r3
 8006198:	8abb      	ldrh	r3, [r7, #20]
 800619a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800619e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	8013      	strh	r3, [r2, #0]
 80061ae:	e0a3      	b.n	80062f8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	4413      	add	r3, r2
 80061ba:	881b      	ldrh	r3, [r3, #0]
 80061bc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80061be:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80061c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d01b      	beq.n	8006200 <USB_DeactivateEndpoint+0x2d4>
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	4413      	add	r3, r2
 80061d2:	881b      	ldrh	r3, [r3, #0]
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80061da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061de:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	781b      	ldrb	r3, [r3, #0]
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	441a      	add	r2, r3
 80061ea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80061ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80061f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80061f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80061f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	781b      	ldrb	r3, [r3, #0]
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	4413      	add	r3, r2
 800620a:	881b      	ldrh	r3, [r3, #0]
 800620c:	857b      	strh	r3, [r7, #42]	; 0x2a
 800620e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006214:	2b00      	cmp	r3, #0
 8006216:	d01b      	beq.n	8006250 <USB_DeactivateEndpoint+0x324>
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	781b      	ldrb	r3, [r3, #0]
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	4413      	add	r3, r2
 8006222:	881b      	ldrh	r3, [r3, #0]
 8006224:	b29b      	uxth	r3, r3
 8006226:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800622a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800622e:	853b      	strh	r3, [r7, #40]	; 0x28
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	781b      	ldrb	r3, [r3, #0]
 8006236:	009b      	lsls	r3, r3, #2
 8006238:	441a      	add	r2, r3
 800623a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800623c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006240:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006244:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006248:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800624c:	b29b      	uxth	r3, r3
 800624e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	009b      	lsls	r3, r3, #2
 8006258:	4413      	add	r3, r2
 800625a:	881b      	ldrh	r3, [r3, #0]
 800625c:	b29b      	uxth	r3, r3
 800625e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006266:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	009b      	lsls	r3, r3, #2
 8006270:	441a      	add	r2, r3
 8006272:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006274:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006278:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800627c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006280:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006284:	b29b      	uxth	r3, r3
 8006286:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006288:	687a      	ldr	r2, [r7, #4]
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	781b      	ldrb	r3, [r3, #0]
 800628e:	009b      	lsls	r3, r3, #2
 8006290:	4413      	add	r3, r2
 8006292:	881b      	ldrh	r3, [r3, #0]
 8006294:	b29b      	uxth	r3, r3
 8006296:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800629a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800629e:	84bb      	strh	r3, [r7, #36]	; 0x24
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	781b      	ldrb	r3, [r3, #0]
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	441a      	add	r2, r3
 80062aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80062ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062bc:	b29b      	uxth	r3, r3
 80062be:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80062c0:	687a      	ldr	r2, [r7, #4]
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	781b      	ldrb	r3, [r3, #0]
 80062c6:	009b      	lsls	r3, r3, #2
 80062c8:	4413      	add	r3, r2
 80062ca:	881b      	ldrh	r3, [r3, #0]
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80062d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80062d6:	847b      	strh	r3, [r7, #34]	; 0x22
 80062d8:	687a      	ldr	r2, [r7, #4]
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	009b      	lsls	r3, r3, #2
 80062e0:	441a      	add	r2, r3
 80062e2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80062e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80062e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80062ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3734      	adds	r7, #52	; 0x34
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006306:	b580      	push	{r7, lr}
 8006308:	b0c4      	sub	sp, #272	; 0x110
 800630a:	af00      	add	r7, sp, #0
 800630c:	1d3b      	adds	r3, r7, #4
 800630e:	6018      	str	r0, [r3, #0]
 8006310:	463b      	mov	r3, r7
 8006312:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint32_t len;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006314:	463b      	mov	r3, r7
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	785b      	ldrb	r3, [r3, #1]
 800631a:	2b01      	cmp	r3, #1
 800631c:	f040 8566 	bne.w	8006dec <USB_EPStartXfer+0xae6>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006320:	463b      	mov	r3, r7
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699a      	ldr	r2, [r3, #24]
 8006326:	463b      	mov	r3, r7
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	691b      	ldr	r3, [r3, #16]
 800632c:	429a      	cmp	r2, r3
 800632e:	d905      	bls.n	800633c <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8006330:	463b      	mov	r3, r7
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	691b      	ldr	r3, [r3, #16]
 8006336:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800633a:	e004      	b.n	8006346 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 800633c:	463b      	mov	r3, r7
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	699b      	ldr	r3, [r3, #24]
 8006342:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006346:	463b      	mov	r3, r7
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	7b1b      	ldrb	r3, [r3, #12]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d12c      	bne.n	80063aa <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006350:	463b      	mov	r3, r7
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	6959      	ldr	r1, [r3, #20]
 8006356:	463b      	mov	r3, r7
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	88da      	ldrh	r2, [r3, #6]
 800635c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006360:	b29b      	uxth	r3, r3
 8006362:	1d38      	adds	r0, r7, #4
 8006364:	6800      	ldr	r0, [r0, #0]
 8006366:	f001 fa43 	bl	80077f0 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800636a:	1d3b      	adds	r3, r7, #4
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	617b      	str	r3, [r7, #20]
 8006370:	1d3b      	adds	r3, r7, #4
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006378:	b29b      	uxth	r3, r3
 800637a:	461a      	mov	r2, r3
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	4413      	add	r3, r2
 8006380:	617b      	str	r3, [r7, #20]
 8006382:	463b      	mov	r3, r7
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	781b      	ldrb	r3, [r3, #0]
 8006388:	00da      	lsls	r2, r3, #3
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	4413      	add	r3, r2
 800638e:	f203 4202 	addw	r2, r3, #1026	; 0x402
 8006392:	f107 0310 	add.w	r3, r7, #16
 8006396:	601a      	str	r2, [r3, #0]
 8006398:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800639c:	b29a      	uxth	r2, r3
 800639e:	f107 0310 	add.w	r3, r7, #16
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	801a      	strh	r2, [r3, #0]
 80063a6:	f000 bcec 	b.w	8006d82 <USB_EPStartXfer+0xa7c>
    }
    else
    {
      /*double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80063aa:	463b      	mov	r3, r7
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	78db      	ldrb	r3, [r3, #3]
 80063b0:	2b02      	cmp	r3, #2
 80063b2:	f040 8356 	bne.w	8006a62 <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80063b6:	463b      	mov	r3, r7
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	6a1a      	ldr	r2, [r3, #32]
 80063bc:	463b      	mov	r3, r7
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	691b      	ldr	r3, [r3, #16]
 80063c2:	429a      	cmp	r2, r3
 80063c4:	f240 82fa 	bls.w	80069bc <USB_EPStartXfer+0x6b6>
        {
          /*enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 80063c8:	1d3b      	adds	r3, r7, #4
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	463b      	mov	r3, r7
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	781b      	ldrb	r3, [r3, #0]
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	4413      	add	r3, r2
 80063d6:	881b      	ldrh	r3, [r3, #0]
 80063d8:	b29b      	uxth	r3, r3
 80063da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80063de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80063e2:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 80063e6:	1d3b      	adds	r3, r7, #4
 80063e8:	681a      	ldr	r2, [r3, #0]
 80063ea:	463b      	mov	r3, r7
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	781b      	ldrb	r3, [r3, #0]
 80063f0:	009b      	lsls	r3, r3, #2
 80063f2:	441a      	add	r2, r3
 80063f4:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80063f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80063fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006400:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8006404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006408:	b29b      	uxth	r3, r3
 800640a:	8013      	strh	r3, [r2, #0]
          len = ep->maxpacket;
 800640c:	463b      	mov	r3, r7
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          /*each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006416:	463b      	mov	r3, r7
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	6a1a      	ldr	r2, [r3, #32]
 800641c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006420:	1ad2      	subs	r2, r2, r3
 8006422:	463b      	mov	r3, r7
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1*/
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006428:	1d3b      	adds	r3, r7, #4
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	463b      	mov	r3, r7
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	4413      	add	r3, r2
 8006436:	881b      	ldrh	r3, [r3, #0]
 8006438:	b29b      	uxth	r3, r3
 800643a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800643e:	2b00      	cmp	r3, #0
 8006440:	f000 815e 	beq.w	8006700 <USB_EPStartXfer+0x3fa>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006444:	1d3b      	adds	r3, r7, #4
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	637b      	str	r3, [r7, #52]	; 0x34
 800644a:	463b      	mov	r3, r7
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	785b      	ldrb	r3, [r3, #1]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d164      	bne.n	800651e <USB_EPStartXfer+0x218>
 8006454:	1d3b      	adds	r3, r7, #4
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	62fb      	str	r3, [r7, #44]	; 0x2c
 800645a:	1d3b      	adds	r3, r7, #4
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006462:	b29b      	uxth	r3, r3
 8006464:	461a      	mov	r2, r3
 8006466:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006468:	4413      	add	r3, r2
 800646a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800646c:	463b      	mov	r3, r7
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	00da      	lsls	r2, r3, #3
 8006474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006476:	4413      	add	r3, r2
 8006478:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800647c:	62bb      	str	r3, [r7, #40]	; 0x28
 800647e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006482:	2b00      	cmp	r3, #0
 8006484:	d112      	bne.n	80064ac <USB_EPStartXfer+0x1a6>
 8006486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006488:	881b      	ldrh	r3, [r3, #0]
 800648a:	b29b      	uxth	r3, r3
 800648c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006490:	b29a      	uxth	r2, r3
 8006492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006494:	801a      	strh	r2, [r3, #0]
 8006496:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006498:	881b      	ldrh	r3, [r3, #0]
 800649a:	b29b      	uxth	r3, r3
 800649c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80064a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80064a4:	b29a      	uxth	r2, r3
 80064a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a8:	801a      	strh	r2, [r3, #0]
 80064aa:	e054      	b.n	8006556 <USB_EPStartXfer+0x250>
 80064ac:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80064b0:	2b3e      	cmp	r3, #62	; 0x3e
 80064b2:	d817      	bhi.n	80064e4 <USB_EPStartXfer+0x1de>
 80064b4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80064b8:	085b      	lsrs	r3, r3, #1
 80064ba:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80064be:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80064c2:	f003 0301 	and.w	r3, r3, #1
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d004      	beq.n	80064d4 <USB_EPStartXfer+0x1ce>
 80064ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064ce:	3301      	adds	r3, #1
 80064d0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80064d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064d8:	b29b      	uxth	r3, r3
 80064da:	029b      	lsls	r3, r3, #10
 80064dc:	b29a      	uxth	r2, r3
 80064de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e0:	801a      	strh	r2, [r3, #0]
 80064e2:	e038      	b.n	8006556 <USB_EPStartXfer+0x250>
 80064e4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80064e8:	095b      	lsrs	r3, r3, #5
 80064ea:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80064ee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80064f2:	f003 031f 	and.w	r3, r3, #31
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d104      	bne.n	8006504 <USB_EPStartXfer+0x1fe>
 80064fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80064fe:	3b01      	subs	r3, #1
 8006500:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006504:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006508:	b29b      	uxth	r3, r3
 800650a:	029b      	lsls	r3, r3, #10
 800650c:	b29b      	uxth	r3, r3
 800650e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006512:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006516:	b29a      	uxth	r2, r3
 8006518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800651a:	801a      	strh	r2, [r3, #0]
 800651c:	e01b      	b.n	8006556 <USB_EPStartXfer+0x250>
 800651e:	463b      	mov	r3, r7
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	785b      	ldrb	r3, [r3, #1]
 8006524:	2b01      	cmp	r3, #1
 8006526:	d116      	bne.n	8006556 <USB_EPStartXfer+0x250>
 8006528:	1d3b      	adds	r3, r7, #4
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006530:	b29b      	uxth	r3, r3
 8006532:	461a      	mov	r2, r3
 8006534:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006536:	4413      	add	r3, r2
 8006538:	637b      	str	r3, [r7, #52]	; 0x34
 800653a:	463b      	mov	r3, r7
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	00da      	lsls	r2, r3, #3
 8006542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006544:	4413      	add	r3, r2
 8006546:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800654a:	633b      	str	r3, [r7, #48]	; 0x30
 800654c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006550:	b29a      	uxth	r2, r3
 8006552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006554:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006556:	463b      	mov	r3, r7
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	895b      	ldrh	r3, [r3, #10]
 800655c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e

            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006560:	463b      	mov	r3, r7
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	6959      	ldr	r1, [r3, #20]
 8006566:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800656a:	b29b      	uxth	r3, r3
 800656c:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 8006570:	1d38      	adds	r0, r7, #4
 8006572:	6800      	ldr	r0, [r0, #0]
 8006574:	f001 f93c 	bl	80077f0 <USB_WritePMA>
            ep->xfer_buff += len;
 8006578:	463b      	mov	r3, r7
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	695a      	ldr	r2, [r3, #20]
 800657e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006582:	441a      	add	r2, r3
 8006584:	463b      	mov	r3, r7
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800658a:	463b      	mov	r3, r7
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	6a1a      	ldr	r2, [r3, #32]
 8006590:	463b      	mov	r3, r7
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	429a      	cmp	r2, r3
 8006598:	d90e      	bls.n	80065b8 <USB_EPStartXfer+0x2b2>
            {
              len = ep->maxpacket;
 800659a:	463b      	mov	r3, r7
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	691b      	ldr	r3, [r3, #16]
 80065a0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db -= len;
 80065a4:	463b      	mov	r3, r7
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	6a1a      	ldr	r2, [r3, #32]
 80065aa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80065ae:	1ad2      	subs	r2, r2, r3
 80065b0:	463b      	mov	r3, r7
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	621a      	str	r2, [r3, #32]
 80065b6:	e008      	b.n	80065ca <USB_EPStartXfer+0x2c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80065b8:	463b      	mov	r3, r7
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	6a1b      	ldr	r3, [r3, #32]
 80065be:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db = 0;
 80065c2:	463b      	mov	r3, r7
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2200      	movs	r2, #0
 80065c8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80065ca:	463b      	mov	r3, r7
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	785b      	ldrb	r3, [r3, #1]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d164      	bne.n	800669e <USB_EPStartXfer+0x398>
 80065d4:	1d3b      	adds	r3, r7, #4
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	61fb      	str	r3, [r7, #28]
 80065da:	1d3b      	adds	r3, r7, #4
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065e2:	b29b      	uxth	r3, r3
 80065e4:	461a      	mov	r2, r3
 80065e6:	69fb      	ldr	r3, [r7, #28]
 80065e8:	4413      	add	r3, r2
 80065ea:	61fb      	str	r3, [r7, #28]
 80065ec:	463b      	mov	r3, r7
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	00da      	lsls	r2, r3, #3
 80065f4:	69fb      	ldr	r3, [r7, #28]
 80065f6:	4413      	add	r3, r2
 80065f8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80065fc:	61bb      	str	r3, [r7, #24]
 80065fe:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006602:	2b00      	cmp	r3, #0
 8006604:	d112      	bne.n	800662c <USB_EPStartXfer+0x326>
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	881b      	ldrh	r3, [r3, #0]
 800660a:	b29b      	uxth	r3, r3
 800660c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006610:	b29a      	uxth	r2, r3
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	801a      	strh	r2, [r3, #0]
 8006616:	69bb      	ldr	r3, [r7, #24]
 8006618:	881b      	ldrh	r3, [r3, #0]
 800661a:	b29b      	uxth	r3, r3
 800661c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006620:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006624:	b29a      	uxth	r2, r3
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	801a      	strh	r2, [r3, #0]
 800662a:	e057      	b.n	80066dc <USB_EPStartXfer+0x3d6>
 800662c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006630:	2b3e      	cmp	r3, #62	; 0x3e
 8006632:	d817      	bhi.n	8006664 <USB_EPStartXfer+0x35e>
 8006634:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006638:	085b      	lsrs	r3, r3, #1
 800663a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800663e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006642:	f003 0301 	and.w	r3, r3, #1
 8006646:	2b00      	cmp	r3, #0
 8006648:	d004      	beq.n	8006654 <USB_EPStartXfer+0x34e>
 800664a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800664e:	3301      	adds	r3, #1
 8006650:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006654:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006658:	b29b      	uxth	r3, r3
 800665a:	029b      	lsls	r3, r3, #10
 800665c:	b29a      	uxth	r2, r3
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	801a      	strh	r2, [r3, #0]
 8006662:	e03b      	b.n	80066dc <USB_EPStartXfer+0x3d6>
 8006664:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006668:	095b      	lsrs	r3, r3, #5
 800666a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800666e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006672:	f003 031f 	and.w	r3, r3, #31
 8006676:	2b00      	cmp	r3, #0
 8006678:	d104      	bne.n	8006684 <USB_EPStartXfer+0x37e>
 800667a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800667e:	3b01      	subs	r3, #1
 8006680:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006684:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006688:	b29b      	uxth	r3, r3
 800668a:	029b      	lsls	r3, r3, #10
 800668c:	b29b      	uxth	r3, r3
 800668e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006692:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006696:	b29a      	uxth	r2, r3
 8006698:	69bb      	ldr	r3, [r7, #24]
 800669a:	801a      	strh	r2, [r3, #0]
 800669c:	e01e      	b.n	80066dc <USB_EPStartXfer+0x3d6>
 800669e:	463b      	mov	r3, r7
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	785b      	ldrb	r3, [r3, #1]
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d119      	bne.n	80066dc <USB_EPStartXfer+0x3d6>
 80066a8:	1d3b      	adds	r3, r7, #4
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	627b      	str	r3, [r7, #36]	; 0x24
 80066ae:	1d3b      	adds	r3, r7, #4
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066b6:	b29b      	uxth	r3, r3
 80066b8:	461a      	mov	r2, r3
 80066ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066bc:	4413      	add	r3, r2
 80066be:	627b      	str	r3, [r7, #36]	; 0x24
 80066c0:	463b      	mov	r3, r7
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	00da      	lsls	r2, r3, #3
 80066c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ca:	4413      	add	r3, r2
 80066cc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80066d0:	623b      	str	r3, [r7, #32]
 80066d2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80066d6:	b29a      	uxth	r2, r3
 80066d8:	6a3b      	ldr	r3, [r7, #32]
 80066da:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80066dc:	463b      	mov	r3, r7
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	891b      	ldrh	r3, [r3, #8]
 80066e2:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80066e6:	463b      	mov	r3, r7
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	6959      	ldr	r1, [r3, #20]
 80066ec:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 80066f6:	1d38      	adds	r0, r7, #4
 80066f8:	6800      	ldr	r0, [r0, #0]
 80066fa:	f001 f879 	bl	80077f0 <USB_WritePMA>
 80066fe:	e340      	b.n	8006d82 <USB_EPStartXfer+0xa7c>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006700:	463b      	mov	r3, r7
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	785b      	ldrb	r3, [r3, #1]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d164      	bne.n	80067d4 <USB_EPStartXfer+0x4ce>
 800670a:	1d3b      	adds	r3, r7, #4
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006710:	1d3b      	adds	r3, r7, #4
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006718:	b29b      	uxth	r3, r3
 800671a:	461a      	mov	r2, r3
 800671c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800671e:	4413      	add	r3, r2
 8006720:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006722:	463b      	mov	r3, r7
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	00da      	lsls	r2, r3, #3
 800672a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800672c:	4413      	add	r3, r2
 800672e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006732:	64bb      	str	r3, [r7, #72]	; 0x48
 8006734:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006738:	2b00      	cmp	r3, #0
 800673a:	d112      	bne.n	8006762 <USB_EPStartXfer+0x45c>
 800673c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800673e:	881b      	ldrh	r3, [r3, #0]
 8006740:	b29b      	uxth	r3, r3
 8006742:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006746:	b29a      	uxth	r2, r3
 8006748:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800674a:	801a      	strh	r2, [r3, #0]
 800674c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800674e:	881b      	ldrh	r3, [r3, #0]
 8006750:	b29b      	uxth	r3, r3
 8006752:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006756:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800675a:	b29a      	uxth	r2, r3
 800675c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800675e:	801a      	strh	r2, [r3, #0]
 8006760:	e057      	b.n	8006812 <USB_EPStartXfer+0x50c>
 8006762:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006766:	2b3e      	cmp	r3, #62	; 0x3e
 8006768:	d817      	bhi.n	800679a <USB_EPStartXfer+0x494>
 800676a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800676e:	085b      	lsrs	r3, r3, #1
 8006770:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006774:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006778:	f003 0301 	and.w	r3, r3, #1
 800677c:	2b00      	cmp	r3, #0
 800677e:	d004      	beq.n	800678a <USB_EPStartXfer+0x484>
 8006780:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006784:	3301      	adds	r3, #1
 8006786:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800678a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800678e:	b29b      	uxth	r3, r3
 8006790:	029b      	lsls	r3, r3, #10
 8006792:	b29a      	uxth	r2, r3
 8006794:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006796:	801a      	strh	r2, [r3, #0]
 8006798:	e03b      	b.n	8006812 <USB_EPStartXfer+0x50c>
 800679a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800679e:	095b      	lsrs	r3, r3, #5
 80067a0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80067a4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80067a8:	f003 031f 	and.w	r3, r3, #31
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d104      	bne.n	80067ba <USB_EPStartXfer+0x4b4>
 80067b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067b4:	3b01      	subs	r3, #1
 80067b6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80067ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067be:	b29b      	uxth	r3, r3
 80067c0:	029b      	lsls	r3, r3, #10
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067cc:	b29a      	uxth	r2, r3
 80067ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067d0:	801a      	strh	r2, [r3, #0]
 80067d2:	e01e      	b.n	8006812 <USB_EPStartXfer+0x50c>
 80067d4:	463b      	mov	r3, r7
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	785b      	ldrb	r3, [r3, #1]
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d119      	bne.n	8006812 <USB_EPStartXfer+0x50c>
 80067de:	1d3b      	adds	r3, r7, #4
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	657b      	str	r3, [r7, #84]	; 0x54
 80067e4:	1d3b      	adds	r3, r7, #4
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	461a      	mov	r2, r3
 80067f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067f2:	4413      	add	r3, r2
 80067f4:	657b      	str	r3, [r7, #84]	; 0x54
 80067f6:	463b      	mov	r3, r7
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	00da      	lsls	r2, r3, #3
 80067fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006800:	4413      	add	r3, r2
 8006802:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006806:	653b      	str	r3, [r7, #80]	; 0x50
 8006808:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800680c:	b29a      	uxth	r2, r3
 800680e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006810:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006812:	463b      	mov	r3, r7
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	891b      	ldrh	r3, [r3, #8]
 8006818:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800681c:	463b      	mov	r3, r7
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	6959      	ldr	r1, [r3, #20]
 8006822:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006826:	b29b      	uxth	r3, r3
 8006828:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 800682c:	1d38      	adds	r0, r7, #4
 800682e:	6800      	ldr	r0, [r0, #0]
 8006830:	f000 ffde 	bl	80077f0 <USB_WritePMA>
            ep->xfer_buff += len;
 8006834:	463b      	mov	r3, r7
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	695a      	ldr	r2, [r3, #20]
 800683a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800683e:	441a      	add	r2, r3
 8006840:	463b      	mov	r3, r7
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006846:	463b      	mov	r3, r7
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	6a1a      	ldr	r2, [r3, #32]
 800684c:	463b      	mov	r3, r7
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	691b      	ldr	r3, [r3, #16]
 8006852:	429a      	cmp	r2, r3
 8006854:	d90e      	bls.n	8006874 <USB_EPStartXfer+0x56e>
            {
              len = ep->maxpacket;
 8006856:	463b      	mov	r3, r7
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	691b      	ldr	r3, [r3, #16]
 800685c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db -= len;
 8006860:	463b      	mov	r3, r7
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	6a1a      	ldr	r2, [r3, #32]
 8006866:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800686a:	1ad2      	subs	r2, r2, r3
 800686c:	463b      	mov	r3, r7
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	621a      	str	r2, [r3, #32]
 8006872:	e008      	b.n	8006886 <USB_EPStartXfer+0x580>
            }
            else
            {
              len = ep->xfer_len_db;
 8006874:	463b      	mov	r3, r7
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	6a1b      	ldr	r3, [r3, #32]
 800687a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
              ep->xfer_len_db = 0;
 800687e:	463b      	mov	r3, r7
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2200      	movs	r2, #0
 8006884:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006886:	1d3b      	adds	r3, r7, #4
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	647b      	str	r3, [r7, #68]	; 0x44
 800688c:	463b      	mov	r3, r7
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	785b      	ldrb	r3, [r3, #1]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d164      	bne.n	8006960 <USB_EPStartXfer+0x65a>
 8006896:	1d3b      	adds	r3, r7, #4
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800689c:	1d3b      	adds	r3, r7, #4
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	461a      	mov	r2, r3
 80068a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068aa:	4413      	add	r3, r2
 80068ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 80068ae:	463b      	mov	r3, r7
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	781b      	ldrb	r3, [r3, #0]
 80068b4:	00da      	lsls	r2, r3, #3
 80068b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068b8:	4413      	add	r3, r2
 80068ba:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80068be:	63bb      	str	r3, [r7, #56]	; 0x38
 80068c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d112      	bne.n	80068ee <USB_EPStartXfer+0x5e8>
 80068c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ca:	881b      	ldrh	r3, [r3, #0]
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80068d2:	b29a      	uxth	r2, r3
 80068d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068d6:	801a      	strh	r2, [r3, #0]
 80068d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068da:	881b      	ldrh	r3, [r3, #0]
 80068dc:	b29b      	uxth	r3, r3
 80068de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068ea:	801a      	strh	r2, [r3, #0]
 80068ec:	e054      	b.n	8006998 <USB_EPStartXfer+0x692>
 80068ee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80068f2:	2b3e      	cmp	r3, #62	; 0x3e
 80068f4:	d817      	bhi.n	8006926 <USB_EPStartXfer+0x620>
 80068f6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80068fa:	085b      	lsrs	r3, r3, #1
 80068fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006900:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006904:	f003 0301 	and.w	r3, r3, #1
 8006908:	2b00      	cmp	r3, #0
 800690a:	d004      	beq.n	8006916 <USB_EPStartXfer+0x610>
 800690c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006910:	3301      	adds	r3, #1
 8006912:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006916:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800691a:	b29b      	uxth	r3, r3
 800691c:	029b      	lsls	r3, r3, #10
 800691e:	b29a      	uxth	r2, r3
 8006920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006922:	801a      	strh	r2, [r3, #0]
 8006924:	e038      	b.n	8006998 <USB_EPStartXfer+0x692>
 8006926:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800692a:	095b      	lsrs	r3, r3, #5
 800692c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006930:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006934:	f003 031f 	and.w	r3, r3, #31
 8006938:	2b00      	cmp	r3, #0
 800693a:	d104      	bne.n	8006946 <USB_EPStartXfer+0x640>
 800693c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006940:	3b01      	subs	r3, #1
 8006942:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006946:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800694a:	b29b      	uxth	r3, r3
 800694c:	029b      	lsls	r3, r3, #10
 800694e:	b29b      	uxth	r3, r3
 8006950:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006954:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006958:	b29a      	uxth	r2, r3
 800695a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800695c:	801a      	strh	r2, [r3, #0]
 800695e:	e01b      	b.n	8006998 <USB_EPStartXfer+0x692>
 8006960:	463b      	mov	r3, r7
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	785b      	ldrb	r3, [r3, #1]
 8006966:	2b01      	cmp	r3, #1
 8006968:	d116      	bne.n	8006998 <USB_EPStartXfer+0x692>
 800696a:	1d3b      	adds	r3, r7, #4
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006972:	b29b      	uxth	r3, r3
 8006974:	461a      	mov	r2, r3
 8006976:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006978:	4413      	add	r3, r2
 800697a:	647b      	str	r3, [r7, #68]	; 0x44
 800697c:	463b      	mov	r3, r7
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	781b      	ldrb	r3, [r3, #0]
 8006982:	00da      	lsls	r2, r3, #3
 8006984:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006986:	4413      	add	r3, r2
 8006988:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800698c:	643b      	str	r3, [r7, #64]	; 0x40
 800698e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006992:	b29a      	uxth	r2, r3
 8006994:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006996:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006998:	463b      	mov	r3, r7
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	895b      	ldrh	r3, [r3, #10]
 800699e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
            /*Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80069a2:	463b      	mov	r3, r7
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	6959      	ldr	r1, [r3, #20]
 80069a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 80069b2:	1d38      	adds	r0, r7, #4
 80069b4:	6800      	ldr	r0, [r0, #0]
 80069b6:	f000 ff1b 	bl	80077f0 <USB_WritePMA>
 80069ba:	e1e2      	b.n	8006d82 <USB_EPStartXfer+0xa7c>
          }
        }
        /*auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer*/
        else
        {
          len = ep->xfer_len_db;
 80069bc:	463b      	mov	r3, r7
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	6a1b      	ldr	r3, [r3, #32]
 80069c2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          /*disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 80069c6:	1d3b      	adds	r3, r7, #4
 80069c8:	681a      	ldr	r2, [r3, #0]
 80069ca:	463b      	mov	r3, r7
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	781b      	ldrb	r3, [r3, #0]
 80069d0:	009b      	lsls	r3, r3, #2
 80069d2:	4413      	add	r3, r2
 80069d4:	881b      	ldrh	r3, [r3, #0]
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80069dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069e0:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80069e4:	1d3b      	adds	r3, r7, #4
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	463b      	mov	r3, r7
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	009b      	lsls	r3, r3, #2
 80069f0:	441a      	add	r2, r3
 80069f2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80069f6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069fa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	8013      	strh	r3, [r2, #0]
          /*Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006a0a:	1d3b      	adds	r3, r7, #4
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	663b      	str	r3, [r7, #96]	; 0x60
 8006a10:	1d3b      	adds	r3, r7, #4
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	461a      	mov	r2, r3
 8006a1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a1e:	4413      	add	r3, r2
 8006a20:	663b      	str	r3, [r7, #96]	; 0x60
 8006a22:	463b      	mov	r3, r7
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	00da      	lsls	r2, r3, #3
 8006a2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006a2c:	4413      	add	r3, r2
 8006a2e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006a32:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a34:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a3c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006a3e:	463b      	mov	r3, r7
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	891b      	ldrh	r3, [r3, #8]
 8006a44:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
          /*Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006a48:	463b      	mov	r3, r7
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6959      	ldr	r1, [r3, #20]
 8006a4e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 8006a58:	1d38      	adds	r0, r7, #4
 8006a5a:	6800      	ldr	r0, [r0, #0]
 8006a5c:	f000 fec8 	bl	80077f0 <USB_WritePMA>
 8006a60:	e18f      	b.n	8006d82 <USB_EPStartXfer+0xa7c>

      /*mange isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006a62:	1d3b      	adds	r3, r7, #4
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	463b      	mov	r3, r7
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	009b      	lsls	r3, r3, #2
 8006a6e:	4413      	add	r3, r2
 8006a70:	881b      	ldrh	r3, [r3, #0]
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	f000 808f 	beq.w	8006b9c <USB_EPStartXfer+0x896>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006a7e:	1d3b      	adds	r3, r7, #4
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	67bb      	str	r3, [r7, #120]	; 0x78
 8006a84:	463b      	mov	r3, r7
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	785b      	ldrb	r3, [r3, #1]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d164      	bne.n	8006b58 <USB_EPStartXfer+0x852>
 8006a8e:	1d3b      	adds	r3, r7, #4
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	673b      	str	r3, [r7, #112]	; 0x70
 8006a94:	1d3b      	adds	r3, r7, #4
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a9c:	b29b      	uxth	r3, r3
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006aa2:	4413      	add	r3, r2
 8006aa4:	673b      	str	r3, [r7, #112]	; 0x70
 8006aa6:	463b      	mov	r3, r7
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	00da      	lsls	r2, r3, #3
 8006aae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006ab0:	4413      	add	r3, r2
 8006ab2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006ab6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006ab8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d112      	bne.n	8006ae6 <USB_EPStartXfer+0x7e0>
 8006ac0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ac2:	881b      	ldrh	r3, [r3, #0]
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006aca:	b29a      	uxth	r2, r3
 8006acc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ace:	801a      	strh	r2, [r3, #0]
 8006ad0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ad2:	881b      	ldrh	r3, [r3, #0]
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ada:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ae2:	801a      	strh	r2, [r3, #0]
 8006ae4:	e054      	b.n	8006b90 <USB_EPStartXfer+0x88a>
 8006ae6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006aea:	2b3e      	cmp	r3, #62	; 0x3e
 8006aec:	d817      	bhi.n	8006b1e <USB_EPStartXfer+0x818>
 8006aee:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006af2:	085b      	lsrs	r3, r3, #1
 8006af4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006af8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006afc:	f003 0301 	and.w	r3, r3, #1
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d004      	beq.n	8006b0e <USB_EPStartXfer+0x808>
 8006b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b08:	3301      	adds	r3, #1
 8006b0a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	029b      	lsls	r3, r3, #10
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b1a:	801a      	strh	r2, [r3, #0]
 8006b1c:	e038      	b.n	8006b90 <USB_EPStartXfer+0x88a>
 8006b1e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006b22:	095b      	lsrs	r3, r3, #5
 8006b24:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006b28:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006b2c:	f003 031f 	and.w	r3, r3, #31
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d104      	bne.n	8006b3e <USB_EPStartXfer+0x838>
 8006b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b38:	3b01      	subs	r3, #1
 8006b3a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	029b      	lsls	r3, r3, #10
 8006b46:	b29b      	uxth	r3, r3
 8006b48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b50:	b29a      	uxth	r2, r3
 8006b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006b54:	801a      	strh	r2, [r3, #0]
 8006b56:	e01b      	b.n	8006b90 <USB_EPStartXfer+0x88a>
 8006b58:	463b      	mov	r3, r7
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	785b      	ldrb	r3, [r3, #1]
 8006b5e:	2b01      	cmp	r3, #1
 8006b60:	d116      	bne.n	8006b90 <USB_EPStartXfer+0x88a>
 8006b62:	1d3b      	adds	r3, r7, #4
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b70:	4413      	add	r3, r2
 8006b72:	67bb      	str	r3, [r7, #120]	; 0x78
 8006b74:	463b      	mov	r3, r7
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	781b      	ldrb	r3, [r3, #0]
 8006b7a:	00da      	lsls	r2, r3, #3
 8006b7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006b7e:	4413      	add	r3, r2
 8006b80:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006b84:	677b      	str	r3, [r7, #116]	; 0x74
 8006b86:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006b8a:	b29a      	uxth	r2, r3
 8006b8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006b8e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8006b90:	463b      	mov	r3, r7
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	895b      	ldrh	r3, [r3, #10]
 8006b96:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
 8006b9a:	e097      	b.n	8006ccc <USB_EPStartXfer+0x9c6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006b9c:	463b      	mov	r3, r7
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	785b      	ldrb	r3, [r3, #1]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d168      	bne.n	8006c78 <USB_EPStartXfer+0x972>
 8006ba6:	1d3b      	adds	r3, r7, #4
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006bae:	1d3b      	adds	r3, r7, #4
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	461a      	mov	r2, r3
 8006bba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006bc4:	463b      	mov	r3, r7
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	00da      	lsls	r2, r3, #3
 8006bcc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006bd0:	4413      	add	r3, r2
 8006bd2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006bd6:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006bd8:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d112      	bne.n	8006c06 <USB_EPStartXfer+0x900>
 8006be0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006be2:	881b      	ldrh	r3, [r3, #0]
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006bea:	b29a      	uxth	r2, r3
 8006bec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006bee:	801a      	strh	r2, [r3, #0]
 8006bf0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006bf2:	881b      	ldrh	r3, [r3, #0]
 8006bf4:	b29b      	uxth	r3, r3
 8006bf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006bfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006bfe:	b29a      	uxth	r2, r3
 8006c00:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006c02:	801a      	strh	r2, [r3, #0]
 8006c04:	e05d      	b.n	8006cc2 <USB_EPStartXfer+0x9bc>
 8006c06:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006c0a:	2b3e      	cmp	r3, #62	; 0x3e
 8006c0c:	d817      	bhi.n	8006c3e <USB_EPStartXfer+0x938>
 8006c0e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006c12:	085b      	lsrs	r3, r3, #1
 8006c14:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006c18:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006c1c:	f003 0301 	and.w	r3, r3, #1
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d004      	beq.n	8006c2e <USB_EPStartXfer+0x928>
 8006c24:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c28:	3301      	adds	r3, #1
 8006c2a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006c2e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	029b      	lsls	r3, r3, #10
 8006c36:	b29a      	uxth	r2, r3
 8006c38:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006c3a:	801a      	strh	r2, [r3, #0]
 8006c3c:	e041      	b.n	8006cc2 <USB_EPStartXfer+0x9bc>
 8006c3e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006c42:	095b      	lsrs	r3, r3, #5
 8006c44:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006c48:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006c4c:	f003 031f 	and.w	r3, r3, #31
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d104      	bne.n	8006c5e <USB_EPStartXfer+0x958>
 8006c54:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c58:	3b01      	subs	r3, #1
 8006c5a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006c5e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	029b      	lsls	r3, r3, #10
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c70:	b29a      	uxth	r2, r3
 8006c72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006c74:	801a      	strh	r2, [r3, #0]
 8006c76:	e024      	b.n	8006cc2 <USB_EPStartXfer+0x9bc>
 8006c78:	463b      	mov	r3, r7
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	785b      	ldrb	r3, [r3, #1]
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d11f      	bne.n	8006cc2 <USB_EPStartXfer+0x9bc>
 8006c82:	1d3b      	adds	r3, r7, #4
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006c8a:	1d3b      	adds	r3, r7, #4
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	461a      	mov	r2, r3
 8006c96:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006c9a:	4413      	add	r3, r2
 8006c9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006ca0:	463b      	mov	r3, r7
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	781b      	ldrb	r3, [r3, #0]
 8006ca6:	00da      	lsls	r2, r3, #3
 8006ca8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006cac:	4413      	add	r3, r2
 8006cae:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006cb2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006cb6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006cba:	b29a      	uxth	r2, r3
 8006cbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006cc0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8006cc2:	463b      	mov	r3, r7
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	891b      	ldrh	r3, [r3, #8]
 8006cc8:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        }
        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006ccc:	463b      	mov	r3, r7
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	6959      	ldr	r1, [r3, #20]
 8006cd2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 8006cdc:	1d38      	adds	r0, r7, #4
 8006cde:	6800      	ldr	r0, [r0, #0]
 8006ce0:	f000 fd86 	bl	80077f0 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8006ce4:	463b      	mov	r3, r7
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	785b      	ldrb	r3, [r3, #1]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d122      	bne.n	8006d34 <USB_EPStartXfer+0xa2e>
 8006cee:	1d3b      	adds	r3, r7, #4
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	463b      	mov	r3, r7
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	781b      	ldrb	r3, [r3, #0]
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4413      	add	r3, r2
 8006cfc:	881b      	ldrh	r3, [r3, #0]
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d08:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8006d0c:	1d3b      	adds	r3, r7, #4
 8006d0e:	681a      	ldr	r2, [r3, #0]
 8006d10:	463b      	mov	r3, r7
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	781b      	ldrb	r3, [r3, #0]
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	441a      	add	r2, r3
 8006d1a:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8006d1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d2a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	8013      	strh	r3, [r2, #0]
 8006d32:	e026      	b.n	8006d82 <USB_EPStartXfer+0xa7c>
 8006d34:	463b      	mov	r3, r7
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	785b      	ldrb	r3, [r3, #1]
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d121      	bne.n	8006d82 <USB_EPStartXfer+0xa7c>
 8006d3e:	1d3b      	adds	r3, r7, #4
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	463b      	mov	r3, r7
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	009b      	lsls	r3, r3, #2
 8006d4a:	4413      	add	r3, r2
 8006d4c:	881b      	ldrh	r3, [r3, #0]
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d58:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8006d5c:	1d3b      	adds	r3, r7, #4
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	463b      	mov	r3, r7
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	009b      	lsls	r3, r3, #2
 8006d68:	441a      	add	r2, r3
 8006d6a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8006d6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006d72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006d76:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006d7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d7e:	b29b      	uxth	r3, r3
 8006d80:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006d82:	1d3b      	adds	r3, r7, #4
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	463b      	mov	r3, r7
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	781b      	ldrb	r3, [r3, #0]
 8006d8c:	009b      	lsls	r3, r3, #2
 8006d8e:	4413      	add	r3, r2
 8006d90:	881b      	ldrh	r3, [r3, #0]
 8006d92:	b29b      	uxth	r3, r3
 8006d94:	f107 020e 	add.w	r2, r7, #14
 8006d98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006da0:	8013      	strh	r3, [r2, #0]
 8006da2:	f107 030e 	add.w	r3, r7, #14
 8006da6:	f107 020e 	add.w	r2, r7, #14
 8006daa:	8812      	ldrh	r2, [r2, #0]
 8006dac:	f082 0210 	eor.w	r2, r2, #16
 8006db0:	801a      	strh	r2, [r3, #0]
 8006db2:	f107 030e 	add.w	r3, r7, #14
 8006db6:	f107 020e 	add.w	r2, r7, #14
 8006dba:	8812      	ldrh	r2, [r2, #0]
 8006dbc:	f082 0220 	eor.w	r2, r2, #32
 8006dc0:	801a      	strh	r2, [r3, #0]
 8006dc2:	1d3b      	adds	r3, r7, #4
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	463b      	mov	r3, r7
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	781b      	ldrb	r3, [r3, #0]
 8006dcc:	009b      	lsls	r3, r3, #2
 8006dce:	441a      	add	r2, r3
 8006dd0:	f107 030e 	add.w	r3, r7, #14
 8006dd4:	881b      	ldrh	r3, [r3, #0]
 8006dd6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006dda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006dde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006de2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	8013      	strh	r3, [r2, #0]
 8006dea:	e3b5      	b.n	8007558 <USB_EPStartXfer+0x1252>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8006dec:	463b      	mov	r3, r7
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	7b1b      	ldrb	r3, [r3, #12]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f040 8090 	bne.w	8006f18 <USB_EPStartXfer+0xc12>
    {
      /* Multi packet transfer*/
      if (ep->xfer_len > ep->maxpacket)
 8006df8:	463b      	mov	r3, r7
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	699a      	ldr	r2, [r3, #24]
 8006dfe:	463b      	mov	r3, r7
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d90e      	bls.n	8006e26 <USB_EPStartXfer+0xb20>
      {
        len = ep->maxpacket;
 8006e08:	463b      	mov	r3, r7
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	691b      	ldr	r3, [r3, #16]
 8006e0e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
        ep->xfer_len -= len;
 8006e12:	463b      	mov	r3, r7
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	699a      	ldr	r2, [r3, #24]
 8006e18:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006e1c:	1ad2      	subs	r2, r2, r3
 8006e1e:	463b      	mov	r3, r7
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	619a      	str	r2, [r3, #24]
 8006e24:	e008      	b.n	8006e38 <USB_EPStartXfer+0xb32>
      }
      else
      {
        len = ep->xfer_len;
 8006e26:	463b      	mov	r3, r7
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	699b      	ldr	r3, [r3, #24]
 8006e2c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
        ep->xfer_len = 0U;
 8006e30:	463b      	mov	r3, r7
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	2200      	movs	r2, #0
 8006e36:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006e38:	1d3b      	adds	r3, r7, #4
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006e40:	1d3b      	adds	r3, r7, #4
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e48:	b29b      	uxth	r3, r3
 8006e4a:	461a      	mov	r2, r3
 8006e4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006e50:	4413      	add	r3, r2
 8006e52:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006e56:	463b      	mov	r3, r7
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	00da      	lsls	r2, r3, #3
 8006e5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8006e62:	4413      	add	r3, r2
 8006e64:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006e68:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e6c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d116      	bne.n	8006ea2 <USB_EPStartXfer+0xb9c>
 8006e74:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e78:	881b      	ldrh	r3, [r3, #0]
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e80:	b29a      	uxth	r2, r3
 8006e82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e86:	801a      	strh	r2, [r3, #0]
 8006e88:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e8c:	881b      	ldrh	r3, [r3, #0]
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e94:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e98:	b29a      	uxth	r2, r3
 8006e9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006e9e:	801a      	strh	r2, [r3, #0]
 8006ea0:	e32c      	b.n	80074fc <USB_EPStartXfer+0x11f6>
 8006ea2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006ea6:	2b3e      	cmp	r3, #62	; 0x3e
 8006ea8:	d818      	bhi.n	8006edc <USB_EPStartXfer+0xbd6>
 8006eaa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006eae:	085b      	lsrs	r3, r3, #1
 8006eb0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006eb4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006eb8:	f003 0301 	and.w	r3, r3, #1
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d004      	beq.n	8006eca <USB_EPStartXfer+0xbc4>
 8006ec0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006ec4:	3301      	adds	r3, #1
 8006ec6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006eca:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	029b      	lsls	r3, r3, #10
 8006ed2:	b29a      	uxth	r2, r3
 8006ed4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006ed8:	801a      	strh	r2, [r3, #0]
 8006eda:	e30f      	b.n	80074fc <USB_EPStartXfer+0x11f6>
 8006edc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006ee0:	095b      	lsrs	r3, r3, #5
 8006ee2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006ee6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006eea:	f003 031f 	and.w	r3, r3, #31
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d104      	bne.n	8006efc <USB_EPStartXfer+0xbf6>
 8006ef2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006efc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	029b      	lsls	r3, r3, #10
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f0a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f0e:	b29a      	uxth	r2, r3
 8006f10:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006f14:	801a      	strh	r2, [r3, #0]
 8006f16:	e2f1      	b.n	80074fc <USB_EPStartXfer+0x11f6>
    }
    else
    {
      /*First Transfer Coming From HAL_PCD_EP_Receive & From ISR*/
      /*Set the Double buffer counter*/
      if (ep->type == EP_TYPE_BULK)
 8006f18:	463b      	mov	r3, r7
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	78db      	ldrb	r3, [r3, #3]
 8006f1e:	2b02      	cmp	r3, #2
 8006f20:	f040 818f 	bne.w	8007242 <USB_EPStartXfer+0xf3c>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006f24:	463b      	mov	r3, r7
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	785b      	ldrb	r3, [r3, #1]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d175      	bne.n	800701a <USB_EPStartXfer+0xd14>
 8006f2e:	1d3b      	adds	r3, r7, #4
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006f36:	1d3b      	adds	r3, r7, #4
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f3e:	b29b      	uxth	r3, r3
 8006f40:	461a      	mov	r2, r3
 8006f42:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006f46:	4413      	add	r3, r2
 8006f48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006f4c:	463b      	mov	r3, r7
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	781b      	ldrb	r3, [r3, #0]
 8006f52:	00da      	lsls	r2, r3, #3
 8006f54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006f58:	4413      	add	r3, r2
 8006f5a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006f5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006f62:	463b      	mov	r3, r7
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	691b      	ldr	r3, [r3, #16]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d116      	bne.n	8006f9a <USB_EPStartXfer+0xc94>
 8006f6c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f70:	881b      	ldrh	r3, [r3, #0]
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006f78:	b29a      	uxth	r2, r3
 8006f7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f7e:	801a      	strh	r2, [r3, #0]
 8006f80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f84:	881b      	ldrh	r3, [r3, #0]
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f90:	b29a      	uxth	r2, r3
 8006f92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006f96:	801a      	strh	r2, [r3, #0]
 8006f98:	e065      	b.n	8007066 <USB_EPStartXfer+0xd60>
 8006f9a:	463b      	mov	r3, r7
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	691b      	ldr	r3, [r3, #16]
 8006fa0:	2b3e      	cmp	r3, #62	; 0x3e
 8006fa2:	d81a      	bhi.n	8006fda <USB_EPStartXfer+0xcd4>
 8006fa4:	463b      	mov	r3, r7
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	085b      	lsrs	r3, r3, #1
 8006fac:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006fb0:	463b      	mov	r3, r7
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	691b      	ldr	r3, [r3, #16]
 8006fb6:	f003 0301 	and.w	r3, r3, #1
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d004      	beq.n	8006fc8 <USB_EPStartXfer+0xcc2>
 8006fbe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006fc2:	3301      	adds	r3, #1
 8006fc4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006fc8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	029b      	lsls	r3, r3, #10
 8006fd0:	b29a      	uxth	r2, r3
 8006fd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006fd6:	801a      	strh	r2, [r3, #0]
 8006fd8:	e045      	b.n	8007066 <USB_EPStartXfer+0xd60>
 8006fda:	463b      	mov	r3, r7
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	691b      	ldr	r3, [r3, #16]
 8006fe0:	095b      	lsrs	r3, r3, #5
 8006fe2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006fe6:	463b      	mov	r3, r7
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	691b      	ldr	r3, [r3, #16]
 8006fec:	f003 031f 	and.w	r3, r3, #31
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d104      	bne.n	8006ffe <USB_EPStartXfer+0xcf8>
 8006ff4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006ff8:	3b01      	subs	r3, #1
 8006ffa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006ffe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8007002:	b29b      	uxth	r3, r3
 8007004:	029b      	lsls	r3, r3, #10
 8007006:	b29b      	uxth	r3, r3
 8007008:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800700c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007010:	b29a      	uxth	r2, r3
 8007012:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007016:	801a      	strh	r2, [r3, #0]
 8007018:	e025      	b.n	8007066 <USB_EPStartXfer+0xd60>
 800701a:	463b      	mov	r3, r7
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	785b      	ldrb	r3, [r3, #1]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d120      	bne.n	8007066 <USB_EPStartXfer+0xd60>
 8007024:	1d3b      	adds	r3, r7, #4
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800702c:	1d3b      	adds	r3, r7, #4
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007034:	b29b      	uxth	r3, r3
 8007036:	461a      	mov	r2, r3
 8007038:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800703c:	4413      	add	r3, r2
 800703e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007042:	463b      	mov	r3, r7
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	781b      	ldrb	r3, [r3, #0]
 8007048:	00da      	lsls	r2, r3, #3
 800704a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800704e:	4413      	add	r3, r2
 8007050:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007054:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007058:	463b      	mov	r3, r7
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	691b      	ldr	r3, [r3, #16]
 800705e:	b29a      	uxth	r2, r3
 8007060:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007064:	801a      	strh	r2, [r3, #0]
 8007066:	1d3b      	adds	r3, r7, #4
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800706e:	463b      	mov	r3, r7
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	785b      	ldrb	r3, [r3, #1]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d175      	bne.n	8007164 <USB_EPStartXfer+0xe5e>
 8007078:	1d3b      	adds	r3, r7, #4
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007080:	1d3b      	adds	r3, r7, #4
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007088:	b29b      	uxth	r3, r3
 800708a:	461a      	mov	r2, r3
 800708c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007090:	4413      	add	r3, r2
 8007092:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007096:	463b      	mov	r3, r7
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	00da      	lsls	r2, r3, #3
 800709e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80070a2:	4413      	add	r3, r2
 80070a4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80070a8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80070ac:	463b      	mov	r3, r7
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d116      	bne.n	80070e4 <USB_EPStartXfer+0xdde>
 80070b6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070ba:	881b      	ldrh	r3, [r3, #0]
 80070bc:	b29b      	uxth	r3, r3
 80070be:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070c8:	801a      	strh	r2, [r3, #0]
 80070ca:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070ce:	881b      	ldrh	r3, [r3, #0]
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80070d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80070da:	b29a      	uxth	r2, r3
 80070dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80070e0:	801a      	strh	r2, [r3, #0]
 80070e2:	e061      	b.n	80071a8 <USB_EPStartXfer+0xea2>
 80070e4:	463b      	mov	r3, r7
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	2b3e      	cmp	r3, #62	; 0x3e
 80070ec:	d81a      	bhi.n	8007124 <USB_EPStartXfer+0xe1e>
 80070ee:	463b      	mov	r3, r7
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	691b      	ldr	r3, [r3, #16]
 80070f4:	085b      	lsrs	r3, r3, #1
 80070f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80070fa:	463b      	mov	r3, r7
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	691b      	ldr	r3, [r3, #16]
 8007100:	f003 0301 	and.w	r3, r3, #1
 8007104:	2b00      	cmp	r3, #0
 8007106:	d004      	beq.n	8007112 <USB_EPStartXfer+0xe0c>
 8007108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800710c:	3301      	adds	r3, #1
 800710e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007116:	b29b      	uxth	r3, r3
 8007118:	029b      	lsls	r3, r3, #10
 800711a:	b29a      	uxth	r2, r3
 800711c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007120:	801a      	strh	r2, [r3, #0]
 8007122:	e041      	b.n	80071a8 <USB_EPStartXfer+0xea2>
 8007124:	463b      	mov	r3, r7
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	691b      	ldr	r3, [r3, #16]
 800712a:	095b      	lsrs	r3, r3, #5
 800712c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007130:	463b      	mov	r3, r7
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	691b      	ldr	r3, [r3, #16]
 8007136:	f003 031f 	and.w	r3, r3, #31
 800713a:	2b00      	cmp	r3, #0
 800713c:	d104      	bne.n	8007148 <USB_EPStartXfer+0xe42>
 800713e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007142:	3b01      	subs	r3, #1
 8007144:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007148:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800714c:	b29b      	uxth	r3, r3
 800714e:	029b      	lsls	r3, r3, #10
 8007150:	b29b      	uxth	r3, r3
 8007152:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007156:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800715a:	b29a      	uxth	r2, r3
 800715c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007160:	801a      	strh	r2, [r3, #0]
 8007162:	e021      	b.n	80071a8 <USB_EPStartXfer+0xea2>
 8007164:	463b      	mov	r3, r7
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	785b      	ldrb	r3, [r3, #1]
 800716a:	2b01      	cmp	r3, #1
 800716c:	d11c      	bne.n	80071a8 <USB_EPStartXfer+0xea2>
 800716e:	1d3b      	adds	r3, r7, #4
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007176:	b29b      	uxth	r3, r3
 8007178:	461a      	mov	r2, r3
 800717a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800717e:	4413      	add	r3, r2
 8007180:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007184:	463b      	mov	r3, r7
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	00da      	lsls	r2, r3, #3
 800718c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007190:	4413      	add	r3, r2
 8007192:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007196:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800719a:	463b      	mov	r3, r7
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	691b      	ldr	r3, [r3, #16]
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80071a6:	801a      	strh	r2, [r3, #0]
        /*Coming from ISR*/
        if (ep->xfer_count != 0U)
 80071a8:	463b      	mov	r3, r7
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	69db      	ldr	r3, [r3, #28]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	f000 81a4 	beq.w	80074fc <USB_EPStartXfer+0x11f6>
        {
          /* update last value to check if there is blocking state*/
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80071b4:	1d3b      	adds	r3, r7, #4
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	463b      	mov	r3, r7
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	781b      	ldrb	r3, [r3, #0]
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	4413      	add	r3, r2
 80071c2:	881b      	ldrh	r3, [r3, #0]
 80071c4:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80071c8:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80071cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d005      	beq.n	80071e0 <USB_EPStartXfer+0xeda>
 80071d4:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80071d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d10d      	bne.n	80071fc <USB_EPStartXfer+0xef6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80071e0:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80071e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f040 8187 	bne.w	80074fc <USB_EPStartXfer+0x11f6>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80071ee:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80071f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f040 8180 	bne.w	80074fc <USB_EPStartXfer+0x11f6>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80071fc:	1d3b      	adds	r3, r7, #4
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	463b      	mov	r3, r7
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	009b      	lsls	r3, r3, #2
 8007208:	4413      	add	r3, r2
 800720a:	881b      	ldrh	r3, [r3, #0]
 800720c:	b29b      	uxth	r3, r3
 800720e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007216:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 800721a:	1d3b      	adds	r3, r7, #4
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	463b      	mov	r3, r7
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	009b      	lsls	r3, r3, #2
 8007226:	441a      	add	r2, r3
 8007228:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 800722c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007230:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007234:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007238:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800723c:	b29b      	uxth	r3, r3
 800723e:	8013      	strh	r3, [r2, #0]
 8007240:	e15c      	b.n	80074fc <USB_EPStartXfer+0x11f6>
          }
        }
      }
      /*iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8007242:	463b      	mov	r3, r7
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	78db      	ldrb	r3, [r3, #3]
 8007248:	2b01      	cmp	r3, #1
 800724a:	f040 8155 	bne.w	80074f8 <USB_EPStartXfer+0x11f2>
      {
        /* Multi packet transfer*/
        if (ep->xfer_len > ep->maxpacket)
 800724e:	463b      	mov	r3, r7
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	699a      	ldr	r2, [r3, #24]
 8007254:	463b      	mov	r3, r7
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	429a      	cmp	r2, r3
 800725c:	d90e      	bls.n	800727c <USB_EPStartXfer+0xf76>
        {
          len = ep->maxpacket;
 800725e:	463b      	mov	r3, r7
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	691b      	ldr	r3, [r3, #16]
 8007264:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          ep->xfer_len -= len;
 8007268:	463b      	mov	r3, r7
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	699a      	ldr	r2, [r3, #24]
 800726e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007272:	1ad2      	subs	r2, r2, r3
 8007274:	463b      	mov	r3, r7
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	619a      	str	r2, [r3, #24]
 800727a:	e008      	b.n	800728e <USB_EPStartXfer+0xf88>
        }
        else
        {
          len = ep->xfer_len;
 800727c:	463b      	mov	r3, r7
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	699b      	ldr	r3, [r3, #24]
 8007282:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
          ep->xfer_len = 0U;
 8007286:	463b      	mov	r3, r7
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2200      	movs	r2, #0
 800728c:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800728e:	463b      	mov	r3, r7
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	785b      	ldrb	r3, [r3, #1]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d16f      	bne.n	8007378 <USB_EPStartXfer+0x1072>
 8007298:	1d3b      	adds	r3, r7, #4
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072a0:	1d3b      	adds	r3, r7, #4
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	461a      	mov	r2, r3
 80072ac:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80072b0:	4413      	add	r3, r2
 80072b2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80072b6:	463b      	mov	r3, r7
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	00da      	lsls	r2, r3, #3
 80072be:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80072c2:	4413      	add	r3, r2
 80072c4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80072c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80072cc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d116      	bne.n	8007302 <USB_EPStartXfer+0xffc>
 80072d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072d8:	881b      	ldrh	r3, [r3, #0]
 80072da:	b29b      	uxth	r3, r3
 80072dc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80072e0:	b29a      	uxth	r2, r3
 80072e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072e6:	801a      	strh	r2, [r3, #0]
 80072e8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072ec:	881b      	ldrh	r3, [r3, #0]
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072f8:	b29a      	uxth	r2, r3
 80072fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80072fe:	801a      	strh	r2, [r3, #0]
 8007300:	e05f      	b.n	80073c2 <USB_EPStartXfer+0x10bc>
 8007302:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007306:	2b3e      	cmp	r3, #62	; 0x3e
 8007308:	d818      	bhi.n	800733c <USB_EPStartXfer+0x1036>
 800730a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800730e:	085b      	lsrs	r3, r3, #1
 8007310:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007314:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007318:	f003 0301 	and.w	r3, r3, #1
 800731c:	2b00      	cmp	r3, #0
 800731e:	d004      	beq.n	800732a <USB_EPStartXfer+0x1024>
 8007320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007324:	3301      	adds	r3, #1
 8007326:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800732a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800732e:	b29b      	uxth	r3, r3
 8007330:	029b      	lsls	r3, r3, #10
 8007332:	b29a      	uxth	r2, r3
 8007334:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007338:	801a      	strh	r2, [r3, #0]
 800733a:	e042      	b.n	80073c2 <USB_EPStartXfer+0x10bc>
 800733c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007340:	095b      	lsrs	r3, r3, #5
 8007342:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007346:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800734a:	f003 031f 	and.w	r3, r3, #31
 800734e:	2b00      	cmp	r3, #0
 8007350:	d104      	bne.n	800735c <USB_EPStartXfer+0x1056>
 8007352:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007356:	3b01      	subs	r3, #1
 8007358:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800735c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007360:	b29b      	uxth	r3, r3
 8007362:	029b      	lsls	r3, r3, #10
 8007364:	b29b      	uxth	r3, r3
 8007366:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800736a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800736e:	b29a      	uxth	r2, r3
 8007370:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8007374:	801a      	strh	r2, [r3, #0]
 8007376:	e024      	b.n	80073c2 <USB_EPStartXfer+0x10bc>
 8007378:	463b      	mov	r3, r7
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	785b      	ldrb	r3, [r3, #1]
 800737e:	2b01      	cmp	r3, #1
 8007380:	d11f      	bne.n	80073c2 <USB_EPStartXfer+0x10bc>
 8007382:	1d3b      	adds	r3, r7, #4
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800738a:	1d3b      	adds	r3, r7, #4
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007392:	b29b      	uxth	r3, r3
 8007394:	461a      	mov	r2, r3
 8007396:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800739a:	4413      	add	r3, r2
 800739c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80073a0:	463b      	mov	r3, r7
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	781b      	ldrb	r3, [r3, #0]
 80073a6:	00da      	lsls	r2, r3, #3
 80073a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80073ac:	4413      	add	r3, r2
 80073ae:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80073b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80073b6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80073ba:	b29a      	uxth	r2, r3
 80073bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80073c0:	801a      	strh	r2, [r3, #0]
 80073c2:	1d3b      	adds	r3, r7, #4
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80073ca:	463b      	mov	r3, r7
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	785b      	ldrb	r3, [r3, #1]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d16f      	bne.n	80074b4 <USB_EPStartXfer+0x11ae>
 80073d4:	1d3b      	adds	r3, r7, #4
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80073dc:	1d3b      	adds	r3, r7, #4
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	461a      	mov	r2, r3
 80073e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80073ec:	4413      	add	r3, r2
 80073ee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80073f2:	463b      	mov	r3, r7
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	781b      	ldrb	r3, [r3, #0]
 80073f8:	00da      	lsls	r2, r3, #3
 80073fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80073fe:	4413      	add	r3, r2
 8007400:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007404:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8007408:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800740c:	2b00      	cmp	r3, #0
 800740e:	d116      	bne.n	800743e <USB_EPStartXfer+0x1138>
 8007410:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007414:	881b      	ldrh	r3, [r3, #0]
 8007416:	b29b      	uxth	r3, r3
 8007418:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800741c:	b29a      	uxth	r2, r3
 800741e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007422:	801a      	strh	r2, [r3, #0]
 8007424:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007428:	881b      	ldrh	r3, [r3, #0]
 800742a:	b29b      	uxth	r3, r3
 800742c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007430:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007434:	b29a      	uxth	r2, r3
 8007436:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800743a:	801a      	strh	r2, [r3, #0]
 800743c:	e05e      	b.n	80074fc <USB_EPStartXfer+0x11f6>
 800743e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007442:	2b3e      	cmp	r3, #62	; 0x3e
 8007444:	d818      	bhi.n	8007478 <USB_EPStartXfer+0x1172>
 8007446:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800744a:	085b      	lsrs	r3, r3, #1
 800744c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007450:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007454:	f003 0301 	and.w	r3, r3, #1
 8007458:	2b00      	cmp	r3, #0
 800745a:	d004      	beq.n	8007466 <USB_EPStartXfer+0x1160>
 800745c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007460:	3301      	adds	r3, #1
 8007462:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007466:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800746a:	b29b      	uxth	r3, r3
 800746c:	029b      	lsls	r3, r3, #10
 800746e:	b29a      	uxth	r2, r3
 8007470:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007474:	801a      	strh	r2, [r3, #0]
 8007476:	e041      	b.n	80074fc <USB_EPStartXfer+0x11f6>
 8007478:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800747c:	095b      	lsrs	r3, r3, #5
 800747e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007482:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007486:	f003 031f 	and.w	r3, r3, #31
 800748a:	2b00      	cmp	r3, #0
 800748c:	d104      	bne.n	8007498 <USB_EPStartXfer+0x1192>
 800748e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007492:	3b01      	subs	r3, #1
 8007494:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8007498:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800749c:	b29b      	uxth	r3, r3
 800749e:	029b      	lsls	r3, r3, #10
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074aa:	b29a      	uxth	r2, r3
 80074ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80074b0:	801a      	strh	r2, [r3, #0]
 80074b2:	e023      	b.n	80074fc <USB_EPStartXfer+0x11f6>
 80074b4:	463b      	mov	r3, r7
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	785b      	ldrb	r3, [r3, #1]
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d11e      	bne.n	80074fc <USB_EPStartXfer+0x11f6>
 80074be:	1d3b      	adds	r3, r7, #4
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	461a      	mov	r2, r3
 80074ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80074ce:	4413      	add	r3, r2
 80074d0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80074d4:	463b      	mov	r3, r7
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	781b      	ldrb	r3, [r3, #0]
 80074da:	00da      	lsls	r2, r3, #3
 80074dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80074e0:	4413      	add	r3, r2
 80074e2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80074e6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80074ea:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80074ee:	b29a      	uxth	r2, r3
 80074f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80074f4:	801a      	strh	r2, [r3, #0]
 80074f6:	e001      	b.n	80074fc <USB_EPStartXfer+0x11f6>
      }
      else
      {
        return HAL_ERROR;
 80074f8:	2301      	movs	r3, #1
 80074fa:	e02e      	b.n	800755a <USB_EPStartXfer+0x1254>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80074fc:	1d3b      	adds	r3, r7, #4
 80074fe:	681a      	ldr	r2, [r3, #0]
 8007500:	463b      	mov	r3, r7
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	781b      	ldrb	r3, [r3, #0]
 8007506:	009b      	lsls	r3, r3, #2
 8007508:	4413      	add	r3, r2
 800750a:	881b      	ldrh	r3, [r3, #0]
 800750c:	b29b      	uxth	r3, r3
 800750e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007516:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800751a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800751e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007522:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8007526:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800752a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800752e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8007532:	1d3b      	adds	r3, r7, #4
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	463b      	mov	r3, r7
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	781b      	ldrb	r3, [r3, #0]
 800753c:	009b      	lsls	r3, r3, #2
 800753e:	441a      	add	r2, r3
 8007540:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8007544:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007548:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800754c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007550:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007554:	b29b      	uxth	r3, r3
 8007556:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	4618      	mov	r0, r3
 800755c:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}

08007564 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007564:	b480      	push	{r7}
 8007566:	b085      	sub	sp, #20
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	785b      	ldrb	r3, [r3, #1]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d020      	beq.n	80075b8 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	781b      	ldrb	r3, [r3, #0]
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	4413      	add	r3, r2
 8007580:	881b      	ldrh	r3, [r3, #0]
 8007582:	b29b      	uxth	r3, r3
 8007584:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007588:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800758c:	81bb      	strh	r3, [r7, #12]
 800758e:	89bb      	ldrh	r3, [r7, #12]
 8007590:	f083 0310 	eor.w	r3, r3, #16
 8007594:	81bb      	strh	r3, [r7, #12]
 8007596:	687a      	ldr	r2, [r7, #4]
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	781b      	ldrb	r3, [r3, #0]
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	441a      	add	r2, r3
 80075a0:	89bb      	ldrh	r3, [r7, #12]
 80075a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	8013      	strh	r3, [r2, #0]
 80075b6:	e01f      	b.n	80075f8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80075b8:	687a      	ldr	r2, [r7, #4]
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	4413      	add	r3, r2
 80075c2:	881b      	ldrh	r3, [r3, #0]
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ce:	81fb      	strh	r3, [r7, #14]
 80075d0:	89fb      	ldrh	r3, [r7, #14]
 80075d2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80075d6:	81fb      	strh	r3, [r7, #14]
 80075d8:	687a      	ldr	r2, [r7, #4]
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	441a      	add	r2, r3
 80075e2:	89fb      	ldrh	r3, [r7, #14]
 80075e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80075f8:	2300      	movs	r3, #0
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3714      	adds	r7, #20
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr

08007606 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007606:	b480      	push	{r7}
 8007608:	b087      	sub	sp, #28
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
 800760e:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	7b1b      	ldrb	r3, [r3, #12]
 8007614:	2b00      	cmp	r3, #0
 8007616:	f040 809d 	bne.w	8007754 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	785b      	ldrb	r3, [r3, #1]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d04c      	beq.n	80076bc <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007622:	687a      	ldr	r2, [r7, #4]
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	781b      	ldrb	r3, [r3, #0]
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	4413      	add	r3, r2
 800762c:	881b      	ldrh	r3, [r3, #0]
 800762e:	823b      	strh	r3, [r7, #16]
 8007630:	8a3b      	ldrh	r3, [r7, #16]
 8007632:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007636:	2b00      	cmp	r3, #0
 8007638:	d01b      	beq.n	8007672 <USB_EPClearStall+0x6c>
 800763a:	687a      	ldr	r2, [r7, #4]
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	781b      	ldrb	r3, [r3, #0]
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	4413      	add	r3, r2
 8007644:	881b      	ldrh	r3, [r3, #0]
 8007646:	b29b      	uxth	r3, r3
 8007648:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800764c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007650:	81fb      	strh	r3, [r7, #14]
 8007652:	687a      	ldr	r2, [r7, #4]
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	781b      	ldrb	r3, [r3, #0]
 8007658:	009b      	lsls	r3, r3, #2
 800765a:	441a      	add	r2, r3
 800765c:	89fb      	ldrh	r3, [r7, #14]
 800765e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007662:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007666:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800766a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800766e:	b29b      	uxth	r3, r3
 8007670:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	78db      	ldrb	r3, [r3, #3]
 8007676:	2b01      	cmp	r3, #1
 8007678:	d06c      	beq.n	8007754 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	4413      	add	r3, r2
 8007684:	881b      	ldrh	r3, [r3, #0]
 8007686:	b29b      	uxth	r3, r3
 8007688:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800768c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007690:	81bb      	strh	r3, [r7, #12]
 8007692:	89bb      	ldrh	r3, [r7, #12]
 8007694:	f083 0320 	eor.w	r3, r3, #32
 8007698:	81bb      	strh	r3, [r7, #12]
 800769a:	687a      	ldr	r2, [r7, #4]
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	009b      	lsls	r3, r3, #2
 80076a2:	441a      	add	r2, r3
 80076a4:	89bb      	ldrh	r3, [r7, #12]
 80076a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80076ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	8013      	strh	r3, [r2, #0]
 80076ba:	e04b      	b.n	8007754 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80076bc:	687a      	ldr	r2, [r7, #4]
 80076be:	683b      	ldr	r3, [r7, #0]
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	009b      	lsls	r3, r3, #2
 80076c4:	4413      	add	r3, r2
 80076c6:	881b      	ldrh	r3, [r3, #0]
 80076c8:	82fb      	strh	r3, [r7, #22]
 80076ca:	8afb      	ldrh	r3, [r7, #22]
 80076cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d01b      	beq.n	800770c <USB_EPClearStall+0x106>
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	781b      	ldrb	r3, [r3, #0]
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	4413      	add	r3, r2
 80076de:	881b      	ldrh	r3, [r3, #0]
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076ea:	82bb      	strh	r3, [r7, #20]
 80076ec:	687a      	ldr	r2, [r7, #4]
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	441a      	add	r2, r3
 80076f6:	8abb      	ldrh	r3, [r7, #20]
 80076f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007700:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007704:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007708:	b29b      	uxth	r3, r3
 800770a:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	781b      	ldrb	r3, [r3, #0]
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4413      	add	r3, r2
 8007716:	881b      	ldrh	r3, [r3, #0]
 8007718:	b29b      	uxth	r3, r3
 800771a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800771e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007722:	827b      	strh	r3, [r7, #18]
 8007724:	8a7b      	ldrh	r3, [r7, #18]
 8007726:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800772a:	827b      	strh	r3, [r7, #18]
 800772c:	8a7b      	ldrh	r3, [r7, #18]
 800772e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007732:	827b      	strh	r3, [r7, #18]
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	781b      	ldrb	r3, [r3, #0]
 800773a:	009b      	lsls	r3, r3, #2
 800773c:	441a      	add	r2, r3
 800773e:	8a7b      	ldrh	r3, [r7, #18]
 8007740:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007744:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007748:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800774c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007750:	b29b      	uxth	r3, r3
 8007752:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8007754:	2300      	movs	r3, #0
}
 8007756:	4618      	mov	r0, r3
 8007758:	371c      	adds	r7, #28
 800775a:	46bd      	mov	sp, r7
 800775c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007760:	4770      	bx	lr

08007762 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007762:	b480      	push	{r7}
 8007764:	b083      	sub	sp, #12
 8007766:	af00      	add	r7, sp, #0
 8007768:	6078      	str	r0, [r7, #4]
 800776a:	460b      	mov	r3, r1
 800776c:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800776e:	78fb      	ldrb	r3, [r7, #3]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d103      	bne.n	800777c <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2280      	movs	r2, #128	; 0x80
 8007778:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	370c      	adds	r7, #12
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr

0800778a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800778a:	b480      	push	{r7}
 800778c:	b083      	sub	sp, #12
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007798:	b29b      	uxth	r3, r3
 800779a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800779e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077a2:	b29a      	uxth	r2, r3
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 80077aa:	2300      	movs	r3, #0
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80077ca:	68fb      	ldr	r3, [r7, #12]
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3714      	adds	r7, #20
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
 80077e0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	370c      	adds	r7, #12
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b08d      	sub	sp, #52	; 0x34
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	4611      	mov	r1, r2
 80077fc:	461a      	mov	r2, r3
 80077fe:	460b      	mov	r3, r1
 8007800:	80fb      	strh	r3, [r7, #6]
 8007802:	4613      	mov	r3, r2
 8007804:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007806:	88bb      	ldrh	r3, [r7, #4]
 8007808:	3301      	adds	r3, #1
 800780a:	085b      	lsrs	r3, r3, #1
 800780c:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007816:	88fa      	ldrh	r2, [r7, #6]
 8007818:	69fb      	ldr	r3, [r7, #28]
 800781a:	4413      	add	r3, r2
 800781c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007820:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8007822:	6a3b      	ldr	r3, [r7, #32]
 8007824:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007826:	e01b      	b.n	8007860 <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 8007828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800782a:	781b      	ldrb	r3, [r3, #0]
 800782c:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800782e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007830:	3301      	adds	r3, #1
 8007832:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8007834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007836:	781b      	ldrb	r3, [r3, #0]
 8007838:	b29b      	uxth	r3, r3
 800783a:	021b      	lsls	r3, r3, #8
 800783c:	b29b      	uxth	r3, r3
 800783e:	461a      	mov	r2, r3
 8007840:	69bb      	ldr	r3, [r7, #24]
 8007842:	4313      	orrs	r3, r2
 8007844:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	b29a      	uxth	r2, r3
 800784a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800784c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800784e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007850:	3302      	adds	r3, #2
 8007852:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8007854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007856:	3301      	adds	r3, #1
 8007858:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800785a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800785c:	3b01      	subs	r3, #1
 800785e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007862:	2b00      	cmp	r3, #0
 8007864:	d1e0      	bne.n	8007828 <USB_WritePMA+0x38>
  }
}
 8007866:	bf00      	nop
 8007868:	3734      	adds	r7, #52	; 0x34
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr

08007872 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007872:	b480      	push	{r7}
 8007874:	b08b      	sub	sp, #44	; 0x2c
 8007876:	af00      	add	r7, sp, #0
 8007878:	60f8      	str	r0, [r7, #12]
 800787a:	60b9      	str	r1, [r7, #8]
 800787c:	4611      	mov	r1, r2
 800787e:	461a      	mov	r2, r3
 8007880:	460b      	mov	r3, r1
 8007882:	80fb      	strh	r3, [r7, #6]
 8007884:	4613      	mov	r3, r2
 8007886:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007888:	88bb      	ldrh	r3, [r7, #4]
 800788a:	085b      	lsrs	r3, r3, #1
 800788c:	b29b      	uxth	r3, r3
 800788e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007898:	88fa      	ldrh	r2, [r7, #6]
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	4413      	add	r3, r2
 800789e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80078a2:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80078a4:	69bb      	ldr	r3, [r7, #24]
 80078a6:	627b      	str	r3, [r7, #36]	; 0x24
 80078a8:	e018      	b.n	80078dc <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80078aa:	6a3b      	ldr	r3, [r7, #32]
 80078ac:	881b      	ldrh	r3, [r3, #0]
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80078b2:	6a3b      	ldr	r3, [r7, #32]
 80078b4:	3302      	adds	r3, #2
 80078b6:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	b2da      	uxtb	r2, r3
 80078bc:	69fb      	ldr	r3, [r7, #28]
 80078be:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80078c0:	69fb      	ldr	r3, [r7, #28]
 80078c2:	3301      	adds	r3, #1
 80078c4:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	0a1b      	lsrs	r3, r3, #8
 80078ca:	b2da      	uxtb	r2, r3
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80078d0:	69fb      	ldr	r3, [r7, #28]
 80078d2:	3301      	adds	r3, #1
 80078d4:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 80078d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d8:	3b01      	subs	r3, #1
 80078da:	627b      	str	r3, [r7, #36]	; 0x24
 80078dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d1e3      	bne.n	80078aa <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80078e2:	88bb      	ldrh	r3, [r7, #4]
 80078e4:	f003 0301 	and.w	r3, r3, #1
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d007      	beq.n	80078fe <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 80078ee:	6a3b      	ldr	r3, [r7, #32]
 80078f0:	881b      	ldrh	r3, [r3, #0]
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80078f6:	693b      	ldr	r3, [r7, #16]
 80078f8:	b2da      	uxtb	r2, r3
 80078fa:	69fb      	ldr	r3, [r7, #28]
 80078fc:	701a      	strb	r2, [r3, #0]
  }
}
 80078fe:	bf00      	nop
 8007900:	372c      	adds	r7, #44	; 0x2c
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr

0800790a <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800790a:	b580      	push	{r7, lr}
 800790c:	b084      	sub	sp, #16
 800790e:	af00      	add	r7, sp, #0
 8007910:	6078      	str	r0, [r7, #4]
 8007912:	460b      	mov	r3, r1
 8007914:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007916:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800791a:	f002 f89d 	bl	8009a58 <USBD_static_malloc>
 800791e:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d105      	bne.n	8007932 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800792e:	2302      	movs	r3, #2
 8007930:	e066      	b.n	8007a00 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	68fa      	ldr	r2, [r7, #12]
 8007936:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	7c1b      	ldrb	r3, [r3, #16]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d119      	bne.n	8007976 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007942:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007946:	2202      	movs	r2, #2
 8007948:	2181      	movs	r1, #129	; 0x81
 800794a:	6878      	ldr	r0, [r7, #4]
 800794c:	f001 ff29 	bl	80097a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2201      	movs	r2, #1
 8007954:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007956:	f44f 7300 	mov.w	r3, #512	; 0x200
 800795a:	2202      	movs	r2, #2
 800795c:	2101      	movs	r1, #1
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f001 ff1f 	bl	80097a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2201      	movs	r2, #1
 8007968:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2210      	movs	r2, #16
 8007970:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8007974:	e016      	b.n	80079a4 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007976:	2340      	movs	r3, #64	; 0x40
 8007978:	2202      	movs	r2, #2
 800797a:	2181      	movs	r1, #129	; 0x81
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f001 ff10 	bl	80097a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2201      	movs	r2, #1
 8007986:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007988:	2340      	movs	r3, #64	; 0x40
 800798a:	2202      	movs	r2, #2
 800798c:	2101      	movs	r1, #1
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f001 ff07 	bl	80097a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2201      	movs	r2, #1
 8007998:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2210      	movs	r2, #16
 80079a0:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80079a4:	2308      	movs	r3, #8
 80079a6:	2203      	movs	r2, #3
 80079a8:	2182      	movs	r1, #130	; 0x82
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f001 fef9 	bl	80097a2 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2200      	movs	r2, #0
 80079ce:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	7c1b      	ldrb	r3, [r3, #16]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d109      	bne.n	80079ee <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80079e0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80079e4:	2101      	movs	r1, #1
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	f001 ffcb 	bl	8009982 <USBD_LL_PrepareReceive>
 80079ec:	e007      	b.n	80079fe <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80079f4:	2340      	movs	r3, #64	; 0x40
 80079f6:	2101      	movs	r1, #1
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f001 ffc2 	bl	8009982 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80079fe:	2300      	movs	r3, #0
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3710      	adds	r7, #16
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b082      	sub	sp, #8
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	460b      	mov	r3, r1
 8007a12:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007a14:	2181      	movs	r1, #129	; 0x81
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f001 fee9 	bl	80097ee <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007a22:	2101      	movs	r1, #1
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f001 fee2 	bl	80097ee <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007a32:	2182      	movs	r1, #130	; 0x82
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f001 feda 	bl	80097ee <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2200      	movs	r2, #0
 8007a46:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d00e      	beq.n	8007a72 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007a5a:	685b      	ldr	r3, [r3, #4]
 8007a5c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a64:	4618      	mov	r0, r3
 8007a66:	f002 f805 	bl	8009a74 <USBD_static_free>
    pdev->pClassData = NULL;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007a72:	2300      	movs	r3, #0
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3708      	adds	r7, #8
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}

08007a7c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b086      	sub	sp, #24
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007a8c:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007a92:	2300      	movs	r3, #0
 8007a94:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a96:	2300      	movs	r3, #0
 8007a98:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	781b      	ldrb	r3, [r3, #0]
 8007a9e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d03a      	beq.n	8007b1c <USBD_CDC_Setup+0xa0>
 8007aa6:	2b20      	cmp	r3, #32
 8007aa8:	f040 8097 	bne.w	8007bda <USBD_CDC_Setup+0x15e>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	88db      	ldrh	r3, [r3, #6]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d029      	beq.n	8007b08 <USBD_CDC_Setup+0x8c>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	b25b      	sxtb	r3, r3
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	da11      	bge.n	8007ae2 <USBD_CDC_Setup+0x66>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	683a      	ldr	r2, [r7, #0]
 8007ac8:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8007aca:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007acc:	683a      	ldr	r2, [r7, #0]
 8007ace:	88d2      	ldrh	r2, [r2, #6]
 8007ad0:	4798      	blx	r3
                                                            req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007ad2:	6939      	ldr	r1, [r7, #16]
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	88db      	ldrh	r3, [r3, #6]
 8007ad8:	461a      	mov	r2, r3
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f001 fa8d 	bl	8008ffa <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8007ae0:	e082      	b.n	8007be8 <USBD_CDC_Setup+0x16c>
          hcdc->CmdOpCode = req->bRequest;
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	785a      	ldrb	r2, [r3, #1]
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	88db      	ldrh	r3, [r3, #6]
 8007af0:	b2da      	uxtb	r2, r3
 8007af2:	693b      	ldr	r3, [r7, #16]
 8007af4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007af8:	6939      	ldr	r1, [r7, #16]
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	88db      	ldrh	r3, [r3, #6]
 8007afe:	461a      	mov	r2, r3
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f001 faa6 	bl	8009052 <USBD_CtlPrepareRx>
      break;
 8007b06:	e06f      	b.n	8007be8 <USBD_CDC_Setup+0x16c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	683a      	ldr	r2, [r7, #0]
 8007b12:	7850      	ldrb	r0, [r2, #1]
 8007b14:	2200      	movs	r2, #0
 8007b16:	6839      	ldr	r1, [r7, #0]
 8007b18:	4798      	blx	r3
      break;
 8007b1a:	e065      	b.n	8007be8 <USBD_CDC_Setup+0x16c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	785b      	ldrb	r3, [r3, #1]
 8007b20:	2b0b      	cmp	r3, #11
 8007b22:	d84f      	bhi.n	8007bc4 <USBD_CDC_Setup+0x148>
 8007b24:	a201      	add	r2, pc, #4	; (adr r2, 8007b2c <USBD_CDC_Setup+0xb0>)
 8007b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b2a:	bf00      	nop
 8007b2c:	08007b5d 	.word	0x08007b5d
 8007b30:	08007bd3 	.word	0x08007bd3
 8007b34:	08007bc5 	.word	0x08007bc5
 8007b38:	08007bc5 	.word	0x08007bc5
 8007b3c:	08007bc5 	.word	0x08007bc5
 8007b40:	08007bc5 	.word	0x08007bc5
 8007b44:	08007bc5 	.word	0x08007bc5
 8007b48:	08007bc5 	.word	0x08007bc5
 8007b4c:	08007bc5 	.word	0x08007bc5
 8007b50:	08007bc5 	.word	0x08007bc5
 8007b54:	08007b85 	.word	0x08007b85
 8007b58:	08007bad 	.word	0x08007bad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b62:	2b03      	cmp	r3, #3
 8007b64:	d107      	bne.n	8007b76 <USBD_CDC_Setup+0xfa>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007b66:	f107 030c 	add.w	r3, r7, #12
 8007b6a:	2202      	movs	r2, #2
 8007b6c:	4619      	mov	r1, r3
 8007b6e:	6878      	ldr	r0, [r7, #4]
 8007b70:	f001 fa43 	bl	8008ffa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b74:	e030      	b.n	8007bd8 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 8007b76:	6839      	ldr	r1, [r7, #0]
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f001 f9cd 	bl	8008f18 <USBD_CtlError>
            ret = USBD_FAIL;
 8007b7e:	2303      	movs	r3, #3
 8007b80:	75fb      	strb	r3, [r7, #23]
          break;
 8007b82:	e029      	b.n	8007bd8 <USBD_CDC_Setup+0x15c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007b8a:	2b03      	cmp	r3, #3
 8007b8c:	d107      	bne.n	8007b9e <USBD_CDC_Setup+0x122>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007b8e:	f107 030f 	add.w	r3, r7, #15
 8007b92:	2201      	movs	r2, #1
 8007b94:	4619      	mov	r1, r3
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f001 fa2f 	bl	8008ffa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007b9c:	e01c      	b.n	8007bd8 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 8007b9e:	6839      	ldr	r1, [r7, #0]
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f001 f9b9 	bl	8008f18 <USBD_CtlError>
            ret = USBD_FAIL;
 8007ba6:	2303      	movs	r3, #3
 8007ba8:	75fb      	strb	r3, [r7, #23]
          break;
 8007baa:	e015      	b.n	8007bd8 <USBD_CDC_Setup+0x15c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bb2:	2b03      	cmp	r3, #3
 8007bb4:	d00f      	beq.n	8007bd6 <USBD_CDC_Setup+0x15a>
          {
            USBD_CtlError(pdev, req);
 8007bb6:	6839      	ldr	r1, [r7, #0]
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f001 f9ad 	bl	8008f18 <USBD_CtlError>
            ret = USBD_FAIL;
 8007bbe:	2303      	movs	r3, #3
 8007bc0:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007bc2:	e008      	b.n	8007bd6 <USBD_CDC_Setup+0x15a>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007bc4:	6839      	ldr	r1, [r7, #0]
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f001 f9a6 	bl	8008f18 <USBD_CtlError>
          ret = USBD_FAIL;
 8007bcc:	2303      	movs	r3, #3
 8007bce:	75fb      	strb	r3, [r7, #23]
          break;
 8007bd0:	e002      	b.n	8007bd8 <USBD_CDC_Setup+0x15c>
          break;
 8007bd2:	bf00      	nop
 8007bd4:	e008      	b.n	8007be8 <USBD_CDC_Setup+0x16c>
          break;
 8007bd6:	bf00      	nop
      }
      break;
 8007bd8:	e006      	b.n	8007be8 <USBD_CDC_Setup+0x16c>

    default:
      USBD_CtlError(pdev, req);
 8007bda:	6839      	ldr	r1, [r7, #0]
 8007bdc:	6878      	ldr	r0, [r7, #4]
 8007bde:	f001 f99b 	bl	8008f18 <USBD_CtlError>
      ret = USBD_FAIL;
 8007be2:	2303      	movs	r3, #3
 8007be4:	75fb      	strb	r3, [r7, #23]
      break;
 8007be6:	bf00      	nop
  }

  return (uint8_t)ret;
 8007be8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3718      	adds	r7, #24
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
 8007bf2:	bf00      	nop

08007bf4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b084      	sub	sp, #16
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8007c06:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d101      	bne.n	8007c16 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007c12:	2303      	movs	r3, #3
 8007c14:	e04f      	b.n	8007cb6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007c1c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8007c1e:	78fa      	ldrb	r2, [r7, #3]
 8007c20:	6879      	ldr	r1, [r7, #4]
 8007c22:	4613      	mov	r3, r2
 8007c24:	009b      	lsls	r3, r3, #2
 8007c26:	4413      	add	r3, r2
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	440b      	add	r3, r1
 8007c2c:	3318      	adds	r3, #24
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d029      	beq.n	8007c88 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007c34:	78fa      	ldrb	r2, [r7, #3]
 8007c36:	6879      	ldr	r1, [r7, #4]
 8007c38:	4613      	mov	r3, r2
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	4413      	add	r3, r2
 8007c3e:	009b      	lsls	r3, r3, #2
 8007c40:	440b      	add	r3, r1
 8007c42:	3318      	adds	r3, #24
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	78f9      	ldrb	r1, [r7, #3]
 8007c48:	68f8      	ldr	r0, [r7, #12]
 8007c4a:	460b      	mov	r3, r1
 8007c4c:	009b      	lsls	r3, r3, #2
 8007c4e:	440b      	add	r3, r1
 8007c50:	00db      	lsls	r3, r3, #3
 8007c52:	4403      	add	r3, r0
 8007c54:	3338      	adds	r3, #56	; 0x38
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	fbb2 f1f3 	udiv	r1, r2, r3
 8007c5c:	fb03 f301 	mul.w	r3, r3, r1
 8007c60:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d110      	bne.n	8007c88 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8007c66:	78fa      	ldrb	r2, [r7, #3]
 8007c68:	6879      	ldr	r1, [r7, #4]
 8007c6a:	4613      	mov	r3, r2
 8007c6c:	009b      	lsls	r3, r3, #2
 8007c6e:	4413      	add	r3, r2
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	440b      	add	r3, r1
 8007c74:	3318      	adds	r3, #24
 8007c76:	2200      	movs	r2, #0
 8007c78:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007c7a:	78f9      	ldrb	r1, [r7, #3]
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	2200      	movs	r2, #0
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f001 fe5d 	bl	8009940 <USBD_LL_Transmit>
 8007c86:	e015      	b.n	8007cb4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007c96:	691b      	ldr	r3, [r3, #16]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d00b      	beq.n	8007cb4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007ca2:	691b      	ldr	r3, [r3, #16]
 8007ca4:	68ba      	ldr	r2, [r7, #8]
 8007ca6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8007caa:	68ba      	ldr	r2, [r7, #8]
 8007cac:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8007cb0:	78fa      	ldrb	r2, [r7, #3]
 8007cb2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007cb4:	2300      	movs	r3, #0
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	3710      	adds	r7, #16
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}

08007cbe <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007cbe:	b580      	push	{r7, lr}
 8007cc0:	b084      	sub	sp, #16
 8007cc2:	af00      	add	r7, sp, #0
 8007cc4:	6078      	str	r0, [r7, #4]
 8007cc6:	460b      	mov	r3, r1
 8007cc8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007cd0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d101      	bne.n	8007ce0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007cdc:	2303      	movs	r3, #3
 8007cde:	e015      	b.n	8007d0c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007ce0:	78fb      	ldrb	r3, [r7, #3]
 8007ce2:	4619      	mov	r1, r3
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f001 fe6d 	bl	80099c4 <USBD_LL_GetRxDataSize>
 8007cea:	4602      	mov	r2, r0
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	68fa      	ldr	r2, [r7, #12]
 8007cfc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8007d06:	4611      	mov	r1, r2
 8007d08:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007d0a:	2300      	movs	r3, #0
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3710      	adds	r7, #16
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007d22:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d015      	beq.n	8007d5a <USBD_CDC_EP0_RxReady+0x46>
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007d34:	2bff      	cmp	r3, #255	; 0xff
 8007d36:	d010      	beq.n	8007d5a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007d3e:	689b      	ldr	r3, [r3, #8]
 8007d40:	68fa      	ldr	r2, [r7, #12]
 8007d42:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8007d46:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d4e:	b292      	uxth	r2, r2
 8007d50:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	22ff      	movs	r2, #255	; 0xff
 8007d56:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8007d5a:	2300      	movs	r3, #0
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3710      	adds	r7, #16
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}

08007d64 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2243      	movs	r2, #67	; 0x43
 8007d70:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8007d72:	4b03      	ldr	r3, [pc, #12]	; (8007d80 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	370c      	adds	r7, #12
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7e:	4770      	bx	lr
 8007d80:	20000094 	.word	0x20000094

08007d84 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2243      	movs	r2, #67	; 0x43
 8007d90:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8007d92:	4b03      	ldr	r3, [pc, #12]	; (8007da0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr
 8007da0:	20000050 	.word	0x20000050

08007da4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b083      	sub	sp, #12
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2243      	movs	r2, #67	; 0x43
 8007db0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8007db2:	4b03      	ldr	r3, [pc, #12]	; (8007dc0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	370c      	adds	r7, #12
 8007db8:	46bd      	mov	sp, r7
 8007dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbe:	4770      	bx	lr
 8007dc0:	200000d8 	.word	0x200000d8

08007dc4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b083      	sub	sp, #12
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	220a      	movs	r2, #10
 8007dd0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007dd2:	4b03      	ldr	r3, [pc, #12]	; (8007de0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	370c      	adds	r7, #12
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr
 8007de0:	2000000c 	.word	0x2000000c

08007de4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b083      	sub	sp, #12
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d101      	bne.n	8007df8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007df4:	2303      	movs	r3, #3
 8007df6:	e004      	b.n	8007e02 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	683a      	ldr	r2, [r7, #0]
 8007dfc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8007e00:	2300      	movs	r3, #0
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	370c      	adds	r7, #12
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr

08007e0e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007e0e:	b480      	push	{r7}
 8007e10:	b087      	sub	sp, #28
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	60f8      	str	r0, [r7, #12]
 8007e16:	60b9      	str	r1, [r7, #8]
 8007e18:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e20:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	68ba      	ldr	r2, [r7, #8]
 8007e26:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007e2a:	697b      	ldr	r3, [r7, #20]
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	371c      	adds	r7, #28
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b085      	sub	sp, #20
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e50:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	683a      	ldr	r2, [r7, #0]
 8007e56:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3714      	adds	r7, #20
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b084      	sub	sp, #16
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e76:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d101      	bne.n	8007e8a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007e86:	2303      	movs	r3, #3
 8007e88:	e01a      	b.n	8007ec0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d114      	bne.n	8007ebe <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	2201      	movs	r2, #1
 8007e98:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007eb2:	2181      	movs	r1, #129	; 0x81
 8007eb4:	6878      	ldr	r0, [r7, #4]
 8007eb6:	f001 fd43 	bl	8009940 <USBD_LL_Transmit>

    ret = USBD_OK;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3710      	adds	r7, #16
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}

08007ec8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b084      	sub	sp, #16
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007ed6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d101      	bne.n	8007ee6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8007ee2:	2303      	movs	r3, #3
 8007ee4:	e016      	b.n	8007f14 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	7c1b      	ldrb	r3, [r3, #16]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d109      	bne.n	8007f02 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007ef4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ef8:	2101      	movs	r1, #1
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f001 fd41 	bl	8009982 <USBD_LL_PrepareReceive>
 8007f00:	e007      	b.n	8007f12 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007f08:	2340      	movs	r3, #64	; 0x40
 8007f0a:	2101      	movs	r1, #1
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f001 fd38 	bl	8009982 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007f12:	2300      	movs	r3, #0
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3710      	adds	r7, #16
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}

08007f1c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b086      	sub	sp, #24
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	60b9      	str	r1, [r7, #8]
 8007f26:	4613      	mov	r3, r2
 8007f28:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d101      	bne.n	8007f34 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007f30:	2303      	movs	r3, #3
 8007f32:	e01f      	b.n	8007f74 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2200      	movs	r2, #0
 8007f38:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2200      	movs	r2, #0
 8007f48:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d003      	beq.n	8007f5a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	68ba      	ldr	r2, [r7, #8]
 8007f56:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	79fa      	ldrb	r2, [r7, #7]
 8007f66:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007f68:	68f8      	ldr	r0, [r7, #12]
 8007f6a:	f001 fb9f 	bl	80096ac <USBD_LL_Init>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007f72:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	3718      	adds	r7, #24
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	bd80      	pop	{r7, pc}

08007f7c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b084      	sub	sp, #16
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
 8007f84:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007f86:	2300      	movs	r3, #0
 8007f88:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d101      	bne.n	8007f94 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8007f90:	2303      	movs	r3, #3
 8007f92:	e016      	b.n	8007fc2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	683a      	ldr	r2, [r7, #0]
 8007f98:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d00b      	beq.n	8007fc0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fb0:	f107 020e 	add.w	r2, r7, #14
 8007fb4:	4610      	mov	r0, r2
 8007fb6:	4798      	blx	r3
 8007fb8:	4602      	mov	r2, r0
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3710      	adds	r7, #16
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}

08007fca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007fca:	b580      	push	{r7, lr}
 8007fcc:	b082      	sub	sp, #8
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f001 fbca 	bl	800976c <USBD_LL_Start>
 8007fd8:	4603      	mov	r3, r0
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3708      	adds	r7, #8
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}

08007fe2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007fe2:	b480      	push	{r7}
 8007fe4:	b083      	sub	sp, #12
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007fea:	2300      	movs	r3, #0
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	370c      	adds	r7, #12
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b084      	sub	sp, #16
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
 8008000:	460b      	mov	r3, r1
 8008002:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008004:	2303      	movs	r3, #3
 8008006:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800800e:	2b00      	cmp	r3, #0
 8008010:	d009      	beq.n	8008026 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	78fa      	ldrb	r2, [r7, #3]
 800801c:	4611      	mov	r1, r2
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	4798      	blx	r3
 8008022:	4603      	mov	r3, r0
 8008024:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008026:	7bfb      	ldrb	r3, [r7, #15]
}
 8008028:	4618      	mov	r0, r3
 800802a:	3710      	adds	r7, #16
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}

08008030 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b082      	sub	sp, #8
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	460b      	mov	r3, r1
 800803a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008042:	2b00      	cmp	r3, #0
 8008044:	d007      	beq.n	8008056 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	78fa      	ldrb	r2, [r7, #3]
 8008050:	4611      	mov	r1, r2
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	4798      	blx	r3
  }

  return USBD_OK;
 8008056:	2300      	movs	r3, #0
}
 8008058:	4618      	mov	r0, r3
 800805a:	3708      	adds	r7, #8
 800805c:	46bd      	mov	sp, r7
 800805e:	bd80      	pop	{r7, pc}

08008060 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b084      	sub	sp, #16
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008070:	6839      	ldr	r1, [r7, #0]
 8008072:	4618      	mov	r0, r3
 8008074:	f000 ff16 	bl	8008ea4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008086:	461a      	mov	r2, r3
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008094:	f003 031f 	and.w	r3, r3, #31
 8008098:	2b01      	cmp	r3, #1
 800809a:	d00e      	beq.n	80080ba <USBD_LL_SetupStage+0x5a>
 800809c:	2b01      	cmp	r3, #1
 800809e:	d302      	bcc.n	80080a6 <USBD_LL_SetupStage+0x46>
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d014      	beq.n	80080ce <USBD_LL_SetupStage+0x6e>
 80080a4:	e01d      	b.n	80080e2 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80080ac:	4619      	mov	r1, r3
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 f9d6 	bl	8008460 <USBD_StdDevReq>
 80080b4:	4603      	mov	r3, r0
 80080b6:	73fb      	strb	r3, [r7, #15]
      break;
 80080b8:	e020      	b.n	80080fc <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80080c0:	4619      	mov	r1, r3
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 fa3a 	bl	800853c <USBD_StdItfReq>
 80080c8:	4603      	mov	r3, r0
 80080ca:	73fb      	strb	r3, [r7, #15]
      break;
 80080cc:	e016      	b.n	80080fc <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80080d4:	4619      	mov	r1, r3
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f000 fa76 	bl	80085c8 <USBD_StdEPReq>
 80080dc:	4603      	mov	r3, r0
 80080de:	73fb      	strb	r3, [r7, #15]
      break;
 80080e0:	e00c      	b.n	80080fc <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80080e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	4619      	mov	r1, r3
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f001 fb9b 	bl	800982c <USBD_LL_StallEP>
 80080f6:	4603      	mov	r3, r0
 80080f8:	73fb      	strb	r3, [r7, #15]
      break;
 80080fa:	bf00      	nop
  }

  return ret;
 80080fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3710      	adds	r7, #16
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}

08008106 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008106:	b580      	push	{r7, lr}
 8008108:	b086      	sub	sp, #24
 800810a:	af00      	add	r7, sp, #0
 800810c:	60f8      	str	r0, [r7, #12]
 800810e:	460b      	mov	r3, r1
 8008110:	607a      	str	r2, [r7, #4]
 8008112:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008114:	7afb      	ldrb	r3, [r7, #11]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d137      	bne.n	800818a <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8008120:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008128:	2b03      	cmp	r3, #3
 800812a:	d14a      	bne.n	80081c2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	689a      	ldr	r2, [r3, #8]
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	68db      	ldr	r3, [r3, #12]
 8008134:	429a      	cmp	r2, r3
 8008136:	d913      	bls.n	8008160 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008138:	693b      	ldr	r3, [r7, #16]
 800813a:	689a      	ldr	r2, [r3, #8]
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	1ad2      	subs	r2, r2, r3
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	68da      	ldr	r2, [r3, #12]
 800814a:	693b      	ldr	r3, [r7, #16]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	4293      	cmp	r3, r2
 8008150:	bf28      	it	cs
 8008152:	4613      	movcs	r3, r2
 8008154:	461a      	mov	r2, r3
 8008156:	6879      	ldr	r1, [r7, #4]
 8008158:	68f8      	ldr	r0, [r7, #12]
 800815a:	f000 ff97 	bl	800908c <USBD_CtlContinueRx>
 800815e:	e030      	b.n	80081c2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008166:	691b      	ldr	r3, [r3, #16]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d00a      	beq.n	8008182 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008172:	2b03      	cmp	r3, #3
 8008174:	d105      	bne.n	8008182 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800817c:	691b      	ldr	r3, [r3, #16]
 800817e:	68f8      	ldr	r0, [r7, #12]
 8008180:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8008182:	68f8      	ldr	r0, [r7, #12]
 8008184:	f000 ff93 	bl	80090ae <USBD_CtlSendStatus>
 8008188:	e01b      	b.n	80081c2 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008190:	699b      	ldr	r3, [r3, #24]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d013      	beq.n	80081be <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800819c:	2b03      	cmp	r3, #3
 800819e:	d10e      	bne.n	80081be <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80081a6:	699b      	ldr	r3, [r3, #24]
 80081a8:	7afa      	ldrb	r2, [r7, #11]
 80081aa:	4611      	mov	r1, r2
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	4798      	blx	r3
 80081b0:	4603      	mov	r3, r0
 80081b2:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80081b4:	7dfb      	ldrb	r3, [r7, #23]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d003      	beq.n	80081c2 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 80081ba:	7dfb      	ldrb	r3, [r7, #23]
 80081bc:	e002      	b.n	80081c4 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80081be:	2303      	movs	r3, #3
 80081c0:	e000      	b.n	80081c4 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3718      	adds	r7, #24
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	60f8      	str	r0, [r7, #12]
 80081d4:	460b      	mov	r3, r1
 80081d6:	607a      	str	r2, [r7, #4]
 80081d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80081da:	7afb      	ldrb	r3, [r7, #11]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d16a      	bne.n	80082b6 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	3314      	adds	r3, #20
 80081e4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80081ec:	2b02      	cmp	r3, #2
 80081ee:	d155      	bne.n	800829c <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	689a      	ldr	r2, [r3, #8]
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	429a      	cmp	r2, r3
 80081fa:	d914      	bls.n	8008226 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80081fc:	693b      	ldr	r3, [r7, #16]
 80081fe:	689a      	ldr	r2, [r3, #8]
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	68db      	ldr	r3, [r3, #12]
 8008204:	1ad2      	subs	r2, r2, r3
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800820a:	693b      	ldr	r3, [r7, #16]
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	461a      	mov	r2, r3
 8008210:	6879      	ldr	r1, [r7, #4]
 8008212:	68f8      	ldr	r0, [r7, #12]
 8008214:	f000 ff0c 	bl	8009030 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008218:	2300      	movs	r3, #0
 800821a:	2200      	movs	r2, #0
 800821c:	2100      	movs	r1, #0
 800821e:	68f8      	ldr	r0, [r7, #12]
 8008220:	f001 fbaf 	bl	8009982 <USBD_LL_PrepareReceive>
 8008224:	e03a      	b.n	800829c <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	68da      	ldr	r2, [r3, #12]
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	429a      	cmp	r2, r3
 8008230:	d11c      	bne.n	800826c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	685a      	ldr	r2, [r3, #4]
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800823a:	429a      	cmp	r2, r3
 800823c:	d316      	bcc.n	800826c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	685a      	ldr	r2, [r3, #4]
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008248:	429a      	cmp	r2, r3
 800824a:	d20f      	bcs.n	800826c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800824c:	2200      	movs	r2, #0
 800824e:	2100      	movs	r1, #0
 8008250:	68f8      	ldr	r0, [r7, #12]
 8008252:	f000 feed 	bl	8009030 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2200      	movs	r2, #0
 800825a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800825e:	2300      	movs	r3, #0
 8008260:	2200      	movs	r2, #0
 8008262:	2100      	movs	r1, #0
 8008264:	68f8      	ldr	r0, [r7, #12]
 8008266:	f001 fb8c 	bl	8009982 <USBD_LL_PrepareReceive>
 800826a:	e017      	b.n	800829c <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008272:	68db      	ldr	r3, [r3, #12]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00a      	beq.n	800828e <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800827e:	2b03      	cmp	r3, #3
 8008280:	d105      	bne.n	800828e <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008288:	68db      	ldr	r3, [r3, #12]
 800828a:	68f8      	ldr	r0, [r7, #12]
 800828c:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800828e:	2180      	movs	r1, #128	; 0x80
 8008290:	68f8      	ldr	r0, [r7, #12]
 8008292:	f001 facb 	bl	800982c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008296:	68f8      	ldr	r0, [r7, #12]
 8008298:	f000 ff1c 	bl	80090d4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80082a2:	2b01      	cmp	r3, #1
 80082a4:	d123      	bne.n	80082ee <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80082a6:	68f8      	ldr	r0, [r7, #12]
 80082a8:	f7ff fe9b 	bl	8007fe2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80082b4:	e01b      	b.n	80082ee <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082bc:	695b      	ldr	r3, [r3, #20]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d013      	beq.n	80082ea <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80082c8:	2b03      	cmp	r3, #3
 80082ca:	d10e      	bne.n	80082ea <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082d2:	695b      	ldr	r3, [r3, #20]
 80082d4:	7afa      	ldrb	r2, [r7, #11]
 80082d6:	4611      	mov	r1, r2
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	4798      	blx	r3
 80082dc:	4603      	mov	r3, r0
 80082de:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80082e0:	7dfb      	ldrb	r3, [r7, #23]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d003      	beq.n	80082ee <USBD_LL_DataInStage+0x122>
    {
      return ret;
 80082e6:	7dfb      	ldrb	r3, [r7, #23]
 80082e8:	e002      	b.n	80082f0 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80082ea:	2303      	movs	r3, #3
 80082ec:	e000      	b.n	80082f0 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 80082ee:	2300      	movs	r3, #0
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3718      	adds	r7, #24
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b082      	sub	sp, #8
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2200      	movs	r2, #0
 800830c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2200      	movs	r2, #0
 800831a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008324:	2b00      	cmp	r3, #0
 8008326:	d009      	beq.n	800833c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	687a      	ldr	r2, [r7, #4]
 8008332:	6852      	ldr	r2, [r2, #4]
 8008334:	b2d2      	uxtb	r2, r2
 8008336:	4611      	mov	r1, r2
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800833c:	2340      	movs	r3, #64	; 0x40
 800833e:	2200      	movs	r2, #0
 8008340:	2100      	movs	r1, #0
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f001 fa2d 	bl	80097a2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2240      	movs	r2, #64	; 0x40
 8008354:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008358:	2340      	movs	r3, #64	; 0x40
 800835a:	2200      	movs	r2, #0
 800835c:	2180      	movs	r1, #128	; 0x80
 800835e:	6878      	ldr	r0, [r7, #4]
 8008360:	f001 fa1f 	bl	80097a2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2240      	movs	r2, #64	; 0x40
 800836e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008370:	2300      	movs	r3, #0
}
 8008372:	4618      	mov	r0, r3
 8008374:	3708      	adds	r7, #8
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}

0800837a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800837a:	b480      	push	{r7}
 800837c:	b083      	sub	sp, #12
 800837e:	af00      	add	r7, sp, #0
 8008380:	6078      	str	r0, [r7, #4]
 8008382:	460b      	mov	r3, r1
 8008384:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	78fa      	ldrb	r2, [r7, #3]
 800838a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	370c      	adds	r7, #12
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr

0800839a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800839a:	b480      	push	{r7}
 800839c:	b083      	sub	sp, #12
 800839e:	af00      	add	r7, sp, #0
 80083a0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2204      	movs	r2, #4
 80083b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80083b6:	2300      	movs	r3, #0
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	370c      	adds	r7, #12
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083d2:	2b04      	cmp	r3, #4
 80083d4:	d105      	bne.n	80083e2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80083e2:	2300      	movs	r3, #0
}
 80083e4:	4618      	mov	r0, r3
 80083e6:	370c      	adds	r7, #12
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr

080083f0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b082      	sub	sp, #8
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80083fe:	2b03      	cmp	r3, #3
 8008400:	d10b      	bne.n	800841a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008408:	69db      	ldr	r3, [r3, #28]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d005      	beq.n	800841a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008414:	69db      	ldr	r3, [r3, #28]
 8008416:	6878      	ldr	r0, [r7, #4]
 8008418:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800841a:	2300      	movs	r3, #0
}
 800841c:	4618      	mov	r0, r3
 800841e:	3708      	adds	r7, #8
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008424:	b480      	push	{r7}
 8008426:	b087      	sub	sp, #28
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008430:	697b      	ldr	r3, [r7, #20]
 8008432:	781b      	ldrb	r3, [r3, #0]
 8008434:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	3301      	adds	r3, #1
 800843a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	781b      	ldrb	r3, [r3, #0]
 8008440:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008442:	8a3b      	ldrh	r3, [r7, #16]
 8008444:	021b      	lsls	r3, r3, #8
 8008446:	b21a      	sxth	r2, r3
 8008448:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800844c:	4313      	orrs	r3, r2
 800844e:	b21b      	sxth	r3, r3
 8008450:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008452:	89fb      	ldrh	r3, [r7, #14]
}
 8008454:	4618      	mov	r0, r3
 8008456:	371c      	adds	r7, #28
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr

08008460 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800846a:	2300      	movs	r3, #0
 800846c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	781b      	ldrb	r3, [r3, #0]
 8008472:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008476:	2b20      	cmp	r3, #32
 8008478:	d004      	beq.n	8008484 <USBD_StdDevReq+0x24>
 800847a:	2b40      	cmp	r3, #64	; 0x40
 800847c:	d002      	beq.n	8008484 <USBD_StdDevReq+0x24>
 800847e:	2b00      	cmp	r3, #0
 8008480:	d00a      	beq.n	8008498 <USBD_StdDevReq+0x38>
 8008482:	e050      	b.n	8008526 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800848a:	689b      	ldr	r3, [r3, #8]
 800848c:	6839      	ldr	r1, [r7, #0]
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	4798      	blx	r3
 8008492:	4603      	mov	r3, r0
 8008494:	73fb      	strb	r3, [r7, #15]
    break;
 8008496:	e04b      	b.n	8008530 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	785b      	ldrb	r3, [r3, #1]
 800849c:	2b09      	cmp	r3, #9
 800849e:	d83c      	bhi.n	800851a <USBD_StdDevReq+0xba>
 80084a0:	a201      	add	r2, pc, #4	; (adr r2, 80084a8 <USBD_StdDevReq+0x48>)
 80084a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a6:	bf00      	nop
 80084a8:	080084fd 	.word	0x080084fd
 80084ac:	08008511 	.word	0x08008511
 80084b0:	0800851b 	.word	0x0800851b
 80084b4:	08008507 	.word	0x08008507
 80084b8:	0800851b 	.word	0x0800851b
 80084bc:	080084db 	.word	0x080084db
 80084c0:	080084d1 	.word	0x080084d1
 80084c4:	0800851b 	.word	0x0800851b
 80084c8:	080084f3 	.word	0x080084f3
 80084cc:	080084e5 	.word	0x080084e5
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 80084d0:	6839      	ldr	r1, [r7, #0]
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f000 f9d0 	bl	8008878 <USBD_GetDescriptor>
      break;
 80084d8:	e024      	b.n	8008524 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 80084da:	6839      	ldr	r1, [r7, #0]
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 fb5f 	bl	8008ba0 <USBD_SetAddress>
      break;
 80084e2:	e01f      	b.n	8008524 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 80084e4:	6839      	ldr	r1, [r7, #0]
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 fb9c 	bl	8008c24 <USBD_SetConfig>
 80084ec:	4603      	mov	r3, r0
 80084ee:	73fb      	strb	r3, [r7, #15]
      break;
 80084f0:	e018      	b.n	8008524 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 80084f2:	6839      	ldr	r1, [r7, #0]
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f000 fc39 	bl	8008d6c <USBD_GetConfig>
      break;
 80084fa:	e013      	b.n	8008524 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 80084fc:	6839      	ldr	r1, [r7, #0]
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f000 fc68 	bl	8008dd4 <USBD_GetStatus>
      break;
 8008504:	e00e      	b.n	8008524 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8008506:	6839      	ldr	r1, [r7, #0]
 8008508:	6878      	ldr	r0, [r7, #4]
 800850a:	f000 fc96 	bl	8008e3a <USBD_SetFeature>
      break;
 800850e:	e009      	b.n	8008524 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8008510:	6839      	ldr	r1, [r7, #0]
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f000 fca5 	bl	8008e62 <USBD_ClrFeature>
      break;
 8008518:	e004      	b.n	8008524 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800851a:	6839      	ldr	r1, [r7, #0]
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f000 fcfb 	bl	8008f18 <USBD_CtlError>
      break;
 8008522:	bf00      	nop
    }
    break;
 8008524:	e004      	b.n	8008530 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8008526:	6839      	ldr	r1, [r7, #0]
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f000 fcf5 	bl	8008f18 <USBD_CtlError>
    break;
 800852e:	bf00      	nop
  }

  return ret;
 8008530:	7bfb      	ldrb	r3, [r7, #15]
}
 8008532:	4618      	mov	r0, r3
 8008534:	3710      	adds	r7, #16
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
 800853a:	bf00      	nop

0800853c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
 8008544:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008546:	2300      	movs	r3, #0
 8008548:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	781b      	ldrb	r3, [r3, #0]
 800854e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008552:	2b20      	cmp	r3, #32
 8008554:	d003      	beq.n	800855e <USBD_StdItfReq+0x22>
 8008556:	2b40      	cmp	r3, #64	; 0x40
 8008558:	d001      	beq.n	800855e <USBD_StdItfReq+0x22>
 800855a:	2b00      	cmp	r3, #0
 800855c:	d12a      	bne.n	80085b4 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008564:	3b01      	subs	r3, #1
 8008566:	2b02      	cmp	r3, #2
 8008568:	d81d      	bhi.n	80085a6 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	889b      	ldrh	r3, [r3, #4]
 800856e:	b2db      	uxtb	r3, r3
 8008570:	2b01      	cmp	r3, #1
 8008572:	d813      	bhi.n	800859c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800857a:	689b      	ldr	r3, [r3, #8]
 800857c:	6839      	ldr	r1, [r7, #0]
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	4798      	blx	r3
 8008582:	4603      	mov	r3, r0
 8008584:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	88db      	ldrh	r3, [r3, #6]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d110      	bne.n	80085b0 <USBD_StdItfReq+0x74>
 800858e:	7bfb      	ldrb	r3, [r7, #15]
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10d      	bne.n	80085b0 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f000 fd8a 	bl	80090ae <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800859a:	e009      	b.n	80085b0 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800859c:	6839      	ldr	r1, [r7, #0]
 800859e:	6878      	ldr	r0, [r7, #4]
 80085a0:	f000 fcba 	bl	8008f18 <USBD_CtlError>
      break;
 80085a4:	e004      	b.n	80085b0 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 80085a6:	6839      	ldr	r1, [r7, #0]
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 fcb5 	bl	8008f18 <USBD_CtlError>
      break;
 80085ae:	e000      	b.n	80085b2 <USBD_StdItfReq+0x76>
      break;
 80085b0:	bf00      	nop
    }
    break;
 80085b2:	e004      	b.n	80085be <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 80085b4:	6839      	ldr	r1, [r7, #0]
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f000 fcae 	bl	8008f18 <USBD_CtlError>
    break;
 80085bc:	bf00      	nop
  }

  return ret;
 80085be:	7bfb      	ldrb	r3, [r7, #15]
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	3710      	adds	r7, #16
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}

080085c8 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	b084      	sub	sp, #16
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
 80085d0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80085d2:	2300      	movs	r3, #0
 80085d4:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	889b      	ldrh	r3, [r3, #4]
 80085da:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80085e4:	2b20      	cmp	r3, #32
 80085e6:	d004      	beq.n	80085f2 <USBD_StdEPReq+0x2a>
 80085e8:	2b40      	cmp	r3, #64	; 0x40
 80085ea:	d002      	beq.n	80085f2 <USBD_StdEPReq+0x2a>
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d00a      	beq.n	8008606 <USBD_StdEPReq+0x3e>
 80085f0:	e137      	b.n	8008862 <USBD_StdEPReq+0x29a>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	6839      	ldr	r1, [r7, #0]
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	4798      	blx	r3
 8008600:	4603      	mov	r3, r0
 8008602:	73fb      	strb	r3, [r7, #15]
    break;
 8008604:	e132      	b.n	800886c <USBD_StdEPReq+0x2a4>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	785b      	ldrb	r3, [r3, #1]
 800860a:	2b01      	cmp	r3, #1
 800860c:	d03e      	beq.n	800868c <USBD_StdEPReq+0xc4>
 800860e:	2b03      	cmp	r3, #3
 8008610:	d002      	beq.n	8008618 <USBD_StdEPReq+0x50>
 8008612:	2b00      	cmp	r3, #0
 8008614:	d079      	beq.n	800870a <USBD_StdEPReq+0x142>
 8008616:	e11e      	b.n	8008856 <USBD_StdEPReq+0x28e>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800861e:	2b02      	cmp	r3, #2
 8008620:	d002      	beq.n	8008628 <USBD_StdEPReq+0x60>
 8008622:	2b03      	cmp	r3, #3
 8008624:	d015      	beq.n	8008652 <USBD_StdEPReq+0x8a>
 8008626:	e02b      	b.n	8008680 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008628:	7bbb      	ldrb	r3, [r7, #14]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00c      	beq.n	8008648 <USBD_StdEPReq+0x80>
 800862e:	7bbb      	ldrb	r3, [r7, #14]
 8008630:	2b80      	cmp	r3, #128	; 0x80
 8008632:	d009      	beq.n	8008648 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008634:	7bbb      	ldrb	r3, [r7, #14]
 8008636:	4619      	mov	r1, r3
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f001 f8f7 	bl	800982c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800863e:	2180      	movs	r1, #128	; 0x80
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f001 f8f3 	bl	800982c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008646:	e020      	b.n	800868a <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8008648:	6839      	ldr	r1, [r7, #0]
 800864a:	6878      	ldr	r0, [r7, #4]
 800864c:	f000 fc64 	bl	8008f18 <USBD_CtlError>
        break;
 8008650:	e01b      	b.n	800868a <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	885b      	ldrh	r3, [r3, #2]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d10e      	bne.n	8008678 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800865a:	7bbb      	ldrb	r3, [r7, #14]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d00b      	beq.n	8008678 <USBD_StdEPReq+0xb0>
 8008660:	7bbb      	ldrb	r3, [r7, #14]
 8008662:	2b80      	cmp	r3, #128	; 0x80
 8008664:	d008      	beq.n	8008678 <USBD_StdEPReq+0xb0>
 8008666:	683b      	ldr	r3, [r7, #0]
 8008668:	88db      	ldrh	r3, [r3, #6]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d104      	bne.n	8008678 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800866e:	7bbb      	ldrb	r3, [r7, #14]
 8008670:	4619      	mov	r1, r3
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f001 f8da 	bl	800982c <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f000 fd18 	bl	80090ae <USBD_CtlSendStatus>

        break;
 800867e:	e004      	b.n	800868a <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8008680:	6839      	ldr	r1, [r7, #0]
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f000 fc48 	bl	8008f18 <USBD_CtlError>
        break;
 8008688:	bf00      	nop
      }
      break;
 800868a:	e0e9      	b.n	8008860 <USBD_StdEPReq+0x298>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008692:	2b02      	cmp	r3, #2
 8008694:	d002      	beq.n	800869c <USBD_StdEPReq+0xd4>
 8008696:	2b03      	cmp	r3, #3
 8008698:	d015      	beq.n	80086c6 <USBD_StdEPReq+0xfe>
 800869a:	e02f      	b.n	80086fc <USBD_StdEPReq+0x134>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800869c:	7bbb      	ldrb	r3, [r7, #14]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d00c      	beq.n	80086bc <USBD_StdEPReq+0xf4>
 80086a2:	7bbb      	ldrb	r3, [r7, #14]
 80086a4:	2b80      	cmp	r3, #128	; 0x80
 80086a6:	d009      	beq.n	80086bc <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 80086a8:	7bbb      	ldrb	r3, [r7, #14]
 80086aa:	4619      	mov	r1, r3
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f001 f8bd 	bl	800982c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80086b2:	2180      	movs	r1, #128	; 0x80
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f001 f8b9 	bl	800982c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80086ba:	e025      	b.n	8008708 <USBD_StdEPReq+0x140>
          USBD_CtlError(pdev, req);
 80086bc:	6839      	ldr	r1, [r7, #0]
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 fc2a 	bl	8008f18 <USBD_CtlError>
        break;
 80086c4:	e020      	b.n	8008708 <USBD_StdEPReq+0x140>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	885b      	ldrh	r3, [r3, #2]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d11b      	bne.n	8008706 <USBD_StdEPReq+0x13e>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 80086ce:	7bbb      	ldrb	r3, [r7, #14]
 80086d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d004      	beq.n	80086e2 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80086d8:	7bbb      	ldrb	r3, [r7, #14]
 80086da:	4619      	mov	r1, r3
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f001 f8c4 	bl	800986a <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 fce3 	bl	80090ae <USBD_CtlSendStatus>
          ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	6839      	ldr	r1, [r7, #0]
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	4798      	blx	r3
 80086f6:	4603      	mov	r3, r0
 80086f8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80086fa:	e004      	b.n	8008706 <USBD_StdEPReq+0x13e>

      default:
        USBD_CtlError(pdev, req);
 80086fc:	6839      	ldr	r1, [r7, #0]
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 fc0a 	bl	8008f18 <USBD_CtlError>
        break;
 8008704:	e000      	b.n	8008708 <USBD_StdEPReq+0x140>
        break;
 8008706:	bf00      	nop
      }
      break;
 8008708:	e0aa      	b.n	8008860 <USBD_StdEPReq+0x298>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008710:	2b02      	cmp	r3, #2
 8008712:	d002      	beq.n	800871a <USBD_StdEPReq+0x152>
 8008714:	2b03      	cmp	r3, #3
 8008716:	d032      	beq.n	800877e <USBD_StdEPReq+0x1b6>
 8008718:	e097      	b.n	800884a <USBD_StdEPReq+0x282>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800871a:	7bbb      	ldrb	r3, [r7, #14]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d007      	beq.n	8008730 <USBD_StdEPReq+0x168>
 8008720:	7bbb      	ldrb	r3, [r7, #14]
 8008722:	2b80      	cmp	r3, #128	; 0x80
 8008724:	d004      	beq.n	8008730 <USBD_StdEPReq+0x168>
        {
          USBD_CtlError(pdev, req);
 8008726:	6839      	ldr	r1, [r7, #0]
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f000 fbf5 	bl	8008f18 <USBD_CtlError>
          break;
 800872e:	e091      	b.n	8008854 <USBD_StdEPReq+0x28c>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008730:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008734:	2b00      	cmp	r3, #0
 8008736:	da0b      	bge.n	8008750 <USBD_StdEPReq+0x188>
 8008738:	7bbb      	ldrb	r3, [r7, #14]
 800873a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800873e:	4613      	mov	r3, r2
 8008740:	009b      	lsls	r3, r3, #2
 8008742:	4413      	add	r3, r2
 8008744:	009b      	lsls	r3, r3, #2
 8008746:	3310      	adds	r3, #16
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	4413      	add	r3, r2
 800874c:	3304      	adds	r3, #4
 800874e:	e00b      	b.n	8008768 <USBD_StdEPReq+0x1a0>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008750:	7bbb      	ldrb	r3, [r7, #14]
 8008752:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008756:	4613      	mov	r3, r2
 8008758:	009b      	lsls	r3, r3, #2
 800875a:	4413      	add	r3, r2
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008762:	687a      	ldr	r2, [r7, #4]
 8008764:	4413      	add	r3, r2
 8008766:	3304      	adds	r3, #4
 8008768:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	2200      	movs	r2, #0
 800876e:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	2202      	movs	r2, #2
 8008774:	4619      	mov	r1, r3
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 fc3f 	bl	8008ffa <USBD_CtlSendData>
        break;
 800877c:	e06a      	b.n	8008854 <USBD_StdEPReq+0x28c>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800877e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008782:	2b00      	cmp	r3, #0
 8008784:	da11      	bge.n	80087aa <USBD_StdEPReq+0x1e2>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008786:	7bbb      	ldrb	r3, [r7, #14]
 8008788:	f003 020f 	and.w	r2, r3, #15
 800878c:	6879      	ldr	r1, [r7, #4]
 800878e:	4613      	mov	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	4413      	add	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	440b      	add	r3, r1
 8008798:	3324      	adds	r3, #36	; 0x24
 800879a:	881b      	ldrh	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d117      	bne.n	80087d0 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 80087a0:	6839      	ldr	r1, [r7, #0]
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 fbb8 	bl	8008f18 <USBD_CtlError>
            break;
 80087a8:	e054      	b.n	8008854 <USBD_StdEPReq+0x28c>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80087aa:	7bbb      	ldrb	r3, [r7, #14]
 80087ac:	f003 020f 	and.w	r2, r3, #15
 80087b0:	6879      	ldr	r1, [r7, #4]
 80087b2:	4613      	mov	r3, r2
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	4413      	add	r3, r2
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	440b      	add	r3, r1
 80087bc:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80087c0:	881b      	ldrh	r3, [r3, #0]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d104      	bne.n	80087d0 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 80087c6:	6839      	ldr	r1, [r7, #0]
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f000 fba5 	bl	8008f18 <USBD_CtlError>
            break;
 80087ce:	e041      	b.n	8008854 <USBD_StdEPReq+0x28c>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	da0b      	bge.n	80087f0 <USBD_StdEPReq+0x228>
 80087d8:	7bbb      	ldrb	r3, [r7, #14]
 80087da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80087de:	4613      	mov	r3, r2
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	4413      	add	r3, r2
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	3310      	adds	r3, #16
 80087e8:	687a      	ldr	r2, [r7, #4]
 80087ea:	4413      	add	r3, r2
 80087ec:	3304      	adds	r3, #4
 80087ee:	e00b      	b.n	8008808 <USBD_StdEPReq+0x240>
              &pdev->ep_out[ep_addr & 0x7FU];
 80087f0:	7bbb      	ldrb	r3, [r7, #14]
 80087f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087f6:	4613      	mov	r3, r2
 80087f8:	009b      	lsls	r3, r3, #2
 80087fa:	4413      	add	r3, r2
 80087fc:	009b      	lsls	r3, r3, #2
 80087fe:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	4413      	add	r3, r2
 8008806:	3304      	adds	r3, #4
 8008808:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800880a:	7bbb      	ldrb	r3, [r7, #14]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d002      	beq.n	8008816 <USBD_StdEPReq+0x24e>
 8008810:	7bbb      	ldrb	r3, [r7, #14]
 8008812:	2b80      	cmp	r3, #128	; 0x80
 8008814:	d103      	bne.n	800881e <USBD_StdEPReq+0x256>
          {
            pep->status = 0x0000U;
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	2200      	movs	r2, #0
 800881a:	601a      	str	r2, [r3, #0]
 800881c:	e00e      	b.n	800883c <USBD_StdEPReq+0x274>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800881e:	7bbb      	ldrb	r3, [r7, #14]
 8008820:	4619      	mov	r1, r3
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f001 f840 	bl	80098a8 <USBD_LL_IsStallEP>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d003      	beq.n	8008836 <USBD_StdEPReq+0x26e>
          {
            pep->status = 0x0001U;
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	2201      	movs	r2, #1
 8008832:	601a      	str	r2, [r3, #0]
 8008834:	e002      	b.n	800883c <USBD_StdEPReq+0x274>
          }
          else
          {
            pep->status = 0x0000U;
 8008836:	68bb      	ldr	r3, [r7, #8]
 8008838:	2200      	movs	r2, #0
 800883a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	2202      	movs	r2, #2
 8008840:	4619      	mov	r1, r3
 8008842:	6878      	ldr	r0, [r7, #4]
 8008844:	f000 fbd9 	bl	8008ffa <USBD_CtlSendData>
          break;
 8008848:	e004      	b.n	8008854 <USBD_StdEPReq+0x28c>

      default:
        USBD_CtlError(pdev, req);
 800884a:	6839      	ldr	r1, [r7, #0]
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f000 fb63 	bl	8008f18 <USBD_CtlError>
        break;
 8008852:	bf00      	nop
      }
      break;
 8008854:	e004      	b.n	8008860 <USBD_StdEPReq+0x298>

    default:
      USBD_CtlError(pdev, req);
 8008856:	6839      	ldr	r1, [r7, #0]
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 fb5d 	bl	8008f18 <USBD_CtlError>
      break;
 800885e:	bf00      	nop
    }
    break;
 8008860:	e004      	b.n	800886c <USBD_StdEPReq+0x2a4>

  default:
    USBD_CtlError(pdev, req);
 8008862:	6839      	ldr	r1, [r7, #0]
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 fb57 	bl	8008f18 <USBD_CtlError>
    break;
 800886a:	bf00      	nop
  }

  return ret;
 800886c:	7bfb      	ldrb	r3, [r7, #15]
}
 800886e:	4618      	mov	r0, r3
 8008870:	3710      	adds	r7, #16
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}
	...

08008878 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
 8008880:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008882:	2300      	movs	r3, #0
 8008884:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008886:	2300      	movs	r3, #0
 8008888:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800888a:	2300      	movs	r3, #0
 800888c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800888e:	683b      	ldr	r3, [r7, #0]
 8008890:	885b      	ldrh	r3, [r3, #2]
 8008892:	0a1b      	lsrs	r3, r3, #8
 8008894:	b29b      	uxth	r3, r3
 8008896:	3b01      	subs	r3, #1
 8008898:	2b0e      	cmp	r3, #14
 800889a:	f200 8152 	bhi.w	8008b42 <USBD_GetDescriptor+0x2ca>
 800889e:	a201      	add	r2, pc, #4	; (adr r2, 80088a4 <USBD_GetDescriptor+0x2c>)
 80088a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a4:	08008915 	.word	0x08008915
 80088a8:	0800892d 	.word	0x0800892d
 80088ac:	0800896d 	.word	0x0800896d
 80088b0:	08008b43 	.word	0x08008b43
 80088b4:	08008b43 	.word	0x08008b43
 80088b8:	08008ae3 	.word	0x08008ae3
 80088bc:	08008b0f 	.word	0x08008b0f
 80088c0:	08008b43 	.word	0x08008b43
 80088c4:	08008b43 	.word	0x08008b43
 80088c8:	08008b43 	.word	0x08008b43
 80088cc:	08008b43 	.word	0x08008b43
 80088d0:	08008b43 	.word	0x08008b43
 80088d4:	08008b43 	.word	0x08008b43
 80088d8:	08008b43 	.word	0x08008b43
 80088dc:	080088e1 	.word	0x080088e1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088e6:	69db      	ldr	r3, [r3, #28]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d00b      	beq.n	8008904 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80088f2:	69db      	ldr	r3, [r3, #28]
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	7c12      	ldrb	r2, [r2, #16]
 80088f8:	f107 0108 	add.w	r1, r7, #8
 80088fc:	4610      	mov	r0, r2
 80088fe:	4798      	blx	r3
 8008900:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8008902:	e126      	b.n	8008b52 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8008904:	6839      	ldr	r1, [r7, #0]
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 fb06 	bl	8008f18 <USBD_CtlError>
      err++;
 800890c:	7afb      	ldrb	r3, [r7, #11]
 800890e:	3301      	adds	r3, #1
 8008910:	72fb      	strb	r3, [r7, #11]
    break;
 8008912:	e11e      	b.n	8008b52 <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	687a      	ldr	r2, [r7, #4]
 800891e:	7c12      	ldrb	r2, [r2, #16]
 8008920:	f107 0108 	add.w	r1, r7, #8
 8008924:	4610      	mov	r0, r2
 8008926:	4798      	blx	r3
 8008928:	60f8      	str	r0, [r7, #12]
    break;
 800892a:	e112      	b.n	8008b52 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	7c1b      	ldrb	r3, [r3, #16]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d10d      	bne.n	8008950 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800893a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800893c:	f107 0208 	add.w	r2, r7, #8
 8008940:	4610      	mov	r0, r2
 8008942:	4798      	blx	r3
 8008944:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	3301      	adds	r3, #1
 800894a:	2202      	movs	r2, #2
 800894c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800894e:	e100      	b.n	8008b52 <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008958:	f107 0208 	add.w	r2, r7, #8
 800895c:	4610      	mov	r0, r2
 800895e:	4798      	blx	r3
 8008960:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	3301      	adds	r3, #1
 8008966:	2202      	movs	r2, #2
 8008968:	701a      	strb	r2, [r3, #0]
    break;
 800896a:	e0f2      	b.n	8008b52 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	885b      	ldrh	r3, [r3, #2]
 8008970:	b2db      	uxtb	r3, r3
 8008972:	2b05      	cmp	r3, #5
 8008974:	f200 80ac 	bhi.w	8008ad0 <USBD_GetDescriptor+0x258>
 8008978:	a201      	add	r2, pc, #4	; (adr r2, 8008980 <USBD_GetDescriptor+0x108>)
 800897a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800897e:	bf00      	nop
 8008980:	08008999 	.word	0x08008999
 8008984:	080089cd 	.word	0x080089cd
 8008988:	08008a01 	.word	0x08008a01
 800898c:	08008a35 	.word	0x08008a35
 8008990:	08008a69 	.word	0x08008a69
 8008994:	08008a9d 	.word	0x08008a9d
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d00b      	beq.n	80089bc <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089aa:	685b      	ldr	r3, [r3, #4]
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	7c12      	ldrb	r2, [r2, #16]
 80089b0:	f107 0108 	add.w	r1, r7, #8
 80089b4:	4610      	mov	r0, r2
 80089b6:	4798      	blx	r3
 80089b8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80089ba:	e091      	b.n	8008ae0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 80089bc:	6839      	ldr	r1, [r7, #0]
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 faaa 	bl	8008f18 <USBD_CtlError>
        err++;
 80089c4:	7afb      	ldrb	r3, [r7, #11]
 80089c6:	3301      	adds	r3, #1
 80089c8:	72fb      	strb	r3, [r7, #11]
      break;
 80089ca:	e089      	b.n	8008ae0 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089d2:	689b      	ldr	r3, [r3, #8]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d00b      	beq.n	80089f0 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80089de:	689b      	ldr	r3, [r3, #8]
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	7c12      	ldrb	r2, [r2, #16]
 80089e4:	f107 0108 	add.w	r1, r7, #8
 80089e8:	4610      	mov	r0, r2
 80089ea:	4798      	blx	r3
 80089ec:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80089ee:	e077      	b.n	8008ae0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 80089f0:	6839      	ldr	r1, [r7, #0]
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 fa90 	bl	8008f18 <USBD_CtlError>
        err++;
 80089f8:	7afb      	ldrb	r3, [r7, #11]
 80089fa:	3301      	adds	r3, #1
 80089fc:	72fb      	strb	r3, [r7, #11]
      break;
 80089fe:	e06f      	b.n	8008ae0 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a06:	68db      	ldr	r3, [r3, #12]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d00b      	beq.n	8008a24 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a12:	68db      	ldr	r3, [r3, #12]
 8008a14:	687a      	ldr	r2, [r7, #4]
 8008a16:	7c12      	ldrb	r2, [r2, #16]
 8008a18:	f107 0108 	add.w	r1, r7, #8
 8008a1c:	4610      	mov	r0, r2
 8008a1e:	4798      	blx	r3
 8008a20:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a22:	e05d      	b.n	8008ae0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8008a24:	6839      	ldr	r1, [r7, #0]
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 fa76 	bl	8008f18 <USBD_CtlError>
        err++;
 8008a2c:	7afb      	ldrb	r3, [r7, #11]
 8008a2e:	3301      	adds	r3, #1
 8008a30:	72fb      	strb	r3, [r7, #11]
      break;
 8008a32:	e055      	b.n	8008ae0 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a3a:	691b      	ldr	r3, [r3, #16]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d00b      	beq.n	8008a58 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	7c12      	ldrb	r2, [r2, #16]
 8008a4c:	f107 0108 	add.w	r1, r7, #8
 8008a50:	4610      	mov	r0, r2
 8008a52:	4798      	blx	r3
 8008a54:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a56:	e043      	b.n	8008ae0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8008a58:	6839      	ldr	r1, [r7, #0]
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 fa5c 	bl	8008f18 <USBD_CtlError>
        err++;
 8008a60:	7afb      	ldrb	r3, [r7, #11]
 8008a62:	3301      	adds	r3, #1
 8008a64:	72fb      	strb	r3, [r7, #11]
      break;
 8008a66:	e03b      	b.n	8008ae0 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a6e:	695b      	ldr	r3, [r3, #20]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d00b      	beq.n	8008a8c <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008a7a:	695b      	ldr	r3, [r3, #20]
 8008a7c:	687a      	ldr	r2, [r7, #4]
 8008a7e:	7c12      	ldrb	r2, [r2, #16]
 8008a80:	f107 0108 	add.w	r1, r7, #8
 8008a84:	4610      	mov	r0, r2
 8008a86:	4798      	blx	r3
 8008a88:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008a8a:	e029      	b.n	8008ae0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8008a8c:	6839      	ldr	r1, [r7, #0]
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f000 fa42 	bl	8008f18 <USBD_CtlError>
        err++;
 8008a94:	7afb      	ldrb	r3, [r7, #11]
 8008a96:	3301      	adds	r3, #1
 8008a98:	72fb      	strb	r3, [r7, #11]
      break;
 8008a9a:	e021      	b.n	8008ae0 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008aa2:	699b      	ldr	r3, [r3, #24]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d00b      	beq.n	8008ac0 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008aae:	699b      	ldr	r3, [r3, #24]
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	7c12      	ldrb	r2, [r2, #16]
 8008ab4:	f107 0108 	add.w	r1, r7, #8
 8008ab8:	4610      	mov	r0, r2
 8008aba:	4798      	blx	r3
 8008abc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008abe:	e00f      	b.n	8008ae0 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 8008ac0:	6839      	ldr	r1, [r7, #0]
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 fa28 	bl	8008f18 <USBD_CtlError>
        err++;
 8008ac8:	7afb      	ldrb	r3, [r7, #11]
 8008aca:	3301      	adds	r3, #1
 8008acc:	72fb      	strb	r3, [r7, #11]
      break;
 8008ace:	e007      	b.n	8008ae0 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8008ad0:	6839      	ldr	r1, [r7, #0]
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 fa20 	bl	8008f18 <USBD_CtlError>
      err++;
 8008ad8:	7afb      	ldrb	r3, [r7, #11]
 8008ada:	3301      	adds	r3, #1
 8008adc:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8008ade:	bf00      	nop
    }
    break;
 8008ae0:	e037      	b.n	8008b52 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	7c1b      	ldrb	r3, [r3, #16]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d109      	bne.n	8008afe <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008af2:	f107 0208 	add.w	r2, r7, #8
 8008af6:	4610      	mov	r0, r2
 8008af8:	4798      	blx	r3
 8008afa:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8008afc:	e029      	b.n	8008b52 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8008afe:	6839      	ldr	r1, [r7, #0]
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f000 fa09 	bl	8008f18 <USBD_CtlError>
      err++;
 8008b06:	7afb      	ldrb	r3, [r7, #11]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	72fb      	strb	r3, [r7, #11]
    break;
 8008b0c:	e021      	b.n	8008b52 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	7c1b      	ldrb	r3, [r3, #16]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d10d      	bne.n	8008b32 <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b1e:	f107 0208 	add.w	r2, r7, #8
 8008b22:	4610      	mov	r0, r2
 8008b24:	4798      	blx	r3
 8008b26:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	3301      	adds	r3, #1
 8008b2c:	2207      	movs	r2, #7
 8008b2e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8008b30:	e00f      	b.n	8008b52 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 8008b32:	6839      	ldr	r1, [r7, #0]
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 f9ef 	bl	8008f18 <USBD_CtlError>
      err++;
 8008b3a:	7afb      	ldrb	r3, [r7, #11]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	72fb      	strb	r3, [r7, #11]
    break;
 8008b40:	e007      	b.n	8008b52 <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 8008b42:	6839      	ldr	r1, [r7, #0]
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f000 f9e7 	bl	8008f18 <USBD_CtlError>
    err++;
 8008b4a:	7afb      	ldrb	r3, [r7, #11]
 8008b4c:	3301      	adds	r3, #1
 8008b4e:	72fb      	strb	r3, [r7, #11]
    break;
 8008b50:	bf00      	nop
  }

  if (err != 0U)
 8008b52:	7afb      	ldrb	r3, [r7, #11]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d11e      	bne.n	8008b96 <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	88db      	ldrh	r3, [r3, #6]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d016      	beq.n	8008b8e <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 8008b60:	893b      	ldrh	r3, [r7, #8]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d00e      	beq.n	8008b84 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	88da      	ldrh	r2, [r3, #6]
 8008b6a:	893b      	ldrh	r3, [r7, #8]
 8008b6c:	4293      	cmp	r3, r2
 8008b6e:	bf28      	it	cs
 8008b70:	4613      	movcs	r3, r2
 8008b72:	b29b      	uxth	r3, r3
 8008b74:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8008b76:	893b      	ldrh	r3, [r7, #8]
 8008b78:	461a      	mov	r2, r3
 8008b7a:	68f9      	ldr	r1, [r7, #12]
 8008b7c:	6878      	ldr	r0, [r7, #4]
 8008b7e:	f000 fa3c 	bl	8008ffa <USBD_CtlSendData>
 8008b82:	e009      	b.n	8008b98 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8008b84:	6839      	ldr	r1, [r7, #0]
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 f9c6 	bl	8008f18 <USBD_CtlError>
 8008b8c:	e004      	b.n	8008b98 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f000 fa8d 	bl	80090ae <USBD_CtlSendStatus>
 8008b94:	e000      	b.n	8008b98 <USBD_GetDescriptor+0x320>
    return;
 8008b96:	bf00      	nop
    }
  }
}
 8008b98:	3710      	adds	r7, #16
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
 8008b9e:	bf00      	nop

08008ba0 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b084      	sub	sp, #16
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
 8008ba8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	889b      	ldrh	r3, [r3, #4]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d130      	bne.n	8008c14 <USBD_SetAddress+0x74>
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	88db      	ldrh	r3, [r3, #6]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d12c      	bne.n	8008c14 <USBD_SetAddress+0x74>
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	885b      	ldrh	r3, [r3, #2]
 8008bbe:	2b7f      	cmp	r3, #127	; 0x7f
 8008bc0:	d828      	bhi.n	8008c14 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	885b      	ldrh	r3, [r3, #2]
 8008bc6:	b2db      	uxtb	r3, r3
 8008bc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008bcc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bd4:	2b03      	cmp	r3, #3
 8008bd6:	d104      	bne.n	8008be2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008bd8:	6839      	ldr	r1, [r7, #0]
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 f99c 	bl	8008f18 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008be0:	e01c      	b.n	8008c1c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	7bfa      	ldrb	r2, [r7, #15]
 8008be6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008bea:	7bfb      	ldrb	r3, [r7, #15]
 8008bec:	4619      	mov	r1, r3
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 fe87 	bl	8009902 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f000 fa5a 	bl	80090ae <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008bfa:	7bfb      	ldrb	r3, [r7, #15]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d004      	beq.n	8008c0a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2202      	movs	r2, #2
 8008c04:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c08:	e008      	b.n	8008c1c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c12:	e003      	b.n	8008c1c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008c14:	6839      	ldr	r1, [r7, #0]
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f000 f97e 	bl	8008f18 <USBD_CtlError>
  }
}
 8008c1c:	bf00      	nop
 8008c1e:	3710      	adds	r7, #16
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b084      	sub	sp, #16
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
 8008c2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	885b      	ldrh	r3, [r3, #2]
 8008c36:	b2da      	uxtb	r2, r3
 8008c38:	4b4b      	ldr	r3, [pc, #300]	; (8008d68 <USBD_SetConfig+0x144>)
 8008c3a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008c3c:	4b4a      	ldr	r3, [pc, #296]	; (8008d68 <USBD_SetConfig+0x144>)
 8008c3e:	781b      	ldrb	r3, [r3, #0]
 8008c40:	2b01      	cmp	r3, #1
 8008c42:	d905      	bls.n	8008c50 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008c44:	6839      	ldr	r1, [r7, #0]
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 f966 	bl	8008f18 <USBD_CtlError>
    return USBD_FAIL;
 8008c4c:	2303      	movs	r3, #3
 8008c4e:	e087      	b.n	8008d60 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c56:	2b02      	cmp	r3, #2
 8008c58:	d002      	beq.n	8008c60 <USBD_SetConfig+0x3c>
 8008c5a:	2b03      	cmp	r3, #3
 8008c5c:	d025      	beq.n	8008caa <USBD_SetConfig+0x86>
 8008c5e:	e071      	b.n	8008d44 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 8008c60:	4b41      	ldr	r3, [pc, #260]	; (8008d68 <USBD_SetConfig+0x144>)
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d01c      	beq.n	8008ca2 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8008c68:	4b3f      	ldr	r3, [pc, #252]	; (8008d68 <USBD_SetConfig+0x144>)
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 8008c72:	4b3d      	ldr	r3, [pc, #244]	; (8008d68 <USBD_SetConfig+0x144>)
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	4619      	mov	r1, r3
 8008c78:	6878      	ldr	r0, [r7, #4]
 8008c7a:	f7ff f9bd 	bl	8007ff8 <USBD_SetClassConfig>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 8008c82:	7bfb      	ldrb	r3, [r7, #15]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d004      	beq.n	8008c92 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8008c88:	6839      	ldr	r1, [r7, #0]
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 f944 	bl	8008f18 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8008c90:	e065      	b.n	8008d5e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 fa0b 	bl	80090ae <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2203      	movs	r2, #3
 8008c9c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8008ca0:	e05d      	b.n	8008d5e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f000 fa03 	bl	80090ae <USBD_CtlSendStatus>
    break;
 8008ca8:	e059      	b.n	8008d5e <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8008caa:	4b2f      	ldr	r3, [pc, #188]	; (8008d68 <USBD_SetConfig+0x144>)
 8008cac:	781b      	ldrb	r3, [r3, #0]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d112      	bne.n	8008cd8 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2202      	movs	r2, #2
 8008cb6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8008cba:	4b2b      	ldr	r3, [pc, #172]	; (8008d68 <USBD_SetConfig+0x144>)
 8008cbc:	781b      	ldrb	r3, [r3, #0]
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008cc4:	4b28      	ldr	r3, [pc, #160]	; (8008d68 <USBD_SetConfig+0x144>)
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	4619      	mov	r1, r3
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f7ff f9b0 	bl	8008030 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 f9ec 	bl	80090ae <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 8008cd6:	e042      	b.n	8008d5e <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8008cd8:	4b23      	ldr	r3, [pc, #140]	; (8008d68 <USBD_SetConfig+0x144>)
 8008cda:	781b      	ldrb	r3, [r3, #0]
 8008cdc:	461a      	mov	r2, r3
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	685b      	ldr	r3, [r3, #4]
 8008ce2:	429a      	cmp	r2, r3
 8008ce4:	d02a      	beq.n	8008d3c <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	4619      	mov	r1, r3
 8008cee:	6878      	ldr	r0, [r7, #4]
 8008cf0:	f7ff f99e 	bl	8008030 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8008cf4:	4b1c      	ldr	r3, [pc, #112]	; (8008d68 <USBD_SetConfig+0x144>)
 8008cf6:	781b      	ldrb	r3, [r3, #0]
 8008cf8:	461a      	mov	r2, r3
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8008cfe:	4b1a      	ldr	r3, [pc, #104]	; (8008d68 <USBD_SetConfig+0x144>)
 8008d00:	781b      	ldrb	r3, [r3, #0]
 8008d02:	4619      	mov	r1, r3
 8008d04:	6878      	ldr	r0, [r7, #4]
 8008d06:	f7ff f977 	bl	8007ff8 <USBD_SetClassConfig>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8008d0e:	7bfb      	ldrb	r3, [r7, #15]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d00f      	beq.n	8008d34 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8008d14:	6839      	ldr	r1, [r7, #0]
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f000 f8fe 	bl	8008f18 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	685b      	ldr	r3, [r3, #4]
 8008d20:	b2db      	uxtb	r3, r3
 8008d22:	4619      	mov	r1, r3
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f7ff f983 	bl	8008030 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2202      	movs	r2, #2
 8008d2e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8008d32:	e014      	b.n	8008d5e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f000 f9ba 	bl	80090ae <USBD_CtlSendStatus>
    break;
 8008d3a:	e010      	b.n	8008d5e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 f9b6 	bl	80090ae <USBD_CtlSendStatus>
    break;
 8008d42:	e00c      	b.n	8008d5e <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8008d44:	6839      	ldr	r1, [r7, #0]
 8008d46:	6878      	ldr	r0, [r7, #4]
 8008d48:	f000 f8e6 	bl	8008f18 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008d4c:	4b06      	ldr	r3, [pc, #24]	; (8008d68 <USBD_SetConfig+0x144>)
 8008d4e:	781b      	ldrb	r3, [r3, #0]
 8008d50:	4619      	mov	r1, r3
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f7ff f96c 	bl	8008030 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8008d58:	2303      	movs	r3, #3
 8008d5a:	73fb      	strb	r3, [r7, #15]
    break;
 8008d5c:	bf00      	nop
  }

  return ret;
 8008d5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3710      	adds	r7, #16
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}
 8008d68:	200001ad 	.word	0x200001ad

08008d6c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b082      	sub	sp, #8
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	88db      	ldrh	r3, [r3, #6]
 8008d7a:	2b01      	cmp	r3, #1
 8008d7c:	d004      	beq.n	8008d88 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008d7e:	6839      	ldr	r1, [r7, #0]
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 f8c9 	bl	8008f18 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8008d86:	e021      	b.n	8008dcc <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d8e:	2b01      	cmp	r3, #1
 8008d90:	db17      	blt.n	8008dc2 <USBD_GetConfig+0x56>
 8008d92:	2b02      	cmp	r3, #2
 8008d94:	dd02      	ble.n	8008d9c <USBD_GetConfig+0x30>
 8008d96:	2b03      	cmp	r3, #3
 8008d98:	d00b      	beq.n	8008db2 <USBD_GetConfig+0x46>
 8008d9a:	e012      	b.n	8008dc2 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	3308      	adds	r3, #8
 8008da6:	2201      	movs	r2, #1
 8008da8:	4619      	mov	r1, r3
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f000 f925 	bl	8008ffa <USBD_CtlSendData>
      break;
 8008db0:	e00c      	b.n	8008dcc <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	3304      	adds	r3, #4
 8008db6:	2201      	movs	r2, #1
 8008db8:	4619      	mov	r1, r3
 8008dba:	6878      	ldr	r0, [r7, #4]
 8008dbc:	f000 f91d 	bl	8008ffa <USBD_CtlSendData>
      break;
 8008dc0:	e004      	b.n	8008dcc <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 8008dc2:	6839      	ldr	r1, [r7, #0]
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 f8a7 	bl	8008f18 <USBD_CtlError>
      break;
 8008dca:	bf00      	nop
}
 8008dcc:	bf00      	nop
 8008dce:	3708      	adds	r7, #8
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b082      	sub	sp, #8
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
 8008ddc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008de4:	3b01      	subs	r3, #1
 8008de6:	2b02      	cmp	r3, #2
 8008de8:	d81e      	bhi.n	8008e28 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	88db      	ldrh	r3, [r3, #6]
 8008dee:	2b02      	cmp	r3, #2
 8008df0:	d004      	beq.n	8008dfc <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 8008df2:	6839      	ldr	r1, [r7, #0]
 8008df4:	6878      	ldr	r0, [r7, #4]
 8008df6:	f000 f88f 	bl	8008f18 <USBD_CtlError>
      break;
 8008dfa:	e01a      	b.n	8008e32 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d005      	beq.n	8008e18 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	68db      	ldr	r3, [r3, #12]
 8008e10:	f043 0202 	orr.w	r2, r3, #2
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	330c      	adds	r3, #12
 8008e1c:	2202      	movs	r2, #2
 8008e1e:	4619      	mov	r1, r3
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 f8ea 	bl	8008ffa <USBD_CtlSendData>
    break;
 8008e26:	e004      	b.n	8008e32 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8008e28:	6839      	ldr	r1, [r7, #0]
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 f874 	bl	8008f18 <USBD_CtlError>
    break;
 8008e30:	bf00      	nop
  }
}
 8008e32:	bf00      	nop
 8008e34:	3708      	adds	r7, #8
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}

08008e3a <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e3a:	b580      	push	{r7, lr}
 8008e3c:	b082      	sub	sp, #8
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	6078      	str	r0, [r7, #4]
 8008e42:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	885b      	ldrh	r3, [r3, #2]
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d106      	bne.n	8008e5a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2201      	movs	r2, #1
 8008e50:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f000 f92a 	bl	80090ae <USBD_CtlSendStatus>
  }
}
 8008e5a:	bf00      	nop
 8008e5c:	3708      	adds	r7, #8
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}

08008e62 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b082      	sub	sp, #8
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]
 8008e6a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e72:	3b01      	subs	r3, #1
 8008e74:	2b02      	cmp	r3, #2
 8008e76:	d80b      	bhi.n	8008e90 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	885b      	ldrh	r3, [r3, #2]
 8008e7c:	2b01      	cmp	r3, #1
 8008e7e:	d10c      	bne.n	8008e9a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f000 f910 	bl	80090ae <USBD_CtlSendStatus>
      }
      break;
 8008e8e:	e004      	b.n	8008e9a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008e90:	6839      	ldr	r1, [r7, #0]
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 f840 	bl	8008f18 <USBD_CtlError>
      break;
 8008e98:	e000      	b.n	8008e9c <USBD_ClrFeature+0x3a>
      break;
 8008e9a:	bf00      	nop
  }
}
 8008e9c:	bf00      	nop
 8008e9e:	3708      	adds	r7, #8
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}

08008ea4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	781a      	ldrb	r2, [r3, #0]
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	3301      	adds	r3, #1
 8008ebe:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	781a      	ldrb	r2, [r3, #0]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	3301      	adds	r3, #1
 8008ecc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008ece:	68f8      	ldr	r0, [r7, #12]
 8008ed0:	f7ff faa8 	bl	8008424 <SWAPBYTE>
 8008ed4:	4603      	mov	r3, r0
 8008ed6:	461a      	mov	r2, r3
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	3301      	adds	r3, #1
 8008ee0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	3301      	adds	r3, #1
 8008ee6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008ee8:	68f8      	ldr	r0, [r7, #12]
 8008eea:	f7ff fa9b 	bl	8008424 <SWAPBYTE>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	461a      	mov	r2, r3
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	3301      	adds	r3, #1
 8008efa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	3301      	adds	r3, #1
 8008f00:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008f02:	68f8      	ldr	r0, [r7, #12]
 8008f04:	f7ff fa8e 	bl	8008424 <SWAPBYTE>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	461a      	mov	r2, r3
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	80da      	strh	r2, [r3, #6]
}
 8008f10:	bf00      	nop
 8008f12:	3710      	adds	r7, #16
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008f22:	2180      	movs	r1, #128	; 0x80
 8008f24:	6878      	ldr	r0, [r7, #4]
 8008f26:	f000 fc81 	bl	800982c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008f2a:	2100      	movs	r1, #0
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 fc7d 	bl	800982c <USBD_LL_StallEP>
}
 8008f32:	bf00      	nop
 8008f34:	3708      	adds	r7, #8
 8008f36:	46bd      	mov	sp, r7
 8008f38:	bd80      	pop	{r7, pc}

08008f3a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008f3a:	b580      	push	{r7, lr}
 8008f3c:	b086      	sub	sp, #24
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	60f8      	str	r0, [r7, #12]
 8008f42:	60b9      	str	r1, [r7, #8]
 8008f44:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008f46:	2300      	movs	r3, #0
 8008f48:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d036      	beq.n	8008fbe <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8008f54:	6938      	ldr	r0, [r7, #16]
 8008f56:	f000 f836 	bl	8008fc6 <USBD_GetLen>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	3301      	adds	r3, #1
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	005b      	lsls	r3, r3, #1
 8008f62:	b29a      	uxth	r2, r3
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008f68:	7dfb      	ldrb	r3, [r7, #23]
 8008f6a:	68ba      	ldr	r2, [r7, #8]
 8008f6c:	4413      	add	r3, r2
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	7812      	ldrb	r2, [r2, #0]
 8008f72:	701a      	strb	r2, [r3, #0]
  idx++;
 8008f74:	7dfb      	ldrb	r3, [r7, #23]
 8008f76:	3301      	adds	r3, #1
 8008f78:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008f7a:	7dfb      	ldrb	r3, [r7, #23]
 8008f7c:	68ba      	ldr	r2, [r7, #8]
 8008f7e:	4413      	add	r3, r2
 8008f80:	2203      	movs	r2, #3
 8008f82:	701a      	strb	r2, [r3, #0]
  idx++;
 8008f84:	7dfb      	ldrb	r3, [r7, #23]
 8008f86:	3301      	adds	r3, #1
 8008f88:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008f8a:	e013      	b.n	8008fb4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8008f8c:	7dfb      	ldrb	r3, [r7, #23]
 8008f8e:	68ba      	ldr	r2, [r7, #8]
 8008f90:	4413      	add	r3, r2
 8008f92:	693a      	ldr	r2, [r7, #16]
 8008f94:	7812      	ldrb	r2, [r2, #0]
 8008f96:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	3301      	adds	r3, #1
 8008f9c:	613b      	str	r3, [r7, #16]
    idx++;
 8008f9e:	7dfb      	ldrb	r3, [r7, #23]
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008fa4:	7dfb      	ldrb	r3, [r7, #23]
 8008fa6:	68ba      	ldr	r2, [r7, #8]
 8008fa8:	4413      	add	r3, r2
 8008faa:	2200      	movs	r2, #0
 8008fac:	701a      	strb	r2, [r3, #0]
    idx++;
 8008fae:	7dfb      	ldrb	r3, [r7, #23]
 8008fb0:	3301      	adds	r3, #1
 8008fb2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d1e7      	bne.n	8008f8c <USBD_GetString+0x52>
 8008fbc:	e000      	b.n	8008fc0 <USBD_GetString+0x86>
    return;
 8008fbe:	bf00      	nop
  }
}
 8008fc0:	3718      	adds	r7, #24
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}

08008fc6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008fc6:	b480      	push	{r7}
 8008fc8:	b085      	sub	sp, #20
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008fd6:	e005      	b.n	8008fe4 <USBD_GetLen+0x1e>
  {
    len++;
 8008fd8:	7bfb      	ldrb	r3, [r7, #15]
 8008fda:	3301      	adds	r3, #1
 8008fdc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	3301      	adds	r3, #1
 8008fe2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	781b      	ldrb	r3, [r3, #0]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d1f5      	bne.n	8008fd8 <USBD_GetLen+0x12>
  }

  return len;
 8008fec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3714      	adds	r7, #20
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff8:	4770      	bx	lr

08008ffa <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b084      	sub	sp, #16
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	60f8      	str	r0, [r7, #12]
 8009002:	60b9      	str	r1, [r7, #8]
 8009004:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2202      	movs	r2, #2
 800900a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	687a      	ldr	r2, [r7, #4]
 8009012:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	687a      	ldr	r2, [r7, #4]
 8009018:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	68ba      	ldr	r2, [r7, #8]
 800901e:	2100      	movs	r1, #0
 8009020:	68f8      	ldr	r0, [r7, #12]
 8009022:	f000 fc8d 	bl	8009940 <USBD_LL_Transmit>

  return USBD_OK;
 8009026:	2300      	movs	r3, #0
}
 8009028:	4618      	mov	r0, r3
 800902a:	3710      	adds	r7, #16
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}

08009030 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b084      	sub	sp, #16
 8009034:	af00      	add	r7, sp, #0
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	68ba      	ldr	r2, [r7, #8]
 8009040:	2100      	movs	r1, #0
 8009042:	68f8      	ldr	r0, [r7, #12]
 8009044:	f000 fc7c 	bl	8009940 <USBD_LL_Transmit>

  return USBD_OK;
 8009048:	2300      	movs	r3, #0
}
 800904a:	4618      	mov	r0, r3
 800904c:	3710      	adds	r7, #16
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}

08009052 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009052:	b580      	push	{r7, lr}
 8009054:	b084      	sub	sp, #16
 8009056:	af00      	add	r7, sp, #0
 8009058:	60f8      	str	r0, [r7, #12]
 800905a:	60b9      	str	r1, [r7, #8]
 800905c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2203      	movs	r2, #3
 8009062:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	687a      	ldr	r2, [r7, #4]
 8009072:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	68ba      	ldr	r2, [r7, #8]
 800907a:	2100      	movs	r1, #0
 800907c:	68f8      	ldr	r0, [r7, #12]
 800907e:	f000 fc80 	bl	8009982 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009082:	2300      	movs	r3, #0
}
 8009084:	4618      	mov	r0, r3
 8009086:	3710      	adds	r7, #16
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b084      	sub	sp, #16
 8009090:	af00      	add	r7, sp, #0
 8009092:	60f8      	str	r0, [r7, #12]
 8009094:	60b9      	str	r1, [r7, #8]
 8009096:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	68ba      	ldr	r2, [r7, #8]
 800909c:	2100      	movs	r1, #0
 800909e:	68f8      	ldr	r0, [r7, #12]
 80090a0:	f000 fc6f 	bl	8009982 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090a4:	2300      	movs	r3, #0
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3710      	adds	r7, #16
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}

080090ae <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80090ae:	b580      	push	{r7, lr}
 80090b0:	b082      	sub	sp, #8
 80090b2:	af00      	add	r7, sp, #0
 80090b4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2204      	movs	r2, #4
 80090ba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80090be:	2300      	movs	r3, #0
 80090c0:	2200      	movs	r2, #0
 80090c2:	2100      	movs	r1, #0
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 fc3b 	bl	8009940 <USBD_LL_Transmit>

  return USBD_OK;
 80090ca:	2300      	movs	r3, #0
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3708      	adds	r7, #8
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b082      	sub	sp, #8
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2205      	movs	r2, #5
 80090e0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80090e4:	2300      	movs	r3, #0
 80090e6:	2200      	movs	r2, #0
 80090e8:	2100      	movs	r1, #0
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f000 fc49 	bl	8009982 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090f0:	2300      	movs	r3, #0
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3708      	adds	r7, #8
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}
	...

080090fc <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8009100:	2200      	movs	r2, #0
 8009102:	4912      	ldr	r1, [pc, #72]	; (800914c <MX_USB_Device_Init+0x50>)
 8009104:	4812      	ldr	r0, [pc, #72]	; (8009150 <MX_USB_Device_Init+0x54>)
 8009106:	f7fe ff09 	bl	8007f1c <USBD_Init>
 800910a:	4603      	mov	r3, r0
 800910c:	2b00      	cmp	r3, #0
 800910e:	d001      	beq.n	8009114 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8009110:	f7f8 f9ae 	bl	8001470 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8009114:	490f      	ldr	r1, [pc, #60]	; (8009154 <MX_USB_Device_Init+0x58>)
 8009116:	480e      	ldr	r0, [pc, #56]	; (8009150 <MX_USB_Device_Init+0x54>)
 8009118:	f7fe ff30 	bl	8007f7c <USBD_RegisterClass>
 800911c:	4603      	mov	r3, r0
 800911e:	2b00      	cmp	r3, #0
 8009120:	d001      	beq.n	8009126 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8009122:	f7f8 f9a5 	bl	8001470 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8009126:	490c      	ldr	r1, [pc, #48]	; (8009158 <MX_USB_Device_Init+0x5c>)
 8009128:	4809      	ldr	r0, [pc, #36]	; (8009150 <MX_USB_Device_Init+0x54>)
 800912a:	f7fe fe5b 	bl	8007de4 <USBD_CDC_RegisterInterface>
 800912e:	4603      	mov	r3, r0
 8009130:	2b00      	cmp	r3, #0
 8009132:	d001      	beq.n	8009138 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8009134:	f7f8 f99c 	bl	8001470 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8009138:	4805      	ldr	r0, [pc, #20]	; (8009150 <MX_USB_Device_Init+0x54>)
 800913a:	f7fe ff46 	bl	8007fca <USBD_Start>
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d001      	beq.n	8009148 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8009144:	f7f8 f994 	bl	8001470 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8009148:	bf00      	nop
 800914a:	bd80      	pop	{r7, pc}
 800914c:	20000130 	.word	0x20000130
 8009150:	20000634 	.word	0x20000634
 8009154:	20000018 	.word	0x20000018
 8009158:	2000011c 	.word	0x2000011c

0800915c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009160:	2200      	movs	r2, #0
 8009162:	4905      	ldr	r1, [pc, #20]	; (8009178 <CDC_Init_FS+0x1c>)
 8009164:	4805      	ldr	r0, [pc, #20]	; (800917c <CDC_Init_FS+0x20>)
 8009166:	f7fe fe52 	bl	8007e0e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800916a:	4905      	ldr	r1, [pc, #20]	; (8009180 <CDC_Init_FS+0x24>)
 800916c:	4803      	ldr	r0, [pc, #12]	; (800917c <CDC_Init_FS+0x20>)
 800916e:	f7fe fe67 	bl	8007e40 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009172:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009174:	4618      	mov	r0, r3
 8009176:	bd80      	pop	{r7, pc}
 8009178:	20000cec 	.word	0x20000cec
 800917c:	20000634 	.word	0x20000634
 8009180:	20000904 	.word	0x20000904

08009184 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009184:	b480      	push	{r7}
 8009186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009188:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800918a:	4618      	mov	r0, r3
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr

08009194 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009194:	b480      	push	{r7}
 8009196:	b083      	sub	sp, #12
 8009198:	af00      	add	r7, sp, #0
 800919a:	4603      	mov	r3, r0
 800919c:	6039      	str	r1, [r7, #0]
 800919e:	71fb      	strb	r3, [r7, #7]
 80091a0:	4613      	mov	r3, r2
 80091a2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80091a4:	79fb      	ldrb	r3, [r7, #7]
 80091a6:	2b23      	cmp	r3, #35	; 0x23
 80091a8:	d84a      	bhi.n	8009240 <CDC_Control_FS+0xac>
 80091aa:	a201      	add	r2, pc, #4	; (adr r2, 80091b0 <CDC_Control_FS+0x1c>)
 80091ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091b0:	08009241 	.word	0x08009241
 80091b4:	08009241 	.word	0x08009241
 80091b8:	08009241 	.word	0x08009241
 80091bc:	08009241 	.word	0x08009241
 80091c0:	08009241 	.word	0x08009241
 80091c4:	08009241 	.word	0x08009241
 80091c8:	08009241 	.word	0x08009241
 80091cc:	08009241 	.word	0x08009241
 80091d0:	08009241 	.word	0x08009241
 80091d4:	08009241 	.word	0x08009241
 80091d8:	08009241 	.word	0x08009241
 80091dc:	08009241 	.word	0x08009241
 80091e0:	08009241 	.word	0x08009241
 80091e4:	08009241 	.word	0x08009241
 80091e8:	08009241 	.word	0x08009241
 80091ec:	08009241 	.word	0x08009241
 80091f0:	08009241 	.word	0x08009241
 80091f4:	08009241 	.word	0x08009241
 80091f8:	08009241 	.word	0x08009241
 80091fc:	08009241 	.word	0x08009241
 8009200:	08009241 	.word	0x08009241
 8009204:	08009241 	.word	0x08009241
 8009208:	08009241 	.word	0x08009241
 800920c:	08009241 	.word	0x08009241
 8009210:	08009241 	.word	0x08009241
 8009214:	08009241 	.word	0x08009241
 8009218:	08009241 	.word	0x08009241
 800921c:	08009241 	.word	0x08009241
 8009220:	08009241 	.word	0x08009241
 8009224:	08009241 	.word	0x08009241
 8009228:	08009241 	.word	0x08009241
 800922c:	08009241 	.word	0x08009241
 8009230:	08009241 	.word	0x08009241
 8009234:	08009241 	.word	0x08009241
 8009238:	08009241 	.word	0x08009241
 800923c:	08009241 	.word	0x08009241
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009240:	bf00      	nop
  }

  return (USBD_OK);
 8009242:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009244:	4618      	mov	r0, r3
 8009246:	370c      	adds	r7, #12
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr

08009250 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  CDC_On_Receive(Buf, Len); // (1)
 800925a:	6839      	ldr	r1, [r7, #0]
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f7f7 fbc9 	bl	80009f4 <CDC_On_Receive>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009262:	6879      	ldr	r1, [r7, #4]
 8009264:	4805      	ldr	r0, [pc, #20]	; (800927c <CDC_Receive_FS+0x2c>)
 8009266:	f7fe fdeb 	bl	8007e40 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800926a:	4804      	ldr	r0, [pc, #16]	; (800927c <CDC_Receive_FS+0x2c>)
 800926c:	f7fe fe2c 	bl	8007ec8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009270:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009272:	4618      	mov	r0, r3
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	20000634 	.word	0x20000634

08009280 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	460b      	mov	r3, r1
 800928a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800928c:	2300      	movs	r3, #0
 800928e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009290:	4b0d      	ldr	r3, [pc, #52]	; (80092c8 <CDC_Transmit_FS+0x48>)
 8009292:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009296:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d001      	beq.n	80092a6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80092a2:	2301      	movs	r3, #1
 80092a4:	e00b      	b.n	80092be <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80092a6:	887b      	ldrh	r3, [r7, #2]
 80092a8:	461a      	mov	r2, r3
 80092aa:	6879      	ldr	r1, [r7, #4]
 80092ac:	4806      	ldr	r0, [pc, #24]	; (80092c8 <CDC_Transmit_FS+0x48>)
 80092ae:	f7fe fdae 	bl	8007e0e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80092b2:	4805      	ldr	r0, [pc, #20]	; (80092c8 <CDC_Transmit_FS+0x48>)
 80092b4:	f7fe fdd8 	bl	8007e68 <USBD_CDC_TransmitPacket>
 80092b8:	4603      	mov	r3, r0
 80092ba:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80092bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80092be:	4618      	mov	r0, r3
 80092c0:	3710      	adds	r7, #16
 80092c2:	46bd      	mov	sp, r7
 80092c4:	bd80      	pop	{r7, pc}
 80092c6:	bf00      	nop
 80092c8:	20000634 	.word	0x20000634

080092cc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b087      	sub	sp, #28
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	60f8      	str	r0, [r7, #12]
 80092d4:	60b9      	str	r1, [r7, #8]
 80092d6:	4613      	mov	r3, r2
 80092d8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80092da:	2300      	movs	r3, #0
 80092dc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80092de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	371c      	adds	r7, #28
 80092e6:	46bd      	mov	sp, r7
 80092e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ec:	4770      	bx	lr
	...

080092f0 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	4603      	mov	r3, r0
 80092f8:	6039      	str	r1, [r7, #0]
 80092fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	2212      	movs	r2, #18
 8009300:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8009302:	4b03      	ldr	r3, [pc, #12]	; (8009310 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8009304:	4618      	mov	r0, r3
 8009306:	370c      	adds	r7, #12
 8009308:	46bd      	mov	sp, r7
 800930a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930e:	4770      	bx	lr
 8009310:	20000150 	.word	0x20000150

08009314 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009314:	b480      	push	{r7}
 8009316:	b083      	sub	sp, #12
 8009318:	af00      	add	r7, sp, #0
 800931a:	4603      	mov	r3, r0
 800931c:	6039      	str	r1, [r7, #0]
 800931e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	2204      	movs	r2, #4
 8009324:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009326:	4b03      	ldr	r3, [pc, #12]	; (8009334 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8009328:	4618      	mov	r0, r3
 800932a:	370c      	adds	r7, #12
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr
 8009334:	20000164 	.word	0x20000164

08009338 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b082      	sub	sp, #8
 800933c:	af00      	add	r7, sp, #0
 800933e:	4603      	mov	r3, r0
 8009340:	6039      	str	r1, [r7, #0]
 8009342:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009344:	79fb      	ldrb	r3, [r7, #7]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d105      	bne.n	8009356 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800934a:	683a      	ldr	r2, [r7, #0]
 800934c:	4907      	ldr	r1, [pc, #28]	; (800936c <USBD_CDC_ProductStrDescriptor+0x34>)
 800934e:	4808      	ldr	r0, [pc, #32]	; (8009370 <USBD_CDC_ProductStrDescriptor+0x38>)
 8009350:	f7ff fdf3 	bl	8008f3a <USBD_GetString>
 8009354:	e004      	b.n	8009360 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8009356:	683a      	ldr	r2, [r7, #0]
 8009358:	4904      	ldr	r1, [pc, #16]	; (800936c <USBD_CDC_ProductStrDescriptor+0x34>)
 800935a:	4805      	ldr	r0, [pc, #20]	; (8009370 <USBD_CDC_ProductStrDescriptor+0x38>)
 800935c:	f7ff fded 	bl	8008f3a <USBD_GetString>
  }
  return USBD_StrDesc;
 8009360:	4b02      	ldr	r3, [pc, #8]	; (800936c <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8009362:	4618      	mov	r0, r3
 8009364:	3708      	adds	r7, #8
 8009366:	46bd      	mov	sp, r7
 8009368:	bd80      	pop	{r7, pc}
 800936a:	bf00      	nop
 800936c:	200010d4 	.word	0x200010d4
 8009370:	08009b74 	.word	0x08009b74

08009374 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b082      	sub	sp, #8
 8009378:	af00      	add	r7, sp, #0
 800937a:	4603      	mov	r3, r0
 800937c:	6039      	str	r1, [r7, #0]
 800937e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009380:	683a      	ldr	r2, [r7, #0]
 8009382:	4904      	ldr	r1, [pc, #16]	; (8009394 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8009384:	4804      	ldr	r0, [pc, #16]	; (8009398 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8009386:	f7ff fdd8 	bl	8008f3a <USBD_GetString>
  return USBD_StrDesc;
 800938a:	4b02      	ldr	r3, [pc, #8]	; (8009394 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800938c:	4618      	mov	r0, r3
 800938e:	3708      	adds	r7, #8
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}
 8009394:	200010d4 	.word	0x200010d4
 8009398:	08009b8c 	.word	0x08009b8c

0800939c <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b082      	sub	sp, #8
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	4603      	mov	r3, r0
 80093a4:	6039      	str	r1, [r7, #0]
 80093a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	221a      	movs	r2, #26
 80093ac:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80093ae:	f000 f843 	bl	8009438 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80093b2:	4b02      	ldr	r3, [pc, #8]	; (80093bc <USBD_CDC_SerialStrDescriptor+0x20>)
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3708      	adds	r7, #8
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}
 80093bc:	20000168 	.word	0x20000168

080093c0 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b082      	sub	sp, #8
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	4603      	mov	r3, r0
 80093c8:	6039      	str	r1, [r7, #0]
 80093ca:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80093cc:	79fb      	ldrb	r3, [r7, #7]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d105      	bne.n	80093de <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80093d2:	683a      	ldr	r2, [r7, #0]
 80093d4:	4907      	ldr	r1, [pc, #28]	; (80093f4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80093d6:	4808      	ldr	r0, [pc, #32]	; (80093f8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80093d8:	f7ff fdaf 	bl	8008f3a <USBD_GetString>
 80093dc:	e004      	b.n	80093e8 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80093de:	683a      	ldr	r2, [r7, #0]
 80093e0:	4904      	ldr	r1, [pc, #16]	; (80093f4 <USBD_CDC_ConfigStrDescriptor+0x34>)
 80093e2:	4805      	ldr	r0, [pc, #20]	; (80093f8 <USBD_CDC_ConfigStrDescriptor+0x38>)
 80093e4:	f7ff fda9 	bl	8008f3a <USBD_GetString>
  }
  return USBD_StrDesc;
 80093e8:	4b02      	ldr	r3, [pc, #8]	; (80093f4 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 80093ea:	4618      	mov	r0, r3
 80093ec:	3708      	adds	r7, #8
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd80      	pop	{r7, pc}
 80093f2:	bf00      	nop
 80093f4:	200010d4 	.word	0x200010d4
 80093f8:	08009ba0 	.word	0x08009ba0

080093fc <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	4603      	mov	r3, r0
 8009404:	6039      	str	r1, [r7, #0]
 8009406:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009408:	79fb      	ldrb	r3, [r7, #7]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d105      	bne.n	800941a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800940e:	683a      	ldr	r2, [r7, #0]
 8009410:	4907      	ldr	r1, [pc, #28]	; (8009430 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8009412:	4808      	ldr	r0, [pc, #32]	; (8009434 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8009414:	f7ff fd91 	bl	8008f3a <USBD_GetString>
 8009418:	e004      	b.n	8009424 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800941a:	683a      	ldr	r2, [r7, #0]
 800941c:	4904      	ldr	r1, [pc, #16]	; (8009430 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800941e:	4805      	ldr	r0, [pc, #20]	; (8009434 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8009420:	f7ff fd8b 	bl	8008f3a <USBD_GetString>
  }
  return USBD_StrDesc;
 8009424:	4b02      	ldr	r3, [pc, #8]	; (8009430 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8009426:	4618      	mov	r0, r3
 8009428:	3708      	adds	r7, #8
 800942a:	46bd      	mov	sp, r7
 800942c:	bd80      	pop	{r7, pc}
 800942e:	bf00      	nop
 8009430:	200010d4 	.word	0x200010d4
 8009434:	08009bac 	.word	0x08009bac

08009438 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b084      	sub	sp, #16
 800943c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800943e:	4b0f      	ldr	r3, [pc, #60]	; (800947c <Get_SerialNum+0x44>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009444:	4b0e      	ldr	r3, [pc, #56]	; (8009480 <Get_SerialNum+0x48>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800944a:	4b0e      	ldr	r3, [pc, #56]	; (8009484 <Get_SerialNum+0x4c>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009450:	68fa      	ldr	r2, [r7, #12]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	4413      	add	r3, r2
 8009456:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d009      	beq.n	8009472 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800945e:	2208      	movs	r2, #8
 8009460:	4909      	ldr	r1, [pc, #36]	; (8009488 <Get_SerialNum+0x50>)
 8009462:	68f8      	ldr	r0, [r7, #12]
 8009464:	f000 f814 	bl	8009490 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009468:	2204      	movs	r2, #4
 800946a:	4908      	ldr	r1, [pc, #32]	; (800948c <Get_SerialNum+0x54>)
 800946c:	68b8      	ldr	r0, [r7, #8]
 800946e:	f000 f80f 	bl	8009490 <IntToUnicode>
  }
}
 8009472:	bf00      	nop
 8009474:	3710      	adds	r7, #16
 8009476:	46bd      	mov	sp, r7
 8009478:	bd80      	pop	{r7, pc}
 800947a:	bf00      	nop
 800947c:	1fff7590 	.word	0x1fff7590
 8009480:	1fff7594 	.word	0x1fff7594
 8009484:	1fff7598 	.word	0x1fff7598
 8009488:	2000016a 	.word	0x2000016a
 800948c:	2000017a 	.word	0x2000017a

08009490 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009490:	b480      	push	{r7}
 8009492:	b087      	sub	sp, #28
 8009494:	af00      	add	r7, sp, #0
 8009496:	60f8      	str	r0, [r7, #12]
 8009498:	60b9      	str	r1, [r7, #8]
 800949a:	4613      	mov	r3, r2
 800949c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800949e:	2300      	movs	r3, #0
 80094a0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80094a2:	2300      	movs	r3, #0
 80094a4:	75fb      	strb	r3, [r7, #23]
 80094a6:	e027      	b.n	80094f8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	0f1b      	lsrs	r3, r3, #28
 80094ac:	2b09      	cmp	r3, #9
 80094ae:	d80b      	bhi.n	80094c8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	0f1b      	lsrs	r3, r3, #28
 80094b4:	b2da      	uxtb	r2, r3
 80094b6:	7dfb      	ldrb	r3, [r7, #23]
 80094b8:	005b      	lsls	r3, r3, #1
 80094ba:	4619      	mov	r1, r3
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	440b      	add	r3, r1
 80094c0:	3230      	adds	r2, #48	; 0x30
 80094c2:	b2d2      	uxtb	r2, r2
 80094c4:	701a      	strb	r2, [r3, #0]
 80094c6:	e00a      	b.n	80094de <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	0f1b      	lsrs	r3, r3, #28
 80094cc:	b2da      	uxtb	r2, r3
 80094ce:	7dfb      	ldrb	r3, [r7, #23]
 80094d0:	005b      	lsls	r3, r3, #1
 80094d2:	4619      	mov	r1, r3
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	440b      	add	r3, r1
 80094d8:	3237      	adds	r2, #55	; 0x37
 80094da:	b2d2      	uxtb	r2, r2
 80094dc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	011b      	lsls	r3, r3, #4
 80094e2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80094e4:	7dfb      	ldrb	r3, [r7, #23]
 80094e6:	005b      	lsls	r3, r3, #1
 80094e8:	3301      	adds	r3, #1
 80094ea:	68ba      	ldr	r2, [r7, #8]
 80094ec:	4413      	add	r3, r2
 80094ee:	2200      	movs	r2, #0
 80094f0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80094f2:	7dfb      	ldrb	r3, [r7, #23]
 80094f4:	3301      	adds	r3, #1
 80094f6:	75fb      	strb	r3, [r7, #23]
 80094f8:	7dfa      	ldrb	r2, [r7, #23]
 80094fa:	79fb      	ldrb	r3, [r7, #7]
 80094fc:	429a      	cmp	r2, r3
 80094fe:	d3d3      	bcc.n	80094a8 <IntToUnicode+0x18>
  }
}
 8009500:	bf00      	nop
 8009502:	371c      	adds	r7, #28
 8009504:	46bd      	mov	sp, r7
 8009506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950a:	4770      	bx	lr

0800950c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACK == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACK */
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b084      	sub	sp, #16
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	4a0d      	ldr	r2, [pc, #52]	; (8009550 <HAL_PCD_MspInit+0x44>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d113      	bne.n	8009546 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800951e:	4b0d      	ldr	r3, [pc, #52]	; (8009554 <HAL_PCD_MspInit+0x48>)
 8009520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009522:	4a0c      	ldr	r2, [pc, #48]	; (8009554 <HAL_PCD_MspInit+0x48>)
 8009524:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009528:	6593      	str	r3, [r2, #88]	; 0x58
 800952a:	4b0a      	ldr	r3, [pc, #40]	; (8009554 <HAL_PCD_MspInit+0x48>)
 800952c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800952e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009532:	60fb      	str	r3, [r7, #12]
 8009534:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8009536:	2200      	movs	r2, #0
 8009538:	2100      	movs	r1, #0
 800953a:	2014      	movs	r0, #20
 800953c:	f7f8 fb83 	bl	8001c46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8009540:	2014      	movs	r0, #20
 8009542:	f7f8 fb9a 	bl	8001c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009546:	bf00      	nop
 8009548:	3710      	adds	r7, #16
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}
 800954e:	bf00      	nop
 8009550:	40005c00 	.word	0x40005c00
 8009554:	40021000 	.word	0x40021000

08009558 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b082      	sub	sp, #8
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8d3 22f0 	ldr.w	r2, [r3, #752]	; 0x2f0
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800956c:	4619      	mov	r1, r3
 800956e:	4610      	mov	r0, r2
 8009570:	f7fe fd76 	bl	8008060 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8009574:	bf00      	nop
 8009576:	3708      	adds	r7, #8
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b082      	sub	sp, #8
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
 8009584:	460b      	mov	r3, r1
 8009586:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 800958e:	78fa      	ldrb	r2, [r7, #3]
 8009590:	6879      	ldr	r1, [r7, #4]
 8009592:	4613      	mov	r3, r2
 8009594:	009b      	lsls	r3, r3, #2
 8009596:	4413      	add	r3, r2
 8009598:	00db      	lsls	r3, r3, #3
 800959a:	440b      	add	r3, r1
 800959c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80095a0:	681a      	ldr	r2, [r3, #0]
 80095a2:	78fb      	ldrb	r3, [r7, #3]
 80095a4:	4619      	mov	r1, r3
 80095a6:	f7fe fdae 	bl	8008106 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 80095aa:	bf00      	nop
 80095ac:	3708      	adds	r7, #8
 80095ae:	46bd      	mov	sp, r7
 80095b0:	bd80      	pop	{r7, pc}

080095b2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b082      	sub	sp, #8
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
 80095ba:	460b      	mov	r3, r1
 80095bc:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f8d3 02f0 	ldr.w	r0, [r3, #752]	; 0x2f0
 80095c4:	78fa      	ldrb	r2, [r7, #3]
 80095c6:	6879      	ldr	r1, [r7, #4]
 80095c8:	4613      	mov	r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	4413      	add	r3, r2
 80095ce:	00db      	lsls	r3, r3, #3
 80095d0:	440b      	add	r3, r1
 80095d2:	333c      	adds	r3, #60	; 0x3c
 80095d4:	681a      	ldr	r2, [r3, #0]
 80095d6:	78fb      	ldrb	r3, [r7, #3]
 80095d8:	4619      	mov	r1, r3
 80095da:	f7fe fdf7 	bl	80081cc <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 80095de:	bf00      	nop
 80095e0:	3708      	adds	r7, #8
 80095e2:	46bd      	mov	sp, r7
 80095e4:	bd80      	pop	{r7, pc}

080095e6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095e6:	b580      	push	{r7, lr}
 80095e8:	b082      	sub	sp, #8
 80095ea:	af00      	add	r7, sp, #0
 80095ec:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 80095f4:	4618      	mov	r0, r3
 80095f6:	f7fe fefb 	bl	80083f0 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80095fa:	bf00      	nop
 80095fc:	3708      	adds	r7, #8
 80095fe:	46bd      	mov	sp, r7
 8009600:	bd80      	pop	{r7, pc}

08009602 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009602:	b580      	push	{r7, lr}
 8009604:	b084      	sub	sp, #16
 8009606:	af00      	add	r7, sp, #0
 8009608:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800960a:	2301      	movs	r3, #1
 800960c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	689b      	ldr	r3, [r3, #8]
 8009612:	2b02      	cmp	r3, #2
 8009614:	d001      	beq.n	800961a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009616:	f7f7 ff2b 	bl	8001470 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8009620:	7bfa      	ldrb	r2, [r7, #15]
 8009622:	4611      	mov	r1, r2
 8009624:	4618      	mov	r0, r3
 8009626:	f7fe fea8 	bl	800837a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8009630:	4618      	mov	r0, r3
 8009632:	f7fe fe61 	bl	80082f8 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8009636:	bf00      	nop
 8009638:	3710      	adds	r7, #16
 800963a:	46bd      	mov	sp, r7
 800963c:	bd80      	pop	{r7, pc}
	...

08009640 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800964e:	4618      	mov	r0, r3
 8009650:	f7fe fea3 	bl	800839a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	699b      	ldr	r3, [r3, #24]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d005      	beq.n	8009668 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800965c:	4b04      	ldr	r3, [pc, #16]	; (8009670 <HAL_PCD_SuspendCallback+0x30>)
 800965e:	691b      	ldr	r3, [r3, #16]
 8009660:	4a03      	ldr	r2, [pc, #12]	; (8009670 <HAL_PCD_SuspendCallback+0x30>)
 8009662:	f043 0306 	orr.w	r3, r3, #6
 8009666:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8009668:	bf00      	nop
 800966a:	3708      	adds	r7, #8
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}
 8009670:	e000ed00 	.word	0xe000ed00

08009674 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	699b      	ldr	r3, [r3, #24]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d007      	beq.n	8009694 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009684:	4b08      	ldr	r3, [pc, #32]	; (80096a8 <HAL_PCD_ResumeCallback+0x34>)
 8009686:	691b      	ldr	r3, [r3, #16]
 8009688:	4a07      	ldr	r2, [pc, #28]	; (80096a8 <HAL_PCD_ResumeCallback+0x34>)
 800968a:	f023 0306 	bic.w	r3, r3, #6
 800968e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8009690:	f000 f9fa 	bl	8009a88 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 800969a:	4618      	mov	r0, r3
 800969c:	f7fe fe92 	bl	80083c4 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 80096a0:	bf00      	nop
 80096a2:	3708      	adds	r7, #8
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}
 80096a8:	e000ed00 	.word	0xe000ed00

080096ac <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b082      	sub	sp, #8
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 80096b4:	4a2b      	ldr	r2, [pc, #172]	; (8009764 <USBD_LL_Init+0xb8>)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f8c2 32f0 	str.w	r3, [r2, #752]	; 0x2f0
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	4a29      	ldr	r2, [pc, #164]	; (8009764 <USBD_LL_Init+0xb8>)
 80096c0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 80096c4:	4b27      	ldr	r3, [pc, #156]	; (8009764 <USBD_LL_Init+0xb8>)
 80096c6:	4a28      	ldr	r2, [pc, #160]	; (8009768 <USBD_LL_Init+0xbc>)
 80096c8:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80096ca:	4b26      	ldr	r3, [pc, #152]	; (8009764 <USBD_LL_Init+0xb8>)
 80096cc:	2208      	movs	r2, #8
 80096ce:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80096d0:	4b24      	ldr	r3, [pc, #144]	; (8009764 <USBD_LL_Init+0xb8>)
 80096d2:	2202      	movs	r2, #2
 80096d4:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80096d6:	4b23      	ldr	r3, [pc, #140]	; (8009764 <USBD_LL_Init+0xb8>)
 80096d8:	2202      	movs	r2, #2
 80096da:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80096dc:	4b21      	ldr	r3, [pc, #132]	; (8009764 <USBD_LL_Init+0xb8>)
 80096de:	2200      	movs	r2, #0
 80096e0:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80096e2:	4b20      	ldr	r3, [pc, #128]	; (8009764 <USBD_LL_Init+0xb8>)
 80096e4:	2200      	movs	r2, #0
 80096e6:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80096e8:	4b1e      	ldr	r3, [pc, #120]	; (8009764 <USBD_LL_Init+0xb8>)
 80096ea:	2200      	movs	r2, #0
 80096ec:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80096ee:	4b1d      	ldr	r3, [pc, #116]	; (8009764 <USBD_LL_Init+0xb8>)
 80096f0:	2200      	movs	r2, #0
 80096f2:	621a      	str	r2, [r3, #32]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80096f4:	481b      	ldr	r0, [pc, #108]	; (8009764 <USBD_LL_Init+0xb8>)
 80096f6:	f7f8 fc8f 	bl	8002018 <HAL_PCD_Init>
 80096fa:	4603      	mov	r3, r0
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8009700:	f7f7 feb6 	bl	8001470 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800970a:	2318      	movs	r3, #24
 800970c:	2200      	movs	r2, #0
 800970e:	2100      	movs	r1, #0
 8009710:	f7f9 ff7d 	bl	800360e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800971a:	2358      	movs	r3, #88	; 0x58
 800971c:	2200      	movs	r2, #0
 800971e:	2180      	movs	r1, #128	; 0x80
 8009720:	f7f9 ff75 	bl	800360e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800972a:	23c0      	movs	r3, #192	; 0xc0
 800972c:	2200      	movs	r2, #0
 800972e:	2181      	movs	r1, #129	; 0x81
 8009730:	f7f9 ff6d 	bl	800360e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800973a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800973e:	2200      	movs	r2, #0
 8009740:	2101      	movs	r1, #1
 8009742:	f7f9 ff64 	bl	800360e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800974c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009750:	2200      	movs	r2, #0
 8009752:	2182      	movs	r1, #130	; 0x82
 8009754:	f7f9 ff5b 	bl	800360e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8009758:	2300      	movs	r3, #0
}
 800975a:	4618      	mov	r0, r3
 800975c:	3708      	adds	r7, #8
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}
 8009762:	bf00      	nop
 8009764:	200012d4 	.word	0x200012d4
 8009768:	40005c00 	.word	0x40005c00

0800976c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b084      	sub	sp, #16
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009774:	2300      	movs	r3, #0
 8009776:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009778:	2300      	movs	r3, #0
 800977a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009782:	4618      	mov	r0, r3
 8009784:	f7f8 fd2d 	bl	80021e2 <HAL_PCD_Start>
 8009788:	4603      	mov	r3, r0
 800978a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800978c:	7bfb      	ldrb	r3, [r7, #15]
 800978e:	4618      	mov	r0, r3
 8009790:	f000 f980 	bl	8009a94 <USBD_Get_USB_Status>
 8009794:	4603      	mov	r3, r0
 8009796:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009798:	7bbb      	ldrb	r3, [r7, #14]
}
 800979a:	4618      	mov	r0, r3
 800979c:	3710      	adds	r7, #16
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}

080097a2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80097a2:	b580      	push	{r7, lr}
 80097a4:	b084      	sub	sp, #16
 80097a6:	af00      	add	r7, sp, #0
 80097a8:	6078      	str	r0, [r7, #4]
 80097aa:	4608      	mov	r0, r1
 80097ac:	4611      	mov	r1, r2
 80097ae:	461a      	mov	r2, r3
 80097b0:	4603      	mov	r3, r0
 80097b2:	70fb      	strb	r3, [r7, #3]
 80097b4:	460b      	mov	r3, r1
 80097b6:	70bb      	strb	r3, [r7, #2]
 80097b8:	4613      	mov	r3, r2
 80097ba:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097bc:	2300      	movs	r3, #0
 80097be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097c0:	2300      	movs	r3, #0
 80097c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80097ca:	78bb      	ldrb	r3, [r7, #2]
 80097cc:	883a      	ldrh	r2, [r7, #0]
 80097ce:	78f9      	ldrb	r1, [r7, #3]
 80097d0:	f7f8 fe9c 	bl	800250c <HAL_PCD_EP_Open>
 80097d4:	4603      	mov	r3, r0
 80097d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097d8:	7bfb      	ldrb	r3, [r7, #15]
 80097da:	4618      	mov	r0, r3
 80097dc:	f000 f95a 	bl	8009a94 <USBD_Get_USB_Status>
 80097e0:	4603      	mov	r3, r0
 80097e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3710      	adds	r7, #16
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}

080097ee <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097ee:	b580      	push	{r7, lr}
 80097f0:	b084      	sub	sp, #16
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	6078      	str	r0, [r7, #4]
 80097f6:	460b      	mov	r3, r1
 80097f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097fa:	2300      	movs	r3, #0
 80097fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097fe:	2300      	movs	r3, #0
 8009800:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009808:	78fa      	ldrb	r2, [r7, #3]
 800980a:	4611      	mov	r1, r2
 800980c:	4618      	mov	r0, r3
 800980e:	f7f8 fee3 	bl	80025d8 <HAL_PCD_EP_Close>
 8009812:	4603      	mov	r3, r0
 8009814:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009816:	7bfb      	ldrb	r3, [r7, #15]
 8009818:	4618      	mov	r0, r3
 800981a:	f000 f93b 	bl	8009a94 <USBD_Get_USB_Status>
 800981e:	4603      	mov	r3, r0
 8009820:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009822:	7bbb      	ldrb	r3, [r7, #14]
}
 8009824:	4618      	mov	r0, r3
 8009826:	3710      	adds	r7, #16
 8009828:	46bd      	mov	sp, r7
 800982a:	bd80      	pop	{r7, pc}

0800982c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b084      	sub	sp, #16
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
 8009834:	460b      	mov	r3, r1
 8009836:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009838:	2300      	movs	r3, #0
 800983a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800983c:	2300      	movs	r3, #0
 800983e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009846:	78fa      	ldrb	r2, [r7, #3]
 8009848:	4611      	mov	r1, r2
 800984a:	4618      	mov	r0, r3
 800984c:	f7f8 ffa4 	bl	8002798 <HAL_PCD_EP_SetStall>
 8009850:	4603      	mov	r3, r0
 8009852:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009854:	7bfb      	ldrb	r3, [r7, #15]
 8009856:	4618      	mov	r0, r3
 8009858:	f000 f91c 	bl	8009a94 <USBD_Get_USB_Status>
 800985c:	4603      	mov	r3, r0
 800985e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009860:	7bbb      	ldrb	r3, [r7, #14]
}
 8009862:	4618      	mov	r0, r3
 8009864:	3710      	adds	r7, #16
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}

0800986a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800986a:	b580      	push	{r7, lr}
 800986c:	b084      	sub	sp, #16
 800986e:	af00      	add	r7, sp, #0
 8009870:	6078      	str	r0, [r7, #4]
 8009872:	460b      	mov	r3, r1
 8009874:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009876:	2300      	movs	r3, #0
 8009878:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800987a:	2300      	movs	r3, #0
 800987c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009884:	78fa      	ldrb	r2, [r7, #3]
 8009886:	4611      	mov	r1, r2
 8009888:	4618      	mov	r0, r3
 800988a:	f7f8 ffe5 	bl	8002858 <HAL_PCD_EP_ClrStall>
 800988e:	4603      	mov	r3, r0
 8009890:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009892:	7bfb      	ldrb	r3, [r7, #15]
 8009894:	4618      	mov	r0, r3
 8009896:	f000 f8fd 	bl	8009a94 <USBD_Get_USB_Status>
 800989a:	4603      	mov	r3, r0
 800989c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800989e:	7bbb      	ldrb	r3, [r7, #14]
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3710      	adds	r7, #16
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd80      	pop	{r7, pc}

080098a8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098a8:	b480      	push	{r7}
 80098aa:	b085      	sub	sp, #20
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
 80098b0:	460b      	mov	r3, r1
 80098b2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80098ba:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80098bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	da0c      	bge.n	80098de <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80098c4:	78fb      	ldrb	r3, [r7, #3]
 80098c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80098ca:	68f9      	ldr	r1, [r7, #12]
 80098cc:	1c5a      	adds	r2, r3, #1
 80098ce:	4613      	mov	r3, r2
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	4413      	add	r3, r2
 80098d4:	00db      	lsls	r3, r3, #3
 80098d6:	440b      	add	r3, r1
 80098d8:	3302      	adds	r3, #2
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	e00b      	b.n	80098f6 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80098de:	78fb      	ldrb	r3, [r7, #3]
 80098e0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80098e4:	68f9      	ldr	r1, [r7, #12]
 80098e6:	4613      	mov	r3, r2
 80098e8:	009b      	lsls	r3, r3, #2
 80098ea:	4413      	add	r3, r2
 80098ec:	00db      	lsls	r3, r3, #3
 80098ee:	440b      	add	r3, r1
 80098f0:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 80098f4:	781b      	ldrb	r3, [r3, #0]
  }
}
 80098f6:	4618      	mov	r0, r3
 80098f8:	3714      	adds	r7, #20
 80098fa:	46bd      	mov	sp, r7
 80098fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009900:	4770      	bx	lr

08009902 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009902:	b580      	push	{r7, lr}
 8009904:	b084      	sub	sp, #16
 8009906:	af00      	add	r7, sp, #0
 8009908:	6078      	str	r0, [r7, #4]
 800990a:	460b      	mov	r3, r1
 800990c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800990e:	2300      	movs	r3, #0
 8009910:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009912:	2300      	movs	r3, #0
 8009914:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800991c:	78fa      	ldrb	r2, [r7, #3]
 800991e:	4611      	mov	r1, r2
 8009920:	4618      	mov	r0, r3
 8009922:	f7f8 fdce 	bl	80024c2 <HAL_PCD_SetAddress>
 8009926:	4603      	mov	r3, r0
 8009928:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800992a:	7bfb      	ldrb	r3, [r7, #15]
 800992c:	4618      	mov	r0, r3
 800992e:	f000 f8b1 	bl	8009a94 <USBD_Get_USB_Status>
 8009932:	4603      	mov	r3, r0
 8009934:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009936:	7bbb      	ldrb	r3, [r7, #14]
}
 8009938:	4618      	mov	r0, r3
 800993a:	3710      	adds	r7, #16
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}

08009940 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b086      	sub	sp, #24
 8009944:	af00      	add	r7, sp, #0
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	607a      	str	r2, [r7, #4]
 800994a:	603b      	str	r3, [r7, #0]
 800994c:	460b      	mov	r3, r1
 800994e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009950:	2300      	movs	r3, #0
 8009952:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009954:	2300      	movs	r3, #0
 8009956:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800995e:	7af9      	ldrb	r1, [r7, #11]
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	687a      	ldr	r2, [r7, #4]
 8009964:	f7f8 fed5 	bl	8002712 <HAL_PCD_EP_Transmit>
 8009968:	4603      	mov	r3, r0
 800996a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800996c:	7dfb      	ldrb	r3, [r7, #23]
 800996e:	4618      	mov	r0, r3
 8009970:	f000 f890 	bl	8009a94 <USBD_Get_USB_Status>
 8009974:	4603      	mov	r3, r0
 8009976:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009978:	7dbb      	ldrb	r3, [r7, #22]
}
 800997a:	4618      	mov	r0, r3
 800997c:	3718      	adds	r7, #24
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}

08009982 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009982:	b580      	push	{r7, lr}
 8009984:	b086      	sub	sp, #24
 8009986:	af00      	add	r7, sp, #0
 8009988:	60f8      	str	r0, [r7, #12]
 800998a:	607a      	str	r2, [r7, #4]
 800998c:	603b      	str	r3, [r7, #0]
 800998e:	460b      	mov	r3, r1
 8009990:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009992:	2300      	movs	r3, #0
 8009994:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009996:	2300      	movs	r3, #0
 8009998:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80099a0:	7af9      	ldrb	r1, [r7, #11]
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	687a      	ldr	r2, [r7, #4]
 80099a6:	f7f8 fe5f 	bl	8002668 <HAL_PCD_EP_Receive>
 80099aa:	4603      	mov	r3, r0
 80099ac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099ae:	7dfb      	ldrb	r3, [r7, #23]
 80099b0:	4618      	mov	r0, r3
 80099b2:	f000 f86f 	bl	8009a94 <USBD_Get_USB_Status>
 80099b6:	4603      	mov	r3, r0
 80099b8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80099ba:	7dbb      	ldrb	r3, [r7, #22]
}
 80099bc:	4618      	mov	r0, r3
 80099be:	3718      	adds	r7, #24
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}

080099c4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b082      	sub	sp, #8
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
 80099cc:	460b      	mov	r3, r1
 80099ce:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80099d6:	78fa      	ldrb	r2, [r7, #3]
 80099d8:	4611      	mov	r1, r2
 80099da:	4618      	mov	r0, r3
 80099dc:	f7f8 fe81 	bl	80026e2 <HAL_PCD_EP_GetRxCount>
 80099e0:	4603      	mov	r3, r0
}
 80099e2:	4618      	mov	r0, r3
 80099e4:	3708      	adds	r7, #8
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
	...

080099ec <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	460b      	mov	r3, r1
 80099f6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 80099f8:	78fb      	ldrb	r3, [r7, #3]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d002      	beq.n	8009a04 <HAL_PCDEx_LPM_Callback+0x18>
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d013      	beq.n	8009a2a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8009a02:	e023      	b.n	8009a4c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	699b      	ldr	r3, [r3, #24]
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d007      	beq.n	8009a1c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8009a0c:	f000 f83c 	bl	8009a88 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009a10:	4b10      	ldr	r3, [pc, #64]	; (8009a54 <HAL_PCDEx_LPM_Callback+0x68>)
 8009a12:	691b      	ldr	r3, [r3, #16]
 8009a14:	4a0f      	ldr	r2, [pc, #60]	; (8009a54 <HAL_PCDEx_LPM_Callback+0x68>)
 8009a16:	f023 0306 	bic.w	r3, r3, #6
 8009a1a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8009a22:	4618      	mov	r0, r3
 8009a24:	f7fe fcce 	bl	80083c4 <USBD_LL_Resume>
    break;
 8009a28:	e010      	b.n	8009a4c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f8d3 32f0 	ldr.w	r3, [r3, #752]	; 0x2f0
 8009a30:	4618      	mov	r0, r3
 8009a32:	f7fe fcb2 	bl	800839a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	699b      	ldr	r3, [r3, #24]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d005      	beq.n	8009a4a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009a3e:	4b05      	ldr	r3, [pc, #20]	; (8009a54 <HAL_PCDEx_LPM_Callback+0x68>)
 8009a40:	691b      	ldr	r3, [r3, #16]
 8009a42:	4a04      	ldr	r2, [pc, #16]	; (8009a54 <HAL_PCDEx_LPM_Callback+0x68>)
 8009a44:	f043 0306 	orr.w	r3, r3, #6
 8009a48:	6113      	str	r3, [r2, #16]
    break;
 8009a4a:	bf00      	nop
}
 8009a4c:	bf00      	nop
 8009a4e:	3708      	adds	r7, #8
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}
 8009a54:	e000ed00 	.word	0xe000ed00

08009a58 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b083      	sub	sp, #12
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009a60:	4b03      	ldr	r3, [pc, #12]	; (8009a70 <USBD_static_malloc+0x18>)
}
 8009a62:	4618      	mov	r0, r3
 8009a64:	370c      	adds	r7, #12
 8009a66:	46bd      	mov	sp, r7
 8009a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a6c:	4770      	bx	lr
 8009a6e:	bf00      	nop
 8009a70:	200001b0 	.word	0x200001b0

08009a74 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009a74:	b480      	push	{r7}
 8009a76:	b083      	sub	sp, #12
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]

}
 8009a7c:	bf00      	nop
 8009a7e:	370c      	adds	r7, #12
 8009a80:	46bd      	mov	sp, r7
 8009a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a86:	4770      	bx	lr

08009a88 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009a8c:	f7f7 f89e 	bl	8000bcc <SystemClock_Config>
}
 8009a90:	bf00      	nop
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009a94:	b480      	push	{r7}
 8009a96:	b085      	sub	sp, #20
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009aa2:	79fb      	ldrb	r3, [r7, #7]
 8009aa4:	2b03      	cmp	r3, #3
 8009aa6:	d817      	bhi.n	8009ad8 <USBD_Get_USB_Status+0x44>
 8009aa8:	a201      	add	r2, pc, #4	; (adr r2, 8009ab0 <USBD_Get_USB_Status+0x1c>)
 8009aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aae:	bf00      	nop
 8009ab0:	08009ac1 	.word	0x08009ac1
 8009ab4:	08009ac7 	.word	0x08009ac7
 8009ab8:	08009acd 	.word	0x08009acd
 8009abc:	08009ad3 	.word	0x08009ad3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	73fb      	strb	r3, [r7, #15]
    break;
 8009ac4:	e00b      	b.n	8009ade <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009ac6:	2303      	movs	r3, #3
 8009ac8:	73fb      	strb	r3, [r7, #15]
    break;
 8009aca:	e008      	b.n	8009ade <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009acc:	2301      	movs	r3, #1
 8009ace:	73fb      	strb	r3, [r7, #15]
    break;
 8009ad0:	e005      	b.n	8009ade <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009ad2:	2303      	movs	r3, #3
 8009ad4:	73fb      	strb	r3, [r7, #15]
    break;
 8009ad6:	e002      	b.n	8009ade <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009ad8:	2303      	movs	r3, #3
 8009ada:	73fb      	strb	r3, [r7, #15]
    break;
 8009adc:	bf00      	nop
  }
  return usb_status;
 8009ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	3714      	adds	r7, #20
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aea:	4770      	bx	lr

08009aec <__libc_init_array>:
 8009aec:	b570      	push	{r4, r5, r6, lr}
 8009aee:	4e0d      	ldr	r6, [pc, #52]	; (8009b24 <__libc_init_array+0x38>)
 8009af0:	4c0d      	ldr	r4, [pc, #52]	; (8009b28 <__libc_init_array+0x3c>)
 8009af2:	1ba4      	subs	r4, r4, r6
 8009af4:	10a4      	asrs	r4, r4, #2
 8009af6:	2500      	movs	r5, #0
 8009af8:	42a5      	cmp	r5, r4
 8009afa:	d109      	bne.n	8009b10 <__libc_init_array+0x24>
 8009afc:	4e0b      	ldr	r6, [pc, #44]	; (8009b2c <__libc_init_array+0x40>)
 8009afe:	4c0c      	ldr	r4, [pc, #48]	; (8009b30 <__libc_init_array+0x44>)
 8009b00:	f000 f82c 	bl	8009b5c <_init>
 8009b04:	1ba4      	subs	r4, r4, r6
 8009b06:	10a4      	asrs	r4, r4, #2
 8009b08:	2500      	movs	r5, #0
 8009b0a:	42a5      	cmp	r5, r4
 8009b0c:	d105      	bne.n	8009b1a <__libc_init_array+0x2e>
 8009b0e:	bd70      	pop	{r4, r5, r6, pc}
 8009b10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009b14:	4798      	blx	r3
 8009b16:	3501      	adds	r5, #1
 8009b18:	e7ee      	b.n	8009af8 <__libc_init_array+0xc>
 8009b1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009b1e:	4798      	blx	r3
 8009b20:	3501      	adds	r5, #1
 8009b22:	e7f2      	b.n	8009b0a <__libc_init_array+0x1e>
 8009b24:	08009bcc 	.word	0x08009bcc
 8009b28:	08009bcc 	.word	0x08009bcc
 8009b2c:	08009bcc 	.word	0x08009bcc
 8009b30:	08009bd0 	.word	0x08009bd0

08009b34 <memcpy>:
 8009b34:	b510      	push	{r4, lr}
 8009b36:	1e43      	subs	r3, r0, #1
 8009b38:	440a      	add	r2, r1
 8009b3a:	4291      	cmp	r1, r2
 8009b3c:	d100      	bne.n	8009b40 <memcpy+0xc>
 8009b3e:	bd10      	pop	{r4, pc}
 8009b40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009b44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009b48:	e7f7      	b.n	8009b3a <memcpy+0x6>

08009b4a <memset>:
 8009b4a:	4402      	add	r2, r0
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d100      	bne.n	8009b54 <memset+0xa>
 8009b52:	4770      	bx	lr
 8009b54:	f803 1b01 	strb.w	r1, [r3], #1
 8009b58:	e7f9      	b.n	8009b4e <memset+0x4>
	...

08009b5c <_init>:
 8009b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b5e:	bf00      	nop
 8009b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b62:	bc08      	pop	{r3}
 8009b64:	469e      	mov	lr, r3
 8009b66:	4770      	bx	lr

08009b68 <_fini>:
 8009b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b6a:	bf00      	nop
 8009b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b6e:	bc08      	pop	{r3}
 8009b70:	469e      	mov	lr, r3
 8009b72:	4770      	bx	lr
