// Seed: 490485746
module module_0;
  supply1 id_1;
  assign id_1 = 1;
  wire id_2;
  id_3();
  integer id_4;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    output tri  id_2
);
  assign id_2 = 1'b0;
  module_0();
  assign id_1 = 1'h0;
  id_4(
      .id_0(1),
      .id_1((1)),
      .id_2(1),
      .id_3({id_0, id_2, 1, 1}),
      .id_4(id_0),
      .id_5(""),
      .id_6(1),
      .id_7(id_2),
      .id_8(id_1)
  );
  wire id_5;
endmodule
