Output/Debug/Obj/g031_test/main.o: \
  C:\Users\jcarb\Documents\GitHub\CMPE2750\testing_TCS34725\main.c \
  C:\Users\jcarb\Documents\GitHub\CMPE2750\testing_TCS34725\STM32G0xx\Device\Include\stm32g031xx.h \
  C:\Users\jcarb\Documents\GitHub\CMPE2750\testing_TCS34725\CMSIS_5\CMSIS\Core\Include\core_cm0plus.h \
  C:\Program\ Files\SEGGER\SEGGER\ Embedded\ Studio\ 8.24\include\stdint.h \
  C:\Program\ Files\SEGGER\SEGGER\ Embedded\ Studio\ 8.24\include\__SEGGER_RTL.h \
  C:\Program\ Files\SEGGER\SEGGER\ Embedded\ Studio\ 8.24\include\__SEGGER_RTL_ConfDefaults.h \
  C:\Program\ Files\SEGGER\SEGGER\ Embedded\ Studio\ 8.24\include\__SEGGER_RTL_Conf.h \
  C:\Program\ Files\SEGGER\SEGGER\ Embedded\ Studio\ 8.24\include\__SEGGER_RTL_Arm_Conf.h \
  C:\Users\jcarb\Documents\GitHub\CMPE2750\testing_TCS34725\CMSIS_5\CMSIS\Core\Include\cmsis_version.h \
  C:\Users\jcarb\Documents\GitHub\CMPE2750\testing_TCS34725\CMSIS_5\CMSIS\Core\Include\cmsis_compiler.h \
  C:\Users\jcarb\Documents\GitHub\CMPE2750\testing_TCS34725\CMSIS_5\CMSIS\Core\Include\cmsis_gcc.h \
  C:\Users\jcarb\Documents\GitHub\CMPE2750\testing_TCS34725\CMSIS_5\CMSIS\Core\Include\mpu_armv7.h \
  C:\Users\jcarb\Documents\GitHub\CMPE2750\testing_TCS34725\STM32G0xx\Device\Include\system_stm32g0xx.h \
  C:\Program\ Files\SEGGER\SEGGER\ Embedded\ Studio\ 8.24\include\stdio.h \
  ..\lib\gpio.h \
  C:\Users\jcarb\Documents\GitHub\CMPE2750\testing_TCS34725\STM32G0xx\Device\Include\stm32g0xx.h \
  ..\lib\pll.h ..\lib\usart.h ..\lib\i2c.h ..\lib\SSD1306.h \
  ..\lib\TCS34725.h
