Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Aug 27 17:50:18 2025
| Host         : DESKTOP-BU99R80 running 64-bit major release  (build 9200)
| Command      : report_methodology -file pmod_ssd_methodology_drc_routed.rpt -pb pmod_ssd_methodology_drc_routed.pb -rpx pmod_ssd_methodology_drc_routed.rpx
| Design       : pmod_ssd
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 14         |
| TIMING-18 | Warning  | Missing input or output delay  | 8          |
| TIMING-20 | Warning  | Non-clocked latch              | 7          |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell ssd_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell ssd_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[0]_C/CLR, ssd_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell ssd_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell ssd_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[1]_C/CLR, ssd_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell ssd_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell ssd_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[2]_C/CLR, ssd_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell ssd_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell ssd_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[3]_C/CLR, ssd_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell ssd_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell ssd_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[4]_C/CLR, ssd_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell ssd_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell ssd_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[5]_C/CLR, ssd_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell ssd_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell ssd_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ssd_reg[6]_C/CLR, ssd_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on ssd[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on ssd[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on ssd[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on ssd[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on ssd[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on ssd[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on ssd[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch ssd_reg[0]_LDC cannot be properly analyzed as its control pin ssd_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch ssd_reg[1]_LDC cannot be properly analyzed as its control pin ssd_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch ssd_reg[2]_LDC cannot be properly analyzed as its control pin ssd_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch ssd_reg[3]_LDC cannot be properly analyzed as its control pin ssd_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch ssd_reg[4]_LDC cannot be properly analyzed as its control pin ssd_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch ssd_reg[5]_LDC cannot be properly analyzed as its control pin ssd_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch ssd_reg[6]_LDC cannot be properly analyzed as its control pin ssd_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 7 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


