{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1496130822268 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rf_kit_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"rf_kit_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1496130822418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496130822478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496130822478 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/system_pll_altpll.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/db/system_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7341 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1496130822538 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/system_pll_altpll.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/db/system_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7342 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1496130822538 ""}  } { { "db/system_pll_altpll.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/db/system_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7341 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1496130822538 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1496130822968 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496130823128 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496130823128 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496130823128 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1496130823128 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 35572 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496130823158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 35574 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496130823158 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 35576 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496130823158 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1496130823158 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1496130823158 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1496130823168 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1496130823278 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "10 " "Following 10 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "AD9480_CLK AD9480_CLK(n) " "Pin \"AD9480_CLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"AD9480_CLK(n)\"" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_CLK } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_CLK" } { 0 "AD9480_CLK(n)" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 27 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 823 9684 10422 0} { 0 { 0 ""} 0 1168 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_CLK(n) } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_CLK(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496130823748 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "AD9480_CLKO AD9480_CLKO(n) " "Pin \"AD9480_CLKO\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"AD9480_CLKO(n)\"" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_CLKO } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_CLKO" } { 0 "AD9480_CLKO(n)" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 28 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_CLKO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 824 9684 10422 0} { 0 { 0 ""} 0 1169 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_CLKO(n) } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_CLKO(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496130823748 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "AD9480_D0 AD9480_D0(n) " "Pin \"AD9480_D0\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"AD9480_D0(n)\"" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D0 } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_D0" } { 0 "AD9480_D0(n)" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 29 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 825 9684 10422 0} { 0 { 0 ""} 0 1170 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D0(n) } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D0(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496130823748 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "AD9480_D1 AD9480_D1(n) " "Pin \"AD9480_D1\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"AD9480_D1(n)\"" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D1 } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_D1" } { 0 "AD9480_D1(n)" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 30 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 826 9684 10422 0} { 0 { 0 ""} 0 1171 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D1(n) } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D1(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496130823748 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "AD9480_D2 AD9480_D2(n) " "Pin \"AD9480_D2\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"AD9480_D2(n)\"" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D2 } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_D2" } { 0 "AD9480_D2(n)" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 31 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 827 9684 10422 0} { 0 { 0 ""} 0 1172 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D2(n) } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D2(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496130823748 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "AD9480_D3 AD9480_D3(n) " "Pin \"AD9480_D3\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"AD9480_D3(n)\"" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D3 } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_D3" } { 0 "AD9480_D3(n)" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 32 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 828 9684 10422 0} { 0 { 0 ""} 0 1173 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D3(n) } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D3(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496130823748 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "AD9480_D4 AD9480_D4(n) " "Pin \"AD9480_D4\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"AD9480_D4(n)\"" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D4 } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_D4" } { 0 "AD9480_D4(n)" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 33 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 829 9684 10422 0} { 0 { 0 ""} 0 1174 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D4(n) } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D4(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496130823748 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "AD9480_D5 AD9480_D5(n) " "Pin \"AD9480_D5\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"AD9480_D5(n)\"" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D5 } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_D5" } { 0 "AD9480_D5(n)" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 34 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 830 9684 10422 0} { 0 { 0 ""} 0 1175 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D5(n) } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D5(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496130823748 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "AD9480_D6 AD9480_D6(n) " "Pin \"AD9480_D6\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"AD9480_D6(n)\"" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D6 } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_D6" } { 0 "AD9480_D6(n)" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 35 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 831 9684 10422 0} { 0 { 0 ""} 0 1176 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D6(n) } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D6(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496130823748 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "AD9480_D7 AD9480_D7(n) " "Pin \"AD9480_D7\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"AD9480_D7(n)\"" {  } { { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D7 } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_D7" } { 0 "AD9480_D7(n)" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 36 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 832 9684 10422 0} { 0 { 0 ""} 0 1177 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D7(n) } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D7(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496130823748 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1496130823748 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496130825689 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496130825689 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496130825689 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496130825689 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496130825689 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1496130825689 ""}
{ "Info" "ISTA_SDC_FOUND" "../QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: '../QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1496130825789 ""}
{ "Info" "ISTA_SDC_FOUND" "../QSYS/rangefinder_sopc/synthesis/submodules/rangefinder_sopc_cpu.sdc " "Reading SDC File: '../QSYS/rangefinder_sopc/synthesis/submodules/rangefinder_sopc_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1496130825829 ""}
{ "Info" "ISTA_SDC_FOUND" "system_timing.sdc " "Reading SDC File: 'system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1496130825919 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1496130825929 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1496130825929 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1496130825929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1496130825929 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rangefinder_sopc:sopc\|laser_driver:tdc_start_pulse_gen\|control\[1\] " "Node: rangefinder_sopc:sopc\|laser_driver:tdc_start_pulse_gen\|control\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rangefinder_sopc:sopc\|laser_driver:tdc_start_pulse_gen\|pulse_cross_domain:u0\|driver rangefinder_sopc:sopc\|laser_driver:tdc_start_pulse_gen\|control\[1\] " "Register rangefinder_sopc:sopc\|laser_driver:tdc_start_pulse_gen\|pulse_cross_domain:u0\|driver is being clocked by rangefinder_sopc:sopc\|laser_driver:tdc_start_pulse_gen\|control\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496130825979 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1496130825979 "|rf_kit_top|rangefinder_sopc:sopc|laser_driver:tdc_start_pulse_gen|control[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD_COMPARATOR " "Node: AD_COMPARATOR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|pulse_cross_domain:comp_resync\|driver AD_COMPARATOR " "Register rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|pulse_cross_domain:comp_resync\|driver is being clocked by AD_COMPARATOR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496130825979 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1496130825979 "|rf_kit_top|AD_COMPARATOR"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rangefinder_sopc:sopc\|laser_driver:laser_charge\|control\[1\] " "Node: rangefinder_sopc:sopc\|laser_driver:laser_charge\|control\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rangefinder_sopc:sopc\|laser_driver:laser_charge\|pulse_cross_domain:u0\|driver rangefinder_sopc:sopc\|laser_driver:laser_charge\|control\[1\] " "Register rangefinder_sopc:sopc\|laser_driver:laser_charge\|pulse_cross_domain:u0\|driver is being clocked by rangefinder_sopc:sopc\|laser_driver:laser_charge\|control\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496130825979 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1496130825979 "|rf_kit_top|rangefinder_sopc:sopc|laser_driver:laser_charge|control[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "rangefinder_sopc:sopc\|laser_driver:laser_driver\|control\[1\] " "Node: rangefinder_sopc:sopc\|laser_driver:laser_driver\|control\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register rangefinder_sopc:sopc\|laser_driver:laser_driver\|pulse_cross_domain:u0\|driver rangefinder_sopc:sopc\|laser_driver:laser_driver\|control\[1\] " "Register rangefinder_sopc:sopc\|laser_driver:laser_driver\|pulse_cross_domain:u0\|driver is being clocked by rangefinder_sopc:sopc\|laser_driver:laser_driver\|control\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496130825979 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1496130825979 "|rf_kit_top|rangefinder_sopc:sopc|laser_driver:laser_driver|control[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1496130826169 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1496130826169 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496130826169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496130826169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000  AD9480_CLKO " "   5.000  AD9480_CLKO" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496130826169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496130826169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496130826169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   5.000 sys_clk\|u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496130826169 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   SYSTEM_CLK " "  20.000   SYSTEM_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496130826169 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1496130826169 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYSTEM_CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node SYSTEM_CLK~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""}  } { { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 4 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYSTEM_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 35545 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""}  } { { "db/system_pll_altpll.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/db/system_pll_altpll.v" 93 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_clock:sys_clk|system_pll:u0|altpll:altpll_component|system_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7341 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""}  } { { "db/system_pll_altpll.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/db/system_pll_altpll.v" 93 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_clock:sys_clk|system_pll:u0|altpll:altpll_component|system_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7341 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""}  } { { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 24773 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "direct_comparator  " "Automatically promoted node direct_comparator " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[8\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[8\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 299 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 26868 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[8\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[8\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 299 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 26976 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496130827149 ""}  } { { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 86 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { direct_comparator } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7377 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rangefinder_sopc:sopc\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node rangefinder_sopc:sopc\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node rangefinder_sopc:sopc\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 13929 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|rangefinder_sopc_cpu:cpu\|rangefinder_sopc_cpu_nios2_oci:the_rangefinder_sopc_cpu_nios2_oci\|rangefinder_sopc_cpu_nios2_oci_debug:the_rangefinder_sopc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node rangefinder_sopc:sopc\|rangefinder_sopc_cpu:cpu\|rangefinder_sopc_cpu_nios2_oci:the_rangefinder_sopc_cpu_nios2_oci\|rangefinder_sopc_cpu_nios2_oci_debug:the_rangefinder_sopc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "e:/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rangefinder_sopc:sopc\|rangefinder_sopc_cpu:cpu\|rangefinder_sopc_cpu_nios2_oci:the_rangefinder_sopc_cpu_nios2_oci\|rangefinder_sopc_cpu_nios2_oci_debug:the_rangefinder_sopc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|rangefinder_sopc_cpu:cpu|rangefinder_sopc_cpu_nios2_oci:the_rangefinder_sopc_cpu_nios2_oci|rangefinder_sopc_cpu_nios2_oci_debug:the_rangefinder_sopc_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 4319 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496130827149 ""}  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1233 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rangefinder_sopc:sopc\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node rangefinder_sopc:sopc\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|reset " "Destination node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|reset" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/sample_recorder.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/sample_recorder.v" 62 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 2042 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|spi_controller:spi_tdc\|spi_tx_shifter:u1\|tx_shifter\[31\] " "Destination node rangefinder_sopc:sopc\|spi_controller:spi_tdc\|spi_tx_shifter:u1\|tx_shifter\[31\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" 13 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|spi_controller:spi_tdc|spi_tx_shifter:u1|tx_shifter[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 2929 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|spi_controller:spi_vga\|spi_tx_shifter:u1\|tx_shifter\[31\] " "Destination node rangefinder_sopc:sopc\|spi_controller:spi_vga\|spi_tx_shifter:u1\|tx_shifter\[31\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" 13 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|spi_controller:spi_vga|spi_tx_shifter:u1|tx_shifter[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 9935 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|spi_controller:spi_apd\|spi_tx_shifter:u1\|tx_shifter\[31\] " "Destination node rangefinder_sopc:sopc\|spi_controller:spi_apd\|spi_tx_shifter:u1\|tx_shifter\[31\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" 13 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|spi_controller:spi_apd|spi_tx_shifter:u1|tx_shifter[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 9725 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|spi_controller:spi_tdc\|spi_tx_shifter:u1\|tx_shifter\[30\] " "Destination node rangefinder_sopc:sopc\|spi_controller:spi_tdc\|spi_tx_shifter:u1\|tx_shifter\[30\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" 13 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|spi_controller:spi_tdc|spi_tx_shifter:u1|tx_shifter[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 2928 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|spi_controller:spi_vga\|spi_tx_shifter:u1\|tx_shifter\[30\] " "Destination node rangefinder_sopc:sopc\|spi_controller:spi_vga\|spi_tx_shifter:u1\|tx_shifter\[30\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" 13 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|spi_controller:spi_vga|spi_tx_shifter:u1|tx_shifter[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 9934 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|spi_controller:spi_apd\|spi_tx_shifter:u1\|tx_shifter\[30\] " "Destination node rangefinder_sopc:sopc\|spi_controller:spi_apd\|spi_tx_shifter:u1\|tx_shifter\[30\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" 13 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|spi_controller:spi_apd|spi_tx_shifter:u1|tx_shifter[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 9724 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|spi_controller:spi_tdc\|spi_tx_shifter:u1\|tx_shifter\[29\] " "Destination node rangefinder_sopc:sopc\|spi_controller:spi_tdc\|spi_tx_shifter:u1\|tx_shifter\[29\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" 13 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|spi_controller:spi_tdc|spi_tx_shifter:u1|tx_shifter[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 2927 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|spi_controller:spi_vga\|spi_tx_shifter:u1\|tx_shifter\[29\] " "Destination node rangefinder_sopc:sopc\|spi_controller:spi_vga\|spi_tx_shifter:u1\|tx_shifter\[29\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" 13 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|spi_controller:spi_vga|spi_tx_shifter:u1|tx_shifter[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 9933 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|spi_controller:spi_apd\|spi_tx_shifter:u1\|tx_shifter\[29\] " "Destination node rangefinder_sopc:sopc\|spi_controller:spi_apd\|spi_tx_shifter:u1\|tx_shifter\[29\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/spi_tx_sifter.v" 13 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|spi_controller:spi_apd|spi_tx_shifter:u1|tx_shifter[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 9723 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827149 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1496130827149 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496130827149 ""}  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|altera_reset_controller:rst_controller_001|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1210 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827149 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 28302 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 25583 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496130827159 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 26836 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 33597 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_1\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 31289 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496130827159 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 32298 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|comb~0  " "Automatically promoted node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|record_buffer_selector:buf_sel\|stop_enable\[0\] " "Destination node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|record_buffer_selector:buf_sel\|stop_enable\[0\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/record_buffer_selector.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/record_buffer_selector.v" 12 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|record_buffer_selector:buf_sel|stop_enable[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1934 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[0\] " "Destination node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[0\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" 32 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|rec_channel_switch:ch_switch|rdreq_en[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1892 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[4\] " "Destination node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[4\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" 32 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|rec_channel_switch:ch_switch|rdreq_en[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1888 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[5\] " "Destination node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[5\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" 32 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|rec_channel_switch:ch_switch|rdreq_en[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1887 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[2\] " "Destination node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[2\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" 32 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|rec_channel_switch:ch_switch|rdreq_en[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1890 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[1\] " "Destination node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[1\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" 32 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|rec_channel_switch:ch_switch|rdreq_en[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1891 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[3\] " "Destination node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|rec_channel_switch:ch_switch\|rdreq_en\[3\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/rec_channel_switch.v" 32 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|rec_channel_switch:ch_switch|rdreq_en[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1889 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|timestamp_cntr:tmstmp\|fine_counter\[9\] " "Destination node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|timestamp_cntr:tmstmp\|fine_counter\[9\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/timestamp_cntr.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/timestamp_cntr.v" 33 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|timestamp_cntr:tmstmp|fine_counter[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1950 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|timestamp_cntr:tmstmp\|fine_counter\[1\] " "Destination node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|timestamp_cntr:tmstmp\|fine_counter\[1\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/timestamp_cntr.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/timestamp_cntr.v" 33 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|timestamp_cntr:tmstmp|fine_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1942 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|timestamp_cntr:tmstmp\|fine_counter\[8\] " "Destination node rangefinder_sopc:sopc\|sample_recorder:sample_recorder\|timestamp_cntr:tmstmp\|fine_counter\[8\]" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/timestamp_cntr.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/timestamp_cntr.v" 33 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|timestamp_cntr:tmstmp|fine_counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 1949 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1496130827159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496130827159 ""}  } { { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|sample_recorder:sample_recorder|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 11185 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|locked  " "Automatically promoted node system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""}  } { { "db/system_pll_altpll.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/db/system_pll_altpll.v" 40 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_clock:sys_clk|system_pll:u0|altpll:altpll_component|system_pll_altpll:auto_generated|locked } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7347 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rangefinder_sopc:sopc\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node rangefinder_sopc:sopc\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""}  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 18239 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_generator:rst_gen\|hw_reset_reg  " "Automatically promoted node reset_generator:rst_gen\|hw_reset_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|laser_driver:tdc_start_pulse_gen\|driver_enable " "Destination node rangefinder_sopc:sopc\|laser_driver:tdc_start_pulse_gen\|driver_enable" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" 33 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|laser_driver:tdc_start_pulse_gen|driver_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 8882 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|laser_driver:laser_driver\|driver_enable " "Destination node rangefinder_sopc:sopc\|laser_driver:laser_driver\|driver_enable" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" 33 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|laser_driver:laser_driver|driver_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 3311 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|laser_driver:laser_charge\|driver_enable " "Destination node rangefinder_sopc:sopc\|laser_driver:laser_charge\|driver_enable" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" 33 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|laser_driver:laser_charge|driver_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 9145 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_reset_generator:comp_rst_gen\|state~5 " "Destination node comp_reset_generator:comp_rst_gen\|state~5" {  } { { "../HDL/com_reset_generator.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/com_reset_generator.v" 18 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comp_reset_generator:comp_rst_gen|state~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 13376 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_reset_generator:comp_rst_gen\|state~6 " "Destination node comp_reset_generator:comp_rst_gen\|state~6" {  } { { "../HDL/com_reset_generator.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/com_reset_generator.v" 18 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comp_reset_generator:comp_rst_gen|state~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 13378 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|laser_driver:tdc_start_pulse_gen\|delay_counter\[31\]~36 " "Destination node rangefinder_sopc:sopc\|laser_driver:tdc_start_pulse_gen\|delay_counter\[31\]~36" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" 74 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|laser_driver:tdc_start_pulse_gen|delay_counter[31]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 14162 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|laser_driver:laser_driver\|delay_counter\[31\]~36 " "Destination node rangefinder_sopc:sopc\|laser_driver:laser_driver\|delay_counter\[31\]~36" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" 74 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|laser_driver:laser_driver|delay_counter[31]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 14240 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|laser_driver:laser_charge\|delay_counter\[31\]~36 " "Destination node rangefinder_sopc:sopc\|laser_driver:laser_charge\|delay_counter\[31\]~36" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/laser_driver.v" 74 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|laser_driver:laser_charge|delay_counter[31]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 14308 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comp_reset_generator:comp_rst_gen\|state~7 " "Destination node comp_reset_generator:comp_rst_gen\|state~7" {  } { { "../HDL/com_reset_generator.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/com_reset_generator.v" 18 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comp_reset_generator:comp_rst_gen|state~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 14387 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rangefinder_sopc:sopc\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node rangefinder_sopc:sopc\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "../QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/QSYS/rangefinder_sopc/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rangefinder_sopc:sopc|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 18239 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1496130827159 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496130827159 ""}  } { { "../HDL/reset_generator.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/reset_generator.v" 27 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_generator:rst_gen|hw_reset_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7339 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_clock:sys_clk\|self_reset\[3\]  " "Automatically promoted node system_clock:sys_clk\|self_reset\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496130827159 ""}  } { { "../HDL/system_clock.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/system_clock.v" 26 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_clock:sys_clk|self_reset[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7364 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496130827159 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1496130829419 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496130829449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496130829449 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496130829479 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "adc_buf_reg\[7\] " "Can't pack node adc_buf_reg\[7\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "adc_buf_reg\[7\] AD9480_D7 " "Can't pack node adc_buf_reg\[7\] and I/O node AD9480_D7 -- I/O node is a dedicated I/O pin" {  } { { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 115 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_buf_reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7376 9684 10422 0} { 0 { 0 ""} 0 832 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D7 } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_D7" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 36 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D7 } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1496130829529 ""}  } { { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 115 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_buf_reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7376 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1496130829529 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "adc_buf_reg\[7\] " "Can't pack node adc_buf_reg\[7\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NOT_A_REGULAR_IO_INFO" "adc_buf_reg\[7\] AD9480_D7 " "Can't pack node adc_buf_reg\[7\] and I/O node AD9480_D7 -- I/O node is a dedicated I/O pin" {  } { { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 115 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_buf_reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7376 9684 10422 0} { 0 { 0 ""} 0 832 9684 10422 0}  }  } } { "e:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/14.0/quartus/bin64/pin_planner.ppl" { AD9480_D7 } } } { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD9480_D7" } } } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 36 0 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD9480_D7 } "NODE_NAME" } }  } 0 176228 "Can't pack node %1!s! and I/O node %2!s! -- I/O node is a dedicated I/O pin" 0 0 "Quartus II" 0 -1 1496130829529 ""}  } { { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 115 -1 0 } } { "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_buf_reg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 0 { 0 ""} 0 7376 9684 10422 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1496130829529 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1496130829529 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496130829529 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1496130829589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1496130832009 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 EC " "Packed 2 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1496130832049 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1496130832049 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1496130832049 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "7 I/O Input Buffer " "Packed 7 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1496130832049 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1496130832049 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1496130832049 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|pll1 clk\[1\] AD9480_CLK~output " "PLL \"system_clock:sys_clk\|system_pll:u0\|altpll:altpll_component\|system_pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"AD9480_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/system_pll_altpll.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/db/system_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../MGF/system_pll.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/MGF/system_pll.v" 108 0 0 } } { "../HDL/system_clock.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/system_clock.v" 36 0 0 } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 126 0 0 } } { "../HDL/rf_kit_top.v" "" { Text "E:/HDL_projects/rangefinder/rangefinder_v6/HDL/rf_kit_top.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1496130832259 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SPI_CLK " "Node \"ADC_SPI_CLK\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SPI_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496130832489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SPI_CS " "Node \"ADC_SPI_CS\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SPI_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496130832489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SPI_MISO " "Node \"ADC_SPI_MISO\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SPI_MISO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496130832489 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SPI_MOSI " "Node \"ADC_SPI_MOSI\" is assigned to location or region, but does not exist in design" {  } { { "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SPI_MOSI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496130832489 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1496130832489 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496130832489 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1496130832499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1496130834935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496130838878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1496130839058 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1496130863081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496130863081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1496130865772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1496130881675 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1496130881675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:26 " "Fitter routing operations ending: elapsed time is 00:00:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496130893511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1496130893511 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1496130893511 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "20.29 " "Total time spent on timing analysis during the Fitter is 20.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1496130893991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496130894171 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496130895499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496130895569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496130896822 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496130900022 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1496130900702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/output_files/rf_kit_top.fit.smsg " "Generated suppressed messages file E:/HDL_projects/rangefinder/rangefinder_v6/SYSTEM/output_files/rf_kit_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1496130902032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1545 " "Peak virtual memory: 1545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496130905682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 30 10:55:05 2017 " "Processing ended: Tue May 30 10:55:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496130905682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496130905682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496130905682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1496130905682 ""}
