/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_s_memc_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 8/25/10 1:32p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Aug 24 17:54:57 2010
 *                 MD5 Checksum         39761c6e4b9d69cf41e7412c1f6df022
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/a0/bchp_s_memc_0.h $
 * 
 * Hydra_Software_Devel/1   8/25/10 1:32p albertl
 * HW7231-39: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_S_MEMC_0_H__
#define BCHP_S_MEMC_0_H__

/***************************************************************************
 *S_MEMC_0 - Memory Controller Address Range Checker Registers 0
 ***************************************************************************/
#define BCHP_S_MEMC_0_RESERVED0                  0x003ba000 /* Reserved */
#define BCHP_S_MEMC_0_RESERVED1                  0x003ba220 /* Reserved */

/***************************************************************************
 *RESERVED0 - Reserved
 ***************************************************************************/
/* S_MEMC_0 :: RESERVED0 :: RESERVED [31:00] */
#define BCHP_S_MEMC_0_RESERVED0_RESERVED_MASK                      0xffffffff
#define BCHP_S_MEMC_0_RESERVED0_RESERVED_SHIFT                     0

/***************************************************************************
 *RESERVED1 - Reserved
 ***************************************************************************/
/* S_MEMC_0 :: RESERVED1 :: RESERVED [31:00] */
#define BCHP_S_MEMC_0_RESERVED1_RESERVED_MASK                      0xffffffff
#define BCHP_S_MEMC_0_RESERVED1_RESERVED_SHIFT                     0

#endif /* #ifndef BCHP_S_MEMC_0_H__ */

/* End of File */
