# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1_vivado_2019_1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "/opt/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ipshared/d681/DAC16bits.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ip/design_1_interface_DAC8551_1_0/sim/design_1_interface_DAC8551_1_0.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ipshared/53a9/src/EchantilloneurRAM_2.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ipshared/53a9/src/FIRRAM_3.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0_S00_AXI.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ipshared/53a9/src/FIR_RAM_v1_0.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ip/design_1_FIR_0_0/sim/design_1_FIR_0_0.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ip/design_1_FIR_1_0/sim/design_1_FIR_1_0.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ip/design_1_FIR_0_1/sim/design_1_FIR_0_1.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ip/design_1_FIR_0_2/sim/design_1_FIR_0_2.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../project_1_vivado_2019_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
