<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EFM32 CMSIS: EFM32PG1B_PRS_BitFields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EFM32PG1B_PRS_BitFields</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2ab5f8a8f7976cfe780bb23fc7ca184d">_PRS_SWPULSE_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaa2b7d9ce7b1d07e4c577ed71ccb6159">_PRS_SWPULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g47e4c4568b630420def76b5f17c5604a">PRS_SWPULSE_CH0PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4e0d36605d5bab8ceffaf0b5ed656cb8">_PRS_SWPULSE_CH0PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g842bcb3c30296ac18afca2b56a8ce6ab">_PRS_SWPULSE_CH0PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd5c23b89db4226729382f2c44f1f49d9">_PRS_SWPULSE_CH0PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g59c9abf38131dd8c97d7001bf50fadff">PRS_SWPULSE_CH0PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH0PULSE_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcb8ece77849aa64e0543fed5af7779c3">PRS_SWPULSE_CH1PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9e95394eb0ab7787b2079e907d22cd7b">_PRS_SWPULSE_CH1PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0cd68f32e827c6a06a5aabb234be148c">_PRS_SWPULSE_CH1PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6fb1b5120ea80441d41cb7b593bbc6ba">_PRS_SWPULSE_CH1PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd15e33a50b951b6b6b281f7c80b82d6f">PRS_SWPULSE_CH1PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH1PULSE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3cca3d9562632938beb49c44b0b77081">PRS_SWPULSE_CH2PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g61ebcad9414ce5a7cccaa54912d5d15a">_PRS_SWPULSE_CH2PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfaa1e7e199925102d3c08a262db65e8a">_PRS_SWPULSE_CH2PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4e9b8b736b62f53b0b5e12284e6ffe59">_PRS_SWPULSE_CH2PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0d81a08359239371922eb240b8ce2951">PRS_SWPULSE_CH2PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH2PULSE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g41a9bbbe23222308b559675c7081fd1a">PRS_SWPULSE_CH3PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g30f8a72bc3720526a9c812af478c288d">_PRS_SWPULSE_CH3PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7e2f71181e478510ef883ada7e3cb174">_PRS_SWPULSE_CH3PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge6a1b90b929ad89379989173e5ce50fc">_PRS_SWPULSE_CH3PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g146e72d0dd1c912f9bec9f22fd02f5ff">PRS_SWPULSE_CH3PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH3PULSE_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2b92f7540f22606be0ce8a9a1249df9a">PRS_SWPULSE_CH4PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaa74f4f1a23b360bf4c38e898bcc06af">_PRS_SWPULSE_CH4PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc59ba7081d8c9a1631fcfa799827d260">_PRS_SWPULSE_CH4PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gee49a595c3008b4e21e37b82503d5b17">_PRS_SWPULSE_CH4PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g324fcd189c2692f4e0edc11147687d78">PRS_SWPULSE_CH4PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH4PULSE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8af1a96b003a812f907cf7379c295bd8">PRS_SWPULSE_CH5PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g02696950de6c118d7dae5623e437f60a">_PRS_SWPULSE_CH5PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb610ab5b4518d29d8e134d4adbedb120">_PRS_SWPULSE_CH5PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7212eb33ce1712f0ec6c6fbfde7f8a80">_PRS_SWPULSE_CH5PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9b791a69eaff5dce5b38b6289cb3e328">PRS_SWPULSE_CH5PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH5PULSE_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g66a317e3ab52a8a601ee98c66e5e206e">PRS_SWPULSE_CH6PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6c85db0f109c2f075a42ca0adba0b1ed">_PRS_SWPULSE_CH6PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9c1ea01ae7735a53cc1bb26c5d195a3f">_PRS_SWPULSE_CH6PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g464c565d0d27084570a0edf57989ad1e">_PRS_SWPULSE_CH6PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb302495ea9f047914b2a2dd54510793f">PRS_SWPULSE_CH6PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH6PULSE_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0c2b61da7ac772efdac69b0f560c4352">PRS_SWPULSE_CH7PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc1cc2e1007a52ec7380b5e0c7b757221">_PRS_SWPULSE_CH7PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g55dba15ff54e6c30f0d92e5509204539">_PRS_SWPULSE_CH7PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbcc4430bf73addfce0442cda61c96df5">_PRS_SWPULSE_CH7PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge3786f9adf9a989bd6819bd2030a6a3a">PRS_SWPULSE_CH7PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH7PULSE_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6104c157400956e2ee17984eded576e3">PRS_SWPULSE_CH8PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga6d02b6b849d43f2f65505435b731ae5">_PRS_SWPULSE_CH8PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g14905a3b566d3d6e73dcceb76bbc123c">_PRS_SWPULSE_CH8PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g81f687f2ff4a396290306467fa0df042">_PRS_SWPULSE_CH8PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb656e64c2bcaa65a73681f26913de5f5">PRS_SWPULSE_CH8PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH8PULSE_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0738021f3d9389efd033f018da57dd2d">PRS_SWPULSE_CH9PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g686f543e4248801c4024f61dee4ba3b3">_PRS_SWPULSE_CH9PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1185d0a95505629c8694e9eff454383d">_PRS_SWPULSE_CH9PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g10112a40c450eed09230d951d45ed2e1">_PRS_SWPULSE_CH9PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g031ede66bd244ec574146d0074ac3492">PRS_SWPULSE_CH9PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH9PULSE_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#geb407a2b2522f27ff0bb27ef3b76add5">PRS_SWPULSE_CH10PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g83b36c430d289df769a9e6dd84475654">_PRS_SWPULSE_CH10PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf8fc0ef360721e057fdf8cbc63e16ef5">_PRS_SWPULSE_CH10PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2ee0557efbc425626108ef78cf21c6e9">_PRS_SWPULSE_CH10PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g813bb386de1f0d1171e876168b062ce1">PRS_SWPULSE_CH10PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH10PULSE_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4ed4caf472f0ee5c713ffa040071dd79">PRS_SWPULSE_CH11PULSE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ged102f4add93742335aae90c066dc9a5">_PRS_SWPULSE_CH11PULSE_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g371d319f06c04cc329b2c7064738a52a">_PRS_SWPULSE_CH11PULSE_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5bdad3ba6ad401fb218ffa0d4d4bc36c">_PRS_SWPULSE_CH11PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g252a754edf62e7b0482552b4e733cf5c">PRS_SWPULSE_CH11PULSE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH11PULSE_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gdeac54101aca47a17ecb61f9f559c811">_PRS_SWLEVEL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc733addf8455b38abfa0a2a0d4024e6a">_PRS_SWLEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g783f93f8907f806b06cdf20d4800e074">PRS_SWLEVEL_CH0LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7e1f525b00b4466c77da8037b66b9bfb">_PRS_SWLEVEL_CH0LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g04e2e56f9003cd6ea6a51f9b802279be">_PRS_SWLEVEL_CH0LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc6b7a9be4702c70797b9beaa5ca4c283">_PRS_SWLEVEL_CH0LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g737949d3661a5f24fb60ce0f62759890">PRS_SWLEVEL_CH0LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH0LEVEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1ce5b99f05e49d947a868dc4d49f5a4e">PRS_SWLEVEL_CH1LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gdf5f2ea0475476c63fd57a0ebf11e9e9">_PRS_SWLEVEL_CH1LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9dfa84e502d8c90093045dc4793a1fc9">_PRS_SWLEVEL_CH1LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g844e86a2e412df19d7a21117c8e9fcef">_PRS_SWLEVEL_CH1LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8ce1e40ca36c543e77c0b283f262e09c">PRS_SWLEVEL_CH1LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH1LEVEL_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g96661a8a2065b449ec1eda025dfa27c0">PRS_SWLEVEL_CH2LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf65f960bbd86c57739bdf0deeb620f09">_PRS_SWLEVEL_CH2LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4e0b67c62cf3144bf467e5fba6b557cd">_PRS_SWLEVEL_CH2LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7c179bad8d4dd561922479b3d8ed0d6f">_PRS_SWLEVEL_CH2LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb39ef1e79dd5c8a23adca1e36e074665">PRS_SWLEVEL_CH2LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH2LEVEL_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7335db4897e7caeee27a9bd91e770a2a">PRS_SWLEVEL_CH3LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g02d4f17fbefe41a918193d77b639204c">_PRS_SWLEVEL_CH3LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g68d0c529d67fd21616d7bd4367e9ae8b">_PRS_SWLEVEL_CH3LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0b2f85f931cde674fe2139df74b8f840">_PRS_SWLEVEL_CH3LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1f153587e837f422b5e2f010cdf8c08e">PRS_SWLEVEL_CH3LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH3LEVEL_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3c06a0b03a9e5932ca7217c6d0473100">PRS_SWLEVEL_CH4LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge697f1a4a5697bdf132b6a066a466fce">_PRS_SWLEVEL_CH4LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g755910355aa76170c5589f83878fcd39">_PRS_SWLEVEL_CH4LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaad85954f2c83a803e102aac23334296">_PRS_SWLEVEL_CH4LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb657ca23b04708c904d5aa4cb6126ab4">PRS_SWLEVEL_CH4LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH4LEVEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7ddeb3dc42d98f99d6c20ac29cada48a">PRS_SWLEVEL_CH5LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gee124c5369b67c87897c23365a4cd849">_PRS_SWLEVEL_CH5LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3e38417472f2356e5506d9d8b75aaa20">_PRS_SWLEVEL_CH5LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb2149cd14b83aa5bfa019079ac037f89">_PRS_SWLEVEL_CH5LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc55e246cb0cf623393a186a98f9dd0c2">PRS_SWLEVEL_CH5LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH5LEVEL_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8187051a392e3f370207cb601f47aba8">PRS_SWLEVEL_CH6LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf434b3485e012b5060cafe2a0f55b3fd">_PRS_SWLEVEL_CH6LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd30cb7f8c3f353d356f2b8e78be74ba3">_PRS_SWLEVEL_CH6LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7b0954211a88e98d611ddb8f19416097">_PRS_SWLEVEL_CH6LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4b7f68e8faacc547f2e3762052d75bae">PRS_SWLEVEL_CH6LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH6LEVEL_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcf05d56765a4229befaef5922e69f7cc">PRS_SWLEVEL_CH7LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gce372f5c82e7ee1b8ea6d2d572eebe65">_PRS_SWLEVEL_CH7LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8d14f6b406249e6d3f3e5347e9b59068">_PRS_SWLEVEL_CH7LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb866117cfc610a81dd61e7b125fc94cf">_PRS_SWLEVEL_CH7LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6e048213c0fabb89c251c72ec15b82dc">PRS_SWLEVEL_CH7LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH7LEVEL_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0f2190b97b1ce83f18a6b3414fc877c6">PRS_SWLEVEL_CH8LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7fd18ae76b8f7d918f7a1eb9cd4cfd47">_PRS_SWLEVEL_CH8LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5a05fd9aea175e779ba9f7fc18991dd4">_PRS_SWLEVEL_CH8LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfda15222a8bf8ec535798e5772ef4ed4">_PRS_SWLEVEL_CH8LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5fe702ddafe72dd84665a525329233e4">PRS_SWLEVEL_CH8LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH8LEVEL_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gad052d41e895f5c12e4d037a748f23ef">PRS_SWLEVEL_CH9LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gedd9bfb182ee0ad1d783532742338909">_PRS_SWLEVEL_CH9LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g241325f8aef74c04865dab8073a36b15">_PRS_SWLEVEL_CH9LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g93244328aaaaf43b520dffef54128245">_PRS_SWLEVEL_CH9LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g06342d59809b381a80878248ea170314">PRS_SWLEVEL_CH9LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH9LEVEL_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g66a67893550a0e8c5a8e44b9869dbabb">PRS_SWLEVEL_CH10LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g601259f1d88895230bc7ee3f528ed16d">_PRS_SWLEVEL_CH10LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5fe8718f0e28c3bc633e637a7d68269e">_PRS_SWLEVEL_CH10LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb4abe8f0f880b26b2cb9fe3bf14040a9">_PRS_SWLEVEL_CH10LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5d49a9ecbd6f1d1032a16e9432f094fe">PRS_SWLEVEL_CH10LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH10LEVEL_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc848d5f7a8920dc23af29c19736382e1">PRS_SWLEVEL_CH11LEVEL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8e527093c75a8c70e834d1c641775aa9">_PRS_SWLEVEL_CH11LEVEL_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4db30802f4a505553181acc144410e74">_PRS_SWLEVEL_CH11LEVEL_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbbcb0437a5255ff8ae5c7665692e62ff">_PRS_SWLEVEL_CH11LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1d41a409842ae9eaa88e85b886e80631">PRS_SWLEVEL_CH11LEVEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH11LEVEL_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd6ed401363611b254aaab827400a3cdc">_PRS_ROUTEPEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf9eeaa7ed55c92d795d1b8ccd96e7751">_PRS_ROUTEPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga353770e519b639eb6a3a880d0b4722d">PRS_ROUTEPEN_CH0PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge8ed83c4bd722470be837e92d0046ecc">_PRS_ROUTEPEN_CH0PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gdf24f19e8284518efbf25561562ab873">_PRS_ROUTEPEN_CH0PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb2357bd0c1978bd5b4816948417b16c0">_PRS_ROUTEPEN_CH0PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g70a80b833738713de183cb7f073a7938">PRS_ROUTEPEN_CH0PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH0PEN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gae266172241920c10368cd3feb2b1a07">PRS_ROUTEPEN_CH1PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbfe095fedc627df2b15912832b957099">_PRS_ROUTEPEN_CH1PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g743c33345dcdda7a611f1cbbe2363be8">_PRS_ROUTEPEN_CH1PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g341a9b05ea67bed2388bb8897f74cabb">_PRS_ROUTEPEN_CH1PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g932fd62112c82606970d353304717322">PRS_ROUTEPEN_CH1PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH1PEN_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbb40ff724ea98d73499b817a8f0309cc">PRS_ROUTEPEN_CH2PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6b2147dcc3b637d8c70119c016362a23">_PRS_ROUTEPEN_CH2PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g27f8e9dc9c60f76702fc81d94f693c7e">_PRS_ROUTEPEN_CH2PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd7f2420bec3347d0f792cd254c33e968">_PRS_ROUTEPEN_CH2PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge61d8d57626c152d28e1c4ed15ccca45">PRS_ROUTEPEN_CH2PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH2PEN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g25d77f650cb5c7a806742ae03152b80b">PRS_ROUTEPEN_CH3PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g33bd6090f6a12ed5b3f956e1e6427baf">_PRS_ROUTEPEN_CH3PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge55bf1000c90e62a994343ded711a8d5">_PRS_ROUTEPEN_CH3PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3322d33c34e9304537b08e1c2ea11a11">_PRS_ROUTEPEN_CH3PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gff3a0e9063ba0497db0eb93c6a524362">PRS_ROUTEPEN_CH3PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH3PEN_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2307838650505afecac6bae666a1f1cb">PRS_ROUTEPEN_CH4PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6cf65cb562e0e9f53b766b8c49fe043f">_PRS_ROUTEPEN_CH4PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7ef1fcc9df1cf2206a0fd3aa3e5f86c0">_PRS_ROUTEPEN_CH4PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g17c4a19129f5c1cd9ccb309bdec734e0">_PRS_ROUTEPEN_CH4PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd84543ed51c6098356f7c873813b6cb7">PRS_ROUTEPEN_CH4PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH4PEN_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7d91c94d7f2841fef369fe6380fd9cf6">PRS_ROUTEPEN_CH5PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3d970d24707505a3aa0a9c02a4fed613">_PRS_ROUTEPEN_CH5PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9183ed7877330d9a0174721f93b722de">_PRS_ROUTEPEN_CH5PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g68b44b801886f23c77c32ac06c0effde">_PRS_ROUTEPEN_CH5PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3add214312c322df76e8b2f9fedb6065">PRS_ROUTEPEN_CH5PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH5PEN_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g07e7a838bc776f0ebebcd3466d507ee3">PRS_ROUTEPEN_CH6PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3ad0ccb0d874b532b2ffcd4fab2893ad">_PRS_ROUTEPEN_CH6PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gdb9ec5c62aea6f4ac825e0116d3274d2">_PRS_ROUTEPEN_CH6PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga6ad1fcb0b0ea90e51bfdd1a2fec546f">_PRS_ROUTEPEN_CH6PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5f6a500e4cbf1d73c13dc0561c515fe1">PRS_ROUTEPEN_CH6PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH6PEN_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga390c435a17c81479c868be9e7b59748">PRS_ROUTEPEN_CH7PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb45dc61bf07b88d385af1ef69ad7d49c">_PRS_ROUTEPEN_CH7PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3fc0cf849efa21c5ab7d460d8986f78b">_PRS_ROUTEPEN_CH7PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g987b476d54ae3a5f27bd957ed4114b19">_PRS_ROUTEPEN_CH7PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge847222cf045d8cf801f68add78fd931">PRS_ROUTEPEN_CH7PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH7PEN_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g86e7070b2b3f518136f8f03d5b1f44c2">PRS_ROUTEPEN_CH8PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3a5fa94efe58360b1e1bda223eefecd6">_PRS_ROUTEPEN_CH8PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g09191dbab8dc29dd87dde68484d44c34">_PRS_ROUTEPEN_CH8PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc1387aaeb57acf8eb72bdc3eda6c9e74">_PRS_ROUTEPEN_CH8PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb5099b35ee29b04f46f4826746b2d080">PRS_ROUTEPEN_CH8PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH8PEN_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g704fb306f3048d637673b115b8cabcb8">PRS_ROUTEPEN_CH9PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8dafd69a1db6f6fe591cb47a5945316b">_PRS_ROUTEPEN_CH9PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gec764d1181ef54ee9b4d24defbc1ab86">_PRS_ROUTEPEN_CH9PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6b629a003d39c58b6ef5fecb5fcda741">_PRS_ROUTEPEN_CH9PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga749e8698f9342f569d746b8369b4dfc">PRS_ROUTEPEN_CH9PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH9PEN_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g84925083bf5222f9bd4ee6bf8d03d2bf">PRS_ROUTEPEN_CH10PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g635ca21ef388845131a24d6064bb57f3">_PRS_ROUTEPEN_CH10PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gec19d7e0805883e92c6d7893ee4eb71e">_PRS_ROUTEPEN_CH10PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g864a21c5581a5a853b7490d738249348">_PRS_ROUTEPEN_CH10PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g28c20ce830df66203266a8c02b2a98c5">PRS_ROUTEPEN_CH10PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH10PEN_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0701a7667bc0bb3098cf927ae6e57606">PRS_ROUTEPEN_CH11PEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge4e15fe8df19ab7c20a809886869c772">_PRS_ROUTEPEN_CH11PEN_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0df507a7a1d8e4ad3a36f428cbbd058a">_PRS_ROUTEPEN_CH11PEN_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g61ef58cd869ad315d601a9113470759f">_PRS_ROUTEPEN_CH11PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf1d61bdc73521a712ac851627da4da29">PRS_ROUTEPEN_CH11PEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH11PEN_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g913e2124c9ed54a5ff75dad4974be7cb">_PRS_ROUTELOC0_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g256ed8259d80a9363b858cc534e556db">_PRS_ROUTELOC0_MASK</a>&nbsp;&nbsp;&nbsp;0x0F07070FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcfe224b73fe273a370664f9ff5a7b3ed">_PRS_ROUTELOC0_CH0LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g42396e81e8c05dd21e36bf00744e3d3c">_PRS_ROUTELOC0_CH0LOC_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf42c58f8ba047dc0f58a740f6cb2f37f">_PRS_ROUTELOC0_CH0LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0cdbc499dbcab294f3e57a5a138cfa3a">_PRS_ROUTELOC0_CH0LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g701ed898ad37308d8ebbe69a7a76c9b7">_PRS_ROUTELOC0_CH0LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb765099fc5c17aa00e5e3713b1f24872">_PRS_ROUTELOC0_CH0LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g79fadb9ba6197ecc55fba27a41cef3bc">_PRS_ROUTELOC0_CH0LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g32a25e1dd3e3b36f4dc40cda0321297a">_PRS_ROUTELOC0_CH0LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g456de2222fb8d9bc791ac75ed655ff43">_PRS_ROUTELOC0_CH0LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g572dcc2d08119972f65c38874b76d503">_PRS_ROUTELOC0_CH0LOC_LOC6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga4589b7658064e1743067043f859420a">_PRS_ROUTELOC0_CH0LOC_LOC7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1d1718808ea8fa4d837b7300101ebc1c">_PRS_ROUTELOC0_CH0LOC_LOC8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaec8e3f8739dbe82b0d489fcbc53d296">_PRS_ROUTELOC0_CH0LOC_LOC9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb4df7a4e60dc6059d78148bd3c42753d">_PRS_ROUTELOC0_CH0LOC_LOC10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5f1e3039e7bf4a58d2d496dc3e0356df">_PRS_ROUTELOC0_CH0LOC_LOC11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge7afaf530aed58a5b44c31e889c482ec">_PRS_ROUTELOC0_CH0LOC_LOC12</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g09e12820165c52c1d17e817b55483c07">_PRS_ROUTELOC0_CH0LOC_LOC13</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8b1a09d35dc656b4f2b03b558b76c785">PRS_ROUTELOC0_CH0LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb615bda6fbac9229f419efddc2c036d1">PRS_ROUTELOC0_CH0LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf8dede1d869afcdc400e7503e9d7af78">PRS_ROUTELOC0_CH0LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g718bfc3b34cc37dadd836189e918662c">PRS_ROUTELOC0_CH0LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g47630d09c8101de43e5c8c93edb036ed">PRS_ROUTELOC0_CH0LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g35d2ad6c8bfb5c7ba70aea90d626e627">PRS_ROUTELOC0_CH0LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC4 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf7f46fdb6969b0ca4d2444777c2bb951">PRS_ROUTELOC0_CH0LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC5 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd2767001d9b96ccc47760ce6a31074a1">PRS_ROUTELOC0_CH0LOC_LOC6</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g92b4655d7b8e50e336ddcca3b7622284">PRS_ROUTELOC0_CH0LOC_LOC7</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC7 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3b7049a28d9e66b0ab95aecefd4bb57d">PRS_ROUTELOC0_CH0LOC_LOC8</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC8 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga1e136581961840512892ebbd807b285">PRS_ROUTELOC0_CH0LOC_LOC9</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge172b5805f19ae3bd52aa832e6785e09">PRS_ROUTELOC0_CH0LOC_LOC10</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC10 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g06809e2f540a71cc9913dcf00867f098">PRS_ROUTELOC0_CH0LOC_LOC11</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC11 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g03f32e217d043ddbf5e6c06559bcd190">PRS_ROUTELOC0_CH0LOC_LOC12</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC12 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g835633bcc14e5801d7d9fb944b466f7a">PRS_ROUTELOC0_CH0LOC_LOC13</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC13 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g62a01705212783f2c2c71ce64c5a50b0">_PRS_ROUTELOC0_CH1LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g558022e9ae6640e0f7f67b1c0909a51d">_PRS_ROUTELOC0_CH1LOC_MASK</a>&nbsp;&nbsp;&nbsp;0x700UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbd2ff361c83c35ffcb299615985f3e39">_PRS_ROUTELOC0_CH1LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g806b3998a8a2b71bc9cef5991586617d">_PRS_ROUTELOC0_CH1LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g91c96118d77aa481bf951e9d9f59b385">_PRS_ROUTELOC0_CH1LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2d6b95984fca5ae5c7227f5c0d75a1ed">_PRS_ROUTELOC0_CH1LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g14a9954849083f3054ddd3658723a6e5">_PRS_ROUTELOC0_CH1LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcdedb705b7b5ccf2fc812ca61396a600">_PRS_ROUTELOC0_CH1LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0e2e0fdb4443836aa5e2fe5d61f425c5">_PRS_ROUTELOC0_CH1LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1b10a5e8d31ad02dc4ac8aa8a2b92e08">_PRS_ROUTELOC0_CH1LOC_LOC6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g627be7b489aa08645bbfb3d30c116ef7">_PRS_ROUTELOC0_CH1LOC_LOC7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaa6c957f42aec3a681a38a71acd29471">PRS_ROUTELOC0_CH1LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8dba7818a4067600182bc5dc2f837ffd">PRS_ROUTELOC0_CH1LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb0d93beffca3dcf3a976a7df76d3cdb7">PRS_ROUTELOC0_CH1LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC1 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g347c0ac38dc4c03ac390facc5deaad8a">PRS_ROUTELOC0_CH1LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC2 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb33869d042d5164cda576f46842950e2">PRS_ROUTELOC0_CH1LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC3 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaa76346d70e620b8386cdb05a69b124f">PRS_ROUTELOC0_CH1LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC4 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb4d34308fc9043d6f4aefa173d4e4af4">PRS_ROUTELOC0_CH1LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC5 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbdb2a66cc797a37815715317607105f1">PRS_ROUTELOC0_CH1LOC_LOC6</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC6 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga02d9f81eee7916099b6957be1261729">PRS_ROUTELOC0_CH1LOC_LOC7</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC7 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf21a77d818738e6dcd731f01367aa66a">_PRS_ROUTELOC0_CH2LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb0a85e0f4257e0bbb935bfc1bfdc2275">_PRS_ROUTELOC0_CH2LOC_MASK</a>&nbsp;&nbsp;&nbsp;0x70000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbf9458d3652fe8e7308e693a9d4ba55c">_PRS_ROUTELOC0_CH2LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf69af2979a3c848d5c1a3fd4c2756d5c">_PRS_ROUTELOC0_CH2LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb91a5a5f861e331f4a5fbb5844e2bf9c">_PRS_ROUTELOC0_CH2LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf400c7f4c577e27789c885a08929f5bb">_PRS_ROUTELOC0_CH2LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge627df33e48580045aeb16a30844cae0">_PRS_ROUTELOC0_CH2LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g595ef531e8d53244986d3c44aa91b1e4">_PRS_ROUTELOC0_CH2LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3f44337f6aaf031649232c57bcf76ce6">_PRS_ROUTELOC0_CH2LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g34f0ab0028d118fbbc1dd1557e9e91dd">_PRS_ROUTELOC0_CH2LOC_LOC6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6ff61dfe5da08fa4b9a4043b0a37697c">_PRS_ROUTELOC0_CH2LOC_LOC7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8243829b5a41bc8aaa22edde3ccb7764">PRS_ROUTELOC0_CH2LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6e8c713144f5a87ac0c85de45f756329">PRS_ROUTELOC0_CH2LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g58070743c3f5ab6c00a6dd3509b20f85">PRS_ROUTELOC0_CH2LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3af15d4c90292e09757f039d2c2b043a">PRS_ROUTELOC0_CH2LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC2 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gee35d51d3c34b88c230dcf85ec896a03">PRS_ROUTELOC0_CH2LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC3 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g49aef1df0d900c0853d24cb89722c69f">PRS_ROUTELOC0_CH2LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC4 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gad643d12b1ee432044cb0c47461d9fc3">PRS_ROUTELOC0_CH2LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC5 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6ab2bc521e34fa2d2d85b3f22c506aca">PRS_ROUTELOC0_CH2LOC_LOC6</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC6 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g85fa1291545521ccb23587a9457d1c12">PRS_ROUTELOC0_CH2LOC_LOC7</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC7 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gec7d3171ec01c20309467e11dfa412e6">_PRS_ROUTELOC0_CH3LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gae8cce3b08bcc20348ae2a7d96e8d6a6">_PRS_ROUTELOC0_CH3LOC_MASK</a>&nbsp;&nbsp;&nbsp;0xF000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0171f804995d97d964db4bd09f7f4c1d">_PRS_ROUTELOC0_CH3LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g132eeaaf5abc5e12566dd1e78269df4c">_PRS_ROUTELOC0_CH3LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge4c2ff1812fe544c8e8ddd75c92fd6e1">_PRS_ROUTELOC0_CH3LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge168c057ae6d1025131c3bbc088fe493">_PRS_ROUTELOC0_CH3LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfe7e013af01eec20012ee2a47d215e15">_PRS_ROUTELOC0_CH3LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga9c124211899445a4560dd81faf82fe4">_PRS_ROUTELOC0_CH3LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g36cc910a0e4ecd6520942f686c3b4095">_PRS_ROUTELOC0_CH3LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g29e6510376f064b2a950faa5f84f01e2">_PRS_ROUTELOC0_CH3LOC_LOC6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb8a8390b53f8866b746444ee9d8edc8f">_PRS_ROUTELOC0_CH3LOC_LOC7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6b8251cdc0a61df0a0035e67ef64ec5a">_PRS_ROUTELOC0_CH3LOC_LOC8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9067bcaa676c4c0f2a49a56c9f28ece1">_PRS_ROUTELOC0_CH3LOC_LOC9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g870fc288610db3a3797a7e13553fea0d">_PRS_ROUTELOC0_CH3LOC_LOC10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfd9dae60e54670e2fdf2573c0b455098">_PRS_ROUTELOC0_CH3LOC_LOC11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcfcf7dcf71639e73da0b4a796e283306">_PRS_ROUTELOC0_CH3LOC_LOC12</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7d15f3367f1d977b4b9e923f87a6d9c8">_PRS_ROUTELOC0_CH3LOC_LOC13</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf31b96d2b352327f7c54394596c86d38">_PRS_ROUTELOC0_CH3LOC_LOC14</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g52358d1bd5e58f3ef3a7ab44306f8984">PRS_ROUTELOC0_CH3LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC0 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1e4d126ba9c080b5046da4af91f8228c">PRS_ROUTELOC0_CH3LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9020e5b596fd9b8dccf7089dd5117424">PRS_ROUTELOC0_CH3LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC1 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9452a76cec548734181c7b45d1d0c9e5">PRS_ROUTELOC0_CH3LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC2 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g206eec6221f1c2e7a323a5ec27d086ef">PRS_ROUTELOC0_CH3LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC3 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaa0c2cf15141434be9ed3a2f951bdb6a">PRS_ROUTELOC0_CH3LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC4 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g56b97c1f8f33259385ecab24e7371b82">PRS_ROUTELOC0_CH3LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC5 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7dee5e9aa3ecd5a49e64753ad15766b7">PRS_ROUTELOC0_CH3LOC_LOC6</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC6 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8c2cd92794b401c2ca95b39f6cefd1f4">PRS_ROUTELOC0_CH3LOC_LOC7</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC7 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd3e156f7bf21486eae13c3520250bc2a">PRS_ROUTELOC0_CH3LOC_LOC8</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC8 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g14ed0c9f309b4368446a312685d666bc">PRS_ROUTELOC0_CH3LOC_LOC9</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC9 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge14a987b4328842873633d8330480342">PRS_ROUTELOC0_CH3LOC_LOC10</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC10 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb866d85cdb657fc063ba451bce2c1401">PRS_ROUTELOC0_CH3LOC_LOC11</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC11 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3641c743fad3eeb4f02787677f00faeb">PRS_ROUTELOC0_CH3LOC_LOC12</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC12 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g72a2458baca52ed537a2ed44c64df8d3">PRS_ROUTELOC0_CH3LOC_LOC13</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC13 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g153873eecf442a7feb2e7ad281e18c53">PRS_ROUTELOC0_CH3LOC_LOC14</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC14 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0945630497dfa6b45cd005afff3dea30">_PRS_ROUTELOC1_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3723375b89f0a5afa158a3fb064284b6">_PRS_ROUTELOC1_MASK</a>&nbsp;&nbsp;&nbsp;0x0F1F0707UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1cba07fc696e3706230932c865835e2a">_PRS_ROUTELOC1_CH4LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g40959fc1bdaad23b52e5c44a615a10b2">_PRS_ROUTELOC1_CH4LOC_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9700f70ecfd6b8fe6097edac71b42fd2">_PRS_ROUTELOC1_CH4LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge7468843a5b9282fab5d8077c0974d09">_PRS_ROUTELOC1_CH4LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8421c71f094595a8617a21e2ec4b8f60">_PRS_ROUTELOC1_CH4LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8201138e29836e7544ad2499eac44ad5">_PRS_ROUTELOC1_CH4LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7da5c1912384bf8c9a6a5d790e1ca721">_PRS_ROUTELOC1_CH4LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gab07ba567332ad35cc25cc46d8deabc8">_PRS_ROUTELOC1_CH4LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g26682dcc7211364c6b0ab1c841deef3a">_PRS_ROUTELOC1_CH4LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga3a197a7e835a2be25a0297e72e0accf">_PRS_ROUTELOC1_CH4LOC_LOC6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3c982226fe18c52a23948aa803e2ee51">PRS_ROUTELOC1_CH4LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g516f95c803d478afb8f612d23b9db00f">PRS_ROUTELOC1_CH4LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5f94d9d25db4b2eef61896500b3e497e">PRS_ROUTELOC1_CH4LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2c6e204c69094bd63b7131b052ca847e">PRS_ROUTELOC1_CH4LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7ff010d920a0bd5404e950a5cb186c32">PRS_ROUTELOC1_CH4LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge49790795a83537fd5011d66e2acbeab">PRS_ROUTELOC1_CH4LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC4 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7f3ce3daf3db7f18ebeb28c5d9754097">PRS_ROUTELOC1_CH4LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC5 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1e341b7438f708ae815596ce98681b90">PRS_ROUTELOC1_CH4LOC_LOC6</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g974f85f46b7c3f2fe00dd05bf0063aed">_PRS_ROUTELOC1_CH5LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g170eba6a7a9359c8975a138dc2187982">_PRS_ROUTELOC1_CH5LOC_MASK</a>&nbsp;&nbsp;&nbsp;0x700UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3c2621072bbf043332202aa517b70915">_PRS_ROUTELOC1_CH5LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9efa59efd3dfde2bb57a15a75019c591">_PRS_ROUTELOC1_CH5LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbbda3ba8fc2d95d7090880f6c963b929">_PRS_ROUTELOC1_CH5LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc4e133000ec1f9a9e2f0c2a699bcb054">_PRS_ROUTELOC1_CH5LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge453e8b0fb91045254cce312a15389cb">_PRS_ROUTELOC1_CH5LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5d5ed344d84c6f30768864c120979d1c">_PRS_ROUTELOC1_CH5LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd4dc2deb74bb0648f32a63d65ba3cd2b">_PRS_ROUTELOC1_CH5LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf520cce5225ef78b413aa164ff5fb316">_PRS_ROUTELOC1_CH5LOC_LOC6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8e17aecbf75f93c4c48d71a94227ade3">PRS_ROUTELOC1_CH5LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g84be24aa8d55af1e91083bca9913bf1a">PRS_ROUTELOC1_CH5LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd4061e3f68112e89d43b366de264a8f8">PRS_ROUTELOC1_CH5LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC1 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga383d6ec37aa03ae20dc1b4f55203d02">PRS_ROUTELOC1_CH5LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC2 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2f17d61f6b85b17c3366c7ef54aa3027">PRS_ROUTELOC1_CH5LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC3 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6cc4d36dca535f2b913dbeba53073c16">PRS_ROUTELOC1_CH5LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC4 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3d7d2527b8ead4e8868dca069cda3300">PRS_ROUTELOC1_CH5LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC5 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g06ee008d69d063dbd33903942faae49e">PRS_ROUTELOC1_CH5LOC_LOC6</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC6 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g02997bc55d83eeebf552a3d3cb0f9720">_PRS_ROUTELOC1_CH6LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g61fe229a612f8c1e80d09291119abe69">_PRS_ROUTELOC1_CH6LOC_MASK</a>&nbsp;&nbsp;&nbsp;0x1F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g088265a32e0092ed0d5e3a1a883df5de">_PRS_ROUTELOC1_CH6LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gdd4679080a416d35757a41e4db75dcd9">_PRS_ROUTELOC1_CH6LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1ec9453a9c84feef631323ee53758646">_PRS_ROUTELOC1_CH6LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcd671842742765b50d6656eed09a43f8">_PRS_ROUTELOC1_CH6LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga14d2654ef74e88bba830c81eeb36590">_PRS_ROUTELOC1_CH6LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g53b47031353bc9f39658c895607bcc47">_PRS_ROUTELOC1_CH6LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfbfb31445e07774c7619710430a1bf26">_PRS_ROUTELOC1_CH6LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g91b478777cf8db3efe720f6d09f78c2e">_PRS_ROUTELOC1_CH6LOC_LOC6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5f593120fe7529841ebf81a6e29b6099">_PRS_ROUTELOC1_CH6LOC_LOC7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g13ac0efed64ec3280d61d221c330b21a">_PRS_ROUTELOC1_CH6LOC_LOC8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbe663200dd77ab58fcc61abb0e218aaf">_PRS_ROUTELOC1_CH6LOC_LOC9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6ec550306613a81d8f15cca9147ba03b">_PRS_ROUTELOC1_CH6LOC_LOC10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5b5851f01b3d77e2aac4df98848d007e">_PRS_ROUTELOC1_CH6LOC_LOC11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb4175f51d6e2413a867405b9b9a217fe">_PRS_ROUTELOC1_CH6LOC_LOC12</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g40fe7bfe18d16cb5897d5927e6acc1aa">_PRS_ROUTELOC1_CH6LOC_LOC13</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g724fd6e357db6c2663ce2fe3cab13925">_PRS_ROUTELOC1_CH6LOC_LOC14</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1f7dc59c1f41f5c3fe94137ca02a0388">_PRS_ROUTELOC1_CH6LOC_LOC15</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcdc6e5114ec8275fc5722527a4a7277d">_PRS_ROUTELOC1_CH6LOC_LOC16</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb99c80d504befac094ab55751216d7eb">_PRS_ROUTELOC1_CH6LOC_LOC17</a>&nbsp;&nbsp;&nbsp;0x00000011UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5dd607a0149dc586155a1af89a6cae88">PRS_ROUTELOC1_CH6LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1ce93837b9323b63e99ba53dd234d910">PRS_ROUTELOC1_CH6LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd89ef8d79201d959bb37d0fac921323e">PRS_ROUTELOC1_CH6LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcbbdb8033933c0ac4d16550edf129ee1">PRS_ROUTELOC1_CH6LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC2 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf2e5535688ae8095f0ab316b277db69f">PRS_ROUTELOC1_CH6LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC3 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaf9bc276b2dc36cf974a7ed364329656">PRS_ROUTELOC1_CH6LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC4 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g43fdf3ed3b907068f90039ddeb2fc1a9">PRS_ROUTELOC1_CH6LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC5 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gda4d02d95badc08dbf92b08a506e0a93">PRS_ROUTELOC1_CH6LOC_LOC6</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC6 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8e4a3fc42f592257b9420702238f8c36">PRS_ROUTELOC1_CH6LOC_LOC7</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC7 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7b9eea832fc74c91aa38a919374b83db">PRS_ROUTELOC1_CH6LOC_LOC8</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC8 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1ccd24ded7f6bf80228064d122de1728">PRS_ROUTELOC1_CH6LOC_LOC9</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC9 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g116235216e5b469d2102dfef352a335b">PRS_ROUTELOC1_CH6LOC_LOC10</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC10 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g65eb8b01a3a94d4c12cd55da2f1d1f40">PRS_ROUTELOC1_CH6LOC_LOC11</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC11 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2f03d316c1d67b137e5a00842f572682">PRS_ROUTELOC1_CH6LOC_LOC12</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC12 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3e1e78cde1340780124ea6436b784df2">PRS_ROUTELOC1_CH6LOC_LOC13</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC13 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf8c10e14bfb109766546787f8b49ad78">PRS_ROUTELOC1_CH6LOC_LOC14</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC14 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc3dff17837d5bb6e0c5e5088eb71858e">PRS_ROUTELOC1_CH6LOC_LOC15</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC15 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1c5cc6b841b85a7a0de6f3593105ab53">PRS_ROUTELOC1_CH6LOC_LOC16</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC16 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0b8a11ebc75a3e204bc0637b2234d76e">PRS_ROUTELOC1_CH6LOC_LOC17</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC17 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g36cf405ccb982c053368bf6fa7784514">_PRS_ROUTELOC1_CH7LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7f31925d3e30d5ee9f083f66f5b413b1">_PRS_ROUTELOC1_CH7LOC_MASK</a>&nbsp;&nbsp;&nbsp;0xF000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcffaa8b37b112cd6bb4bcd4ca0009831">_PRS_ROUTELOC1_CH7LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7f58a50272017abe9d52df20ce573d12">_PRS_ROUTELOC1_CH7LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb2aeb66241ddf154012b953d517282f1">_PRS_ROUTELOC1_CH7LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g18276df4a8bf47c64a6b00975c5a298c">_PRS_ROUTELOC1_CH7LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9640d5abcc8d0b4e463af65432453cc1">_PRS_ROUTELOC1_CH7LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge1ea6c73cc4c82bcbfa9a52365a2e463">_PRS_ROUTELOC1_CH7LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g47d1812c930fe894c901769e5ac78e6d">_PRS_ROUTELOC1_CH7LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0ee2f97223c0484b1cb2093914f91fda">_PRS_ROUTELOC1_CH7LOC_LOC6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc6f13ba4d245c0488526221ee24ae405">_PRS_ROUTELOC1_CH7LOC_LOC7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gdb9deb78e7e8243158c1cb18219ddc83">_PRS_ROUTELOC1_CH7LOC_LOC8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge502630b2851553c00ba51dc19942763">_PRS_ROUTELOC1_CH7LOC_LOC9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb9bbe66fa83b8972bb1daa3f09800030">_PRS_ROUTELOC1_CH7LOC_LOC10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g037e457d7557a13b6671b034fb34e1c3">PRS_ROUTELOC1_CH7LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC0 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g03fb42b60f810f01df5e4e2810aa50fe">PRS_ROUTELOC1_CH7LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3e42de41cb37be08f416a5a05955f0ee">PRS_ROUTELOC1_CH7LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC1 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd3aa4c2291c40aa68dec6161fa94845d">PRS_ROUTELOC1_CH7LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC2 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4ed5132ff5e6c82b523584a4fe5c819c">PRS_ROUTELOC1_CH7LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC3 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gac5d538db416482033e57e4b360a316e">PRS_ROUTELOC1_CH7LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC4 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7f118a1acc151c6e3c560163e90e8ec6">PRS_ROUTELOC1_CH7LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC5 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf3c8234e8ba08adcf12817c644618a3b">PRS_ROUTELOC1_CH7LOC_LOC6</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC6 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0bf5113592284f99764dd5750b1525c1">PRS_ROUTELOC1_CH7LOC_LOC7</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC7 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3fbb1219567f913918d8efd27c48d925">PRS_ROUTELOC1_CH7LOC_LOC8</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC8 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1b86512bc515dcff2691a21f3c030231">PRS_ROUTELOC1_CH7LOC_LOC9</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC9 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g00aaf1fa6ee9dc296107a415c2638d6b">PRS_ROUTELOC1_CH7LOC_LOC10</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC10 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2aebba7c0b4e95b88b107e373111dbdb">_PRS_ROUTELOC2_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g76c3bfdcb2f8fcab587953661d5d4be8">_PRS_ROUTELOC2_MASK</a>&nbsp;&nbsp;&nbsp;0x07071F0FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7e4dcb65ad4c40c70775cca6e5891861">_PRS_ROUTELOC2_CH8LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc5ff37c603bc4a5547100aacf3ead5b6">_PRS_ROUTELOC2_CH8LOC_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g40a98ba383623d9f6bfe86baa10129fc">_PRS_ROUTELOC2_CH8LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g363d3162398be6510e19cfa1829800a3">_PRS_ROUTELOC2_CH8LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd53f0f7b3b1b677e3cdcb11125aec74c">_PRS_ROUTELOC2_CH8LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf6f13e6497738dbf8a4dad1ca40cc429">_PRS_ROUTELOC2_CH8LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbeb743780932e4c60bd6f8c713ea88c5">_PRS_ROUTELOC2_CH8LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g725f8434246759b8e7c034dd3c875a2c">_PRS_ROUTELOC2_CH8LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf4b90267c3b11b30ca4493b91ff02036">_PRS_ROUTELOC2_CH8LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc48461624c8f85bd39501b95feef05c0">_PRS_ROUTELOC2_CH8LOC_LOC6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaacb9c7a7b6e8a35053169493d1f3d2b">_PRS_ROUTELOC2_CH8LOC_LOC7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0ab4029f07ced2765a0b2704fcdeaa2c">_PRS_ROUTELOC2_CH8LOC_LOC8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6a669251d8f195c2bf7b1f2afb48ddc2">_PRS_ROUTELOC2_CH8LOC_LOC9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g02fa762967d4945e27593d15ac6de0d6">_PRS_ROUTELOC2_CH8LOC_LOC10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd692425bfbc6d35fafdf5b1cee2881b3">PRS_ROUTELOC2_CH8LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf1cd197f70ebb1c63acda97d45d69610">PRS_ROUTELOC2_CH8LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gdf233a73eb762d7ec95f7fc3d47e84b3">PRS_ROUTELOC2_CH8LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1ccf53552e86cd6c7b3ceb92c2003676">PRS_ROUTELOC2_CH8LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd1e762306bd817dfda1c877f0f32e497">PRS_ROUTELOC2_CH8LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g89f3f883dafee36cc3d99349931de49e">PRS_ROUTELOC2_CH8LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC4 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g69c8e107caba3f9d5f7bc502b06611f1">PRS_ROUTELOC2_CH8LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC5 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g43927e3f107103600c8b6d9a17eeb058">PRS_ROUTELOC2_CH8LOC_LOC6</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbef2911fdb813a0b40ec288898a28ba8">PRS_ROUTELOC2_CH8LOC_LOC7</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC7 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g75225bee0b232624929573a2776fd47c">PRS_ROUTELOC2_CH8LOC_LOC8</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC8 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g03ea904cfd471bc681573fd4ba697929">PRS_ROUTELOC2_CH8LOC_LOC9</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g223df0d98e103815428fd8f745007f13">PRS_ROUTELOC2_CH8LOC_LOC10</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC10 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1ce8f8ca2296fb000159e63ea65c7db0">_PRS_ROUTELOC2_CH9LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5e9136ac3ebb91319d3f02cc5e4dcd35">_PRS_ROUTELOC2_CH9LOC_MASK</a>&nbsp;&nbsp;&nbsp;0x1F00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g42b66cf9f92e9e79a41457fd424cf1bf">_PRS_ROUTELOC2_CH9LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g31d5c41d710e6901fa6f4f0f68aae4e2">_PRS_ROUTELOC2_CH9LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb309af84d08111ed5427492239f27490">_PRS_ROUTELOC2_CH9LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8a7c174ba2d9de412ff88a127b004db2">_PRS_ROUTELOC2_CH9LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g180df43000651a5096e01dbd4d8eb9ab">_PRS_ROUTELOC2_CH9LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6fe0d6e3124c41a385bf2b3e26571cdd">_PRS_ROUTELOC2_CH9LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb47a60914456630364ec9ca851b867fb">_PRS_ROUTELOC2_CH9LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g26ccbf04bfcd6bb3db57270bdce708f0">_PRS_ROUTELOC2_CH9LOC_LOC6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g01ba362785b3cbc08fafa144cc551511">_PRS_ROUTELOC2_CH9LOC_LOC7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g82d8855f11a7ebd4965a737a6d81644b">_PRS_ROUTELOC2_CH9LOC_LOC8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g83e3d6dcaabea23e38e28ace2cec7343">_PRS_ROUTELOC2_CH9LOC_LOC9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd74db3cb6d17b8f373a7cf5a73d93606">_PRS_ROUTELOC2_CH9LOC_LOC10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g550814f01ee26d3265f2dec3c67b04a8">_PRS_ROUTELOC2_CH9LOC_LOC11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g285d2e3b28c72f9ec505daab2878738a">_PRS_ROUTELOC2_CH9LOC_LOC12</a>&nbsp;&nbsp;&nbsp;0x0000000CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9e0c313e0a3767fa1799c8efb1906241">_PRS_ROUTELOC2_CH9LOC_LOC13</a>&nbsp;&nbsp;&nbsp;0x0000000DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga6e6c44987f8361d518838285c8f9102">_PRS_ROUTELOC2_CH9LOC_LOC14</a>&nbsp;&nbsp;&nbsp;0x0000000EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g63b5399943b8c3bf7005087271c14f28">_PRS_ROUTELOC2_CH9LOC_LOC15</a>&nbsp;&nbsp;&nbsp;0x0000000FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5c39e4e95673f0d0bdf7c29f129c5d34">_PRS_ROUTELOC2_CH9LOC_LOC16</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g631ff9775cbe03d4e462ba0452fbe326">PRS_ROUTELOC2_CH9LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4676a47530fa57d282869eec8a334eee">PRS_ROUTELOC2_CH9LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd415370804f2c44c283e705c6c676d4e">PRS_ROUTELOC2_CH9LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC1 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gea448e38f24780d561e63b0077bc9e35">PRS_ROUTELOC2_CH9LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC2 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5a395eed9066d94cd2165d9e039d8014">PRS_ROUTELOC2_CH9LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC3 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1021f707f93aad88f9d975671de40309">PRS_ROUTELOC2_CH9LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC4 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc11473602b0ba189ff671771ab8bdb1e">PRS_ROUTELOC2_CH9LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC5 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g588ef36b9efee1389a5c4815e9642a4f">PRS_ROUTELOC2_CH9LOC_LOC6</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC6 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge16b3ff8566ee6343a28325b5ecd9392">PRS_ROUTELOC2_CH9LOC_LOC7</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC7 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb7aa0e13e10b300c7ab96e0f46b380bb">PRS_ROUTELOC2_CH9LOC_LOC8</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC8 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g07c77cb36606974356f020b07b4b1e30">PRS_ROUTELOC2_CH9LOC_LOC9</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC9 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g21c684e71a6759453ca97b782c31f4d6">PRS_ROUTELOC2_CH9LOC_LOC10</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC10 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf5e70dbe11944b8ef202786904560ab7">PRS_ROUTELOC2_CH9LOC_LOC11</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC11 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gdeedba7bbcb3340b5913f4ebe7a88523">PRS_ROUTELOC2_CH9LOC_LOC12</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC12 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3e2d7da643ff59adb75a70ee8f97c9eb">PRS_ROUTELOC2_CH9LOC_LOC13</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC13 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfcf6a0475f02b3393ed5911043ab6493">PRS_ROUTELOC2_CH9LOC_LOC14</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC14 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g18cdd551fd49475c09dfb211314eb5b1">PRS_ROUTELOC2_CH9LOC_LOC15</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC15 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g193ada815791482b205ed931895d0894">PRS_ROUTELOC2_CH9LOC_LOC16</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC16 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4824728d9bfe8b0a326004dd2e6f2743">_PRS_ROUTELOC2_CH10LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gae927f6773e393aa065974854fbe4ade">_PRS_ROUTELOC2_CH10LOC_MASK</a>&nbsp;&nbsp;&nbsp;0x70000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g05fcf8f450da24cc25e3504faed8215e">_PRS_ROUTELOC2_CH10LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc791643a2bf9bfc49467689155c426c2">_PRS_ROUTELOC2_CH10LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g28f411e4ece1e6a049da5172e67bd9a1">_PRS_ROUTELOC2_CH10LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g43de9c34ff4c48cb62b4295f70b6daaa">_PRS_ROUTELOC2_CH10LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd1502d3405ef95908934005eac2f5b0e">_PRS_ROUTELOC2_CH10LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g722a4c197a058f3b0ad5dac7937232d9">_PRS_ROUTELOC2_CH10LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb92bfd77d9f8649e097310dd5170c276">_PRS_ROUTELOC2_CH10LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc86a78ab9f1327fb10acb80012d6cad4">PRS_ROUTELOC2_CH10LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC0 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g48d67a322ce73fe11e48921580142457">PRS_ROUTELOC2_CH10LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga1572df1b19822533b4e4896877c48ba">PRS_ROUTELOC2_CH10LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC1 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga3492f41b45a6031c51bec36914fd7d5">PRS_ROUTELOC2_CH10LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC2 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g60ae9e5c93d9de61012174499aaecaa7">PRS_ROUTELOC2_CH10LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC3 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g999e769ca5e295b56594e1009f43ef50">PRS_ROUTELOC2_CH10LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC4 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g965a7cd55076db8f5b0be10f052d7fce">PRS_ROUTELOC2_CH10LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC5 &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf7eaea68863ded32bcf7d3aaf173bb15">_PRS_ROUTELOC2_CH11LOC_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf1ae072920e296e0bf658750b458c899">_PRS_ROUTELOC2_CH11LOC_MASK</a>&nbsp;&nbsp;&nbsp;0x7000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g83f370d1ae93a0f28c5099d8fc17eb09">_PRS_ROUTELOC2_CH11LOC_LOC0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge219f55e780113e95a13f64eb19d9c0d">_PRS_ROUTELOC2_CH11LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0d8a6c41bd2f3c91b1a99ae6f8f63183">_PRS_ROUTELOC2_CH11LOC_LOC1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge5a3e4e3c1a957c5754272885fc0a881">_PRS_ROUTELOC2_CH11LOC_LOC2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g29383a20d3164435f697feaf5779cb3a">_PRS_ROUTELOC2_CH11LOC_LOC3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge82c238f192b44e3c2f903346b9384e6">_PRS_ROUTELOC2_CH11LOC_LOC4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g62c9011f0ef75fea0f1ebd3b1e2ad71d">_PRS_ROUTELOC2_CH11LOC_LOC5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9caf131e412f4ab7a90b2ed6294f6e42">PRS_ROUTELOC2_CH11LOC_LOC0</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC0 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2cfa41f357895d1efd97111e075d636b">PRS_ROUTELOC2_CH11LOC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge80b8ce5b75e67b51163fca1ae08f289">PRS_ROUTELOC2_CH11LOC_LOC1</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC1 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfded056a46e0f102cf5437ca4c61270a">PRS_ROUTELOC2_CH11LOC_LOC2</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC2 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3c269ce7ce12b6509dc80a5c196afcb3">PRS_ROUTELOC2_CH11LOC_LOC3</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC3 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd8815c000cab8651989d5bc437b61418">PRS_ROUTELOC2_CH11LOC_LOC4</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC4 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2f05b3a33df057a234b51ba1c82b806b">PRS_ROUTELOC2_CH11LOC_LOC5</a>&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC5 &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0b8a50b7f889b5a40fb34d0f78308877">_PRS_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf005d9421455de55293b0492f218d6c2">_PRS_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x0000001FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#geb4b6eec6f529067a08b0d96c6b201b1">PRS_CTRL_SEVONPRS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g690130c7918e2aad308d3627b0fe593a">_PRS_CTRL_SEVONPRS_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g381b2d68f37672d2bdd4928e8b05bb92">_PRS_CTRL_SEVONPRS_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb58ac2f9c32fdd9c8637a79fb3444b4e">_PRS_CTRL_SEVONPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaf64fb2273352bcfdaa3764b29d52495">PRS_CTRL_SEVONPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRS_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb262f883d98a304ac678b0fd22df656f">_PRS_CTRL_SEVONPRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g70e798556e50f9560b02db880ebed075">_PRS_CTRL_SEVONPRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x1EUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge50758293b75d0596e07fc69e11a0c15">_PRS_CTRL_SEVONPRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g79e2048a8ac8935f93dc13d4b4e16c16">_PRS_CTRL_SEVONPRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf13dcf9cea3c500c7dd20bb6308318ed">_PRS_CTRL_SEVONPRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g311518d4053b84b39c1420dfa904c72e">_PRS_CTRL_SEVONPRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g911ae8b0a809f3bc5884188ebbcfd6d3">_PRS_CTRL_SEVONPRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g085dfb7893bd10d6ef271e92d955e5bd">_PRS_CTRL_SEVONPRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfb6f0820fb09766f9cc30a0af11e7c68">_PRS_CTRL_SEVONPRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2db79bf566d4d76837d47415d9fa39dd">_PRS_CTRL_SEVONPRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g18bc35e1dcec660a6c5a347464b5e9a2">_PRS_CTRL_SEVONPRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#geed2712c2662c0227d2b1760f461381f">_PRS_CTRL_SEVONPRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge148f3a5a7ba656ac865dfa4ca5be2d6">_PRS_CTRL_SEVONPRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g56d21af940545d2fee2386f9e4b445de">_PRS_CTRL_SEVONPRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gdd7dec4af886f041e21c2d213a3f6b0e">_PRS_CTRL_SEVONPRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6779742798d6e7ce54770f02a05781c0">PRS_CTRL_SEVONPRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge4d5a28cf16ab00472355e1c26789489">PRS_CTRL_SEVONPRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH0 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gffc6dfe2bbe271d64883027b04f5ebfb">PRS_CTRL_SEVONPRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH1 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7736b3fe7dc05bf6fabc9b8a40d5fe58">PRS_CTRL_SEVONPRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH2 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7e6d96b94627c6c15c3a4ac9601fb2d9">PRS_CTRL_SEVONPRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH3 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb44aa0b8ebc3df15fbe640c9553de057">PRS_CTRL_SEVONPRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH4 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd59a0b07e1c0c62933869c07787f6a4e">PRS_CTRL_SEVONPRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH5 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd6ce9ff0062149e5c1fecdedb0cf833f">PRS_CTRL_SEVONPRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH6 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2d8dcf4ed55f49f388955636507bb837">PRS_CTRL_SEVONPRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH7 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5d4a3d3a8edfe1228a0097defaa97136">PRS_CTRL_SEVONPRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH8 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g10f62dd984bf92ce4dafd9489a71bf00">PRS_CTRL_SEVONPRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH9 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga0991df82e36e5c2da67953b2f1b896a">PRS_CTRL_SEVONPRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH10 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge5d31a1617d98ddc70f6552f496a7de0">PRS_CTRL_SEVONPRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH11 &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd705d5e5f178d31a9ed7989396405865">_PRS_DMAREQ0_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7ddc8700732afad03c90129d3f2a3e31">_PRS_DMAREQ0_MASK</a>&nbsp;&nbsp;&nbsp;0x000003C0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf15c0cd4aa72dd8ed86746082ea40e9d">_PRS_DMAREQ0_PRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gddbc173da679bd14d4c985fc2e0c9aea">_PRS_DMAREQ0_PRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3C0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g734f6ee244ef5be05438e0a6e8d75e7e">_PRS_DMAREQ0_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5e4c7167cffad46c91c215c21733aaa3">_PRS_DMAREQ0_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb7bf0648a8fbca99161723db0bd85b37">_PRS_DMAREQ0_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g88b07445de95415a1038773aab6a93ed">_PRS_DMAREQ0_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g38e9c9abf1d70470c5c1d2f90f6161e8">_PRS_DMAREQ0_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5eb441f4a73566e33c968131c98def50">_PRS_DMAREQ0_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbfbbdf597ec572368567c02759ed40a9">_PRS_DMAREQ0_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gadd4761af06c1c740eb487396265acd1">_PRS_DMAREQ0_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g807c3975c56889fc9b09e1712a036855">_PRS_DMAREQ0_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5fe3a4327410414c3ebcd533b1e300c7">_PRS_DMAREQ0_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4efff39fe446c29dd8e09525dd4e86b8">_PRS_DMAREQ0_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb1fdecf7bab097da8eaa8bfb3c62ec3f">_PRS_DMAREQ0_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3eafb8f451e2bcfa27a1e36734f7fc23">_PRS_DMAREQ0_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g917f997b6f2042b2ffe0bd91d7aaab02">PRS_DMAREQ0_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g924798e173c14adbf908093c182f0419">PRS_DMAREQ0_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH0 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0f7cd3e70943a400cc8e248b7b601d14">PRS_DMAREQ0_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH1 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g59032260b9c3685a032f0243f266ca2a">PRS_DMAREQ0_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH2 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0b129c09c3069c38ac9a44961546adcf">PRS_DMAREQ0_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH3 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfde630c486413d76fada4d2782f77ad1">PRS_DMAREQ0_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH4 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8992c22b76be4464a4d7315a838d0a93">PRS_DMAREQ0_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH5 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g79f2bfc5ea3b5ced9c60b1b79f889f04">PRS_DMAREQ0_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH6 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g02d2fc74296ad39497486a71083a1c55">PRS_DMAREQ0_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH7 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaed3177113d9b5301f5d3483f631a27b">PRS_DMAREQ0_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH8 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g01bd98df272a34f41ed93e400c230138">PRS_DMAREQ0_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH9 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge4ed504634487bd5bb17e6a0274f0e71">PRS_DMAREQ0_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH10 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4fee442f44d264319703240fb5c53338">PRS_DMAREQ0_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH11 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g05c65eceb094667a73958033c9f3c715">_PRS_DMAREQ1_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd9d66766553db6c4b848775930a0b2ce">_PRS_DMAREQ1_MASK</a>&nbsp;&nbsp;&nbsp;0x000003C0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc79b843d964266a9ab700269c85c4beb">_PRS_DMAREQ1_PRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd973b46eeb1bf580bddaa1a4986312bc">_PRS_DMAREQ1_PRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x3C0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8b782886e22fd57fa1c0b4a6c231081d">_PRS_DMAREQ1_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd1ed017727656d46834c997072356e30">_PRS_DMAREQ1_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g65f4abff32e039be7d9749df8102e90f">_PRS_DMAREQ1_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gad5d605b737b12ec571341f405e6432b">_PRS_DMAREQ1_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd8d934e53f71d40895c991c425c4a9c3">_PRS_DMAREQ1_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc516c3cd2a5866f4a470e765971d2f8a">_PRS_DMAREQ1_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g49fed722664185a29a12a50f34eba922">_PRS_DMAREQ1_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4383aa229f0ee1515a62c76c2d2ee476">_PRS_DMAREQ1_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5606a5dbfd2de2f5fa13df2322b48818">_PRS_DMAREQ1_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga9da29244dbaf9ef82e42b765581d7d3">_PRS_DMAREQ1_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfbc29af011771ccd2f094f4bd4340b25">_PRS_DMAREQ1_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5368e8c5499a60da693842ebdd2ec00b">_PRS_DMAREQ1_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc678b9e32748450a5b396a6ea6b03749">_PRS_DMAREQ1_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9c4d7f6278ef10b8efe43c76766cd27d">PRS_DMAREQ1_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gff418db7b9e6cde6eac2a9625484a79e">PRS_DMAREQ1_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH0 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0f39be46b67e932809444a82d1967d5a">PRS_DMAREQ1_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH1 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6619df4c02cb1415b0e0a08fbc5e572f">PRS_DMAREQ1_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH2 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8e90b89ccc92db5a948f1d73407f81a0">PRS_DMAREQ1_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH3 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g444d10f3c8cb264761e9692d30d9af59">PRS_DMAREQ1_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH4 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb3d6fdd4af146d58006f499aa2fce260">PRS_DMAREQ1_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH5 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g929ce5e1982a6ab445285aee2d478d0d">PRS_DMAREQ1_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH6 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7e58db6568a7fedf125ccf3d178ad87f">PRS_DMAREQ1_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH7 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga3d38ad22d85356f85beb8f53ffd2488">PRS_DMAREQ1_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH8 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g903579b2159e3e79eedefe2a4a6e420c">PRS_DMAREQ1_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH9 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb51d0f2bb6dcdbb437dc154d1b9ff1f8">PRS_DMAREQ1_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH10 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g67df6b088cf1e54e77dc75b768622f6e">PRS_DMAREQ1_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH11 &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g01e05ede688ec9cdedbb7888fa9775db">_PRS_PEEK_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd5e67c6e0476fdcfbe011686b46c6a70">_PRS_PEEK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1a9ace340ca4ae155a3d54d3919c30bc">PRS_PEEK_CH0VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g525eed4da53655732a510fa5be4fb76d">_PRS_PEEK_CH0VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g55f2bb27ab13c9ddc0b8152e760e7bbc">_PRS_PEEK_CH0VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g99aef8238e3b5e2d93c8965a7e79c48e">_PRS_PEEK_CH0VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g225575eb6433dd59d7b73c6f4d29dbc3">PRS_PEEK_CH0VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH0VAL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2fb33b5ef28e29fe14d8a621fa551396">PRS_PEEK_CH1VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g51560c274e3f91b134f65dd5188c1185">_PRS_PEEK_CH1VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g860649bc10cf01e6908cc626793cebac">_PRS_PEEK_CH1VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4166ad8f5aa7902d5b91e01459be939d">_PRS_PEEK_CH1VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge8da70a6c79e5faaba7523668ae3e174">PRS_PEEK_CH1VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH1VAL_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0ca45b14a8ee2e69203fda0003325d25">PRS_PEEK_CH2VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc5c98ee77637e167c271f21a127c01f5">_PRS_PEEK_CH2VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga70d78ccd7325c15fa76bcdeb23c622b">_PRS_PEEK_CH2VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5533ebf752716ebbb9ab36f71e6a4efe">_PRS_PEEK_CH2VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g57a78b5289f490e0e92670fdcc472cee">PRS_PEEK_CH2VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH2VAL_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0ae29497aab0fb76ba652de5ae767b4f">PRS_PEEK_CH3VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1f06e3295bfa355116c1c3ae195471ec">_PRS_PEEK_CH3VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0f0000a4071fcd93f996d5fd6bd140f2">_PRS_PEEK_CH3VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x8UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc118b183540bac84da0ba276dad0b8a7">_PRS_PEEK_CH3VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2d78e51b7da1081a02b4b4cade07cafa">PRS_PEEK_CH3VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH3VAL_DEFAULT &lt;&lt; 3)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g67f66618be6bf2cb66d590d495c6835e">PRS_PEEK_CH4VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g60deb5dcc68ceacebeb39f37759de7c4">_PRS_PEEK_CH4VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga4dc371b790f0b7b6a116f114cac6816">_PRS_PEEK_CH4VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3066da44881ce91be6ec197113c2095a">_PRS_PEEK_CH4VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g28ef583d57fed107a56a330ff22b7c42">PRS_PEEK_CH4VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH4VAL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gde05bc453bd78a7d7f38877a4008a081">PRS_PEEK_CH5VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbde03fbadc334880360248188f2fe06d">_PRS_PEEK_CH5VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8c7cec7c2db609758fed93b9f3e52892">_PRS_PEEK_CH5VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbdd451c194f9148c596178e979698e9b">_PRS_PEEK_CH5VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5826256fcb21440fd7dde2918ae5b6bd">PRS_PEEK_CH5VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH5VAL_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3c3e90edcbc8f1fdd980dd7766639090">PRS_PEEK_CH6VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga5011ceb453742201a641faeb7eed59e">_PRS_PEEK_CH6VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb96033ebf01bfa679b01c47644e605bf">_PRS_PEEK_CH6VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9f93cc4503fc953dde1fa7baf6859b73">_PRS_PEEK_CH6VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb63a4cc02479cc4ae7bf3f3132557091">PRS_PEEK_CH6VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH6VAL_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb9ee52d4a6d31f299d45acafef16cf6d">PRS_PEEK_CH7VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g452a61aa77c2c30c1d1c87bbaa8aa302">_PRS_PEEK_CH7VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd455efac5da756dbe0ef5a013efe6931">_PRS_PEEK_CH7VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd9185c90de8b360d4fdd5bf16739a221">_PRS_PEEK_CH7VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1f6f5f0cbfeae0ddce22b8d2463ae9ac">PRS_PEEK_CH7VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH7VAL_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g74127c6bbd89524d52b868382f0ff119">PRS_PEEK_CH8VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3e9c9f357041ee9e40404df05b9d8807">_PRS_PEEK_CH8VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf9875dde12c14762f1e76089d5dcb1c8">_PRS_PEEK_CH8VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga68db13f18e39bdc453115cdcdd82db3">_PRS_PEEK_CH8VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g91350bf59d0ec60d3079cc367c546c94">PRS_PEEK_CH8VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH8VAL_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3b99d11e0fd6c9348765ad3c3d2936ff">PRS_PEEK_CH9VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g66c97e71f20eeab9c1b7641aef5e858e">_PRS_PEEK_CH9VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gead3cd315e6300d26d62c19592f9dbd8">_PRS_PEEK_CH9VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x200UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g63714e8b6cf36de0c90ac6cee8870823">_PRS_PEEK_CH9VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcad54a75ebf8a54a39a68565bc1e6c23">PRS_PEEK_CH9VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH9VAL_DEFAULT &lt;&lt; 9)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g07039a257a46fafe64fdcb5610a0c6ed">PRS_PEEK_CH10VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gedb221cd25a24f04a9dc93f1401f73e3">_PRS_PEEK_CH10VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcb912fa8f7fae25fed646259365a0ca0">_PRS_PEEK_CH10VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x400UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga4f59eac847940759c08499987eef8b1">_PRS_PEEK_CH10VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g216fca709799127720169887a2e21511">PRS_PEEK_CH10VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH10VAL_DEFAULT &lt;&lt; 10)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gab9cd3e56771615244db8fab1ed0a90e">PRS_PEEK_CH11VAL</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2ac32b68010183dd5b3d45768937361f">_PRS_PEEK_CH11VAL_SHIFT</a>&nbsp;&nbsp;&nbsp;11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9e964aa7c6eeb9a0a1501f7a5e96bd78">_PRS_PEEK_CH11VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x800UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g78a83db35f87e7cb78d534a33fa368b8">_PRS_PEEK_CH11VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga1b0827ed71116b1333e07ac3c48f635">PRS_PEEK_CH11VAL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH11VAL_DEFAULT &lt;&lt; 11)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd0a563709dfb1b119309ee4476564f22">_PRS_CH_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g85de3354323cef7c3f39dd63cde6147e">_PRS_CH_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x5E307F07UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g817be6803fe7800cd03ca4c4170bf159">_PRS_CH_CTRL_SIGSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2d36c8c56174e5db5abcbc04c1141597">_PRS_CH_CTRL_SIGSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g57d72778cc8030ec67ed9b5891046961">_PRS_CH_CTRL_SIGSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8d2ec1bae41fc1f47427f3feda96b428">_PRS_CH_CTRL_SIGSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2c82c33152490e72c09ac999d0267560">_PRS_CH_CTRL_SIGSEL_ACMP0OUT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4a1d8da2f8f31659665f6cd8cdcade08">_PRS_CH_CTRL_SIGSEL_ACMP1OUT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gde59af93301160d6983e3d33c4a1b9bc">_PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfad6ca93e1c9f8ea734618c10b0abeb6">_PRS_CH_CTRL_SIGSEL_USART0IRTX</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc6956bebcb2e0b1db6f5349f75c2ce94">_PRS_CH_CTRL_SIGSEL_TIMER0UF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gde959fb85e9b57478c3b40fd66257c32">_PRS_CH_CTRL_SIGSEL_TIMER1UF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd789e86b470c18c1a8a36562110bf303">_PRS_CH_CTRL_SIGSEL_GPIOPIN0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gaf281e92ef88b7833594c1cb6c53cb9b">_PRS_CH_CTRL_SIGSEL_GPIOPIN8</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc12152fec491236dab291a6ef51f1899">_PRS_CH_CTRL_SIGSEL_LETIMER0CH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc9425d04093321cc508a98a649ead7bf">_PRS_CH_CTRL_SIGSEL_PCNT0TCC</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#geed49dc928a4f9bb3240a14ba4c7c4e0">_PRS_CH_CTRL_SIGSEL_CRYOTIMERPERIOD</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge98f8acf1c1054dce12dd4cb357f6688">_PRS_CH_CTRL_SIGSEL_CMUCLKOUT0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9962291e25a965a391e708e9f6087c1a">_PRS_CH_CTRL_SIGSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7345e83279495e3348096afd40fc38c0">_PRS_CH_CTRL_SIGSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ged456e3f5392833177c4e1311f05cae3">_PRS_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g04c870260039c22df540d0ab6dfc0200">_PRS_CH_CTRL_SIGSEL_USART0TXC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7fbcb0f847bb09ff758fcfed19f7a31c">_PRS_CH_CTRL_SIGSEL_USART1TXC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfbbd8baa929834533ff8911a936b5664">_PRS_CH_CTRL_SIGSEL_TIMER0OF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g79452f30afc24153299fbadc093238cc">_PRS_CH_CTRL_SIGSEL_TIMER1OF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfc4cae8f3402d1432fbfe9d37fee9b1e">_PRS_CH_CTRL_SIGSEL_RTCCCCV0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g62ba89281fe564ca60163575fa56250d">_PRS_CH_CTRL_SIGSEL_GPIOPIN1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1205b2cd1f7614bf3fa8bea2e8275493">_PRS_CH_CTRL_SIGSEL_GPIOPIN9</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0d55a74aa646e816e3771aeca0851712">_PRS_CH_CTRL_SIGSEL_LETIMER0CH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf0611eae230c2971ffb931f2465a0579">_PRS_CH_CTRL_SIGSEL_PCNT0UFOF</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc317c50c1734924210649a1a8ba4797a">_PRS_CH_CTRL_SIGSEL_CMUCLKOUT1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga677174c05ef51b270af0cd16351bcda">_PRS_CH_CTRL_SIGSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g230640e5b77bbd4b9147e2c05795e158">_PRS_CH_CTRL_SIGSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g017a7dd9995d1e88623bc1ee24a9103b">_PRS_CH_CTRL_SIGSEL_USART0RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8794a820dc227b6feaca4b542e599eca">_PRS_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g517322cdcac75fead5ebef0212dec852">_PRS_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6b866f2d2ff9d86f3fe30f236b2fc751">_PRS_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g685d7647421740717f6e57aa0c168e22">_PRS_CH_CTRL_SIGSEL_RTCCCCV1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc36735a7b6bd5a214aba6bdd8a11bcdf">_PRS_CH_CTRL_SIGSEL_GPIOPIN2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6a5060e31c8356ad0c0bfb527252bd27">_PRS_CH_CTRL_SIGSEL_GPIOPIN10</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc750901e4cc4b3ce99302e12b7798fc8">_PRS_CH_CTRL_SIGSEL_PCNT0DIR</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g37fc6863519f7ac8362310f58cbc1f15">_PRS_CH_CTRL_SIGSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0291d899d5c4f713d2dc5bd4c337a54d">_PRS_CH_CTRL_SIGSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g286ac2290cf3d9f798bce15230378e2f">_PRS_CH_CTRL_SIGSEL_USART0RTS</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7e91c523de9e4db37ed9d006050a2810">_PRS_CH_CTRL_SIGSEL_USART1RTS</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb61a70a13feff6c60b0a310c746d32ee">_PRS_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5c7a68a182d7a9ece383be54d8648f8a">_PRS_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd78ea815e108870b0666da5dd858148c">_PRS_CH_CTRL_SIGSEL_RTCCCCV2</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g620f1569a580419059b5dad61647256e">_PRS_CH_CTRL_SIGSEL_GPIOPIN3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb5a087428ba5be2c49e2aa52ded4a903">_PRS_CH_CTRL_SIGSEL_GPIOPIN11</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g07c8864e00eb42488f7f6cea86a205e5">_PRS_CH_CTRL_SIGSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gdcacfa3e28e5a1519e96b97f8ce548d2">_PRS_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4d840218244c71f9990a7b1cb933118c">_PRS_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd7254eaacfaf503763af51c1e2fca241">_PRS_CH_CTRL_SIGSEL_GPIOPIN4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3a90004974156984e962e104f6e8cc71">_PRS_CH_CTRL_SIGSEL_GPIOPIN12</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9cbb627f58cb2110c05acebfef9a0215">_PRS_CH_CTRL_SIGSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9f6ccddffec4c73cbbd0d14c23877ff2">_PRS_CH_CTRL_SIGSEL_USART0TX</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd127771bfc91d395964a735936fd605c">_PRS_CH_CTRL_SIGSEL_USART1TX</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf5053d5fc8c827ec5ac13d06fe9b3f10">_PRS_CH_CTRL_SIGSEL_TIMER1CC3</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gafe90797830caf0f7732f673abf35e84">_PRS_CH_CTRL_SIGSEL_GPIOPIN5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb1ec6280c56b4427758246813cecaa8a">_PRS_CH_CTRL_SIGSEL_GPIOPIN13</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gecdd177b08b1604029b1d1cfa09c4560">_PRS_CH_CTRL_SIGSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc0c126562ce9322239cbf9d97a682ec2">_PRS_CH_CTRL_SIGSEL_USART0CS</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g38b7912574e12860ec444fce8527aaf6">_PRS_CH_CTRL_SIGSEL_USART1CS</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gefd05b068b8572e50ab8a75d257d7171">_PRS_CH_CTRL_SIGSEL_GPIOPIN6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3443f38c54796d23752e6b343f834e67">_PRS_CH_CTRL_SIGSEL_GPIOPIN14</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3d592011911cd7cdcaa1adcf67197730">_PRS_CH_CTRL_SIGSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g85abc8e7f195ea48967d5ad5192bef8d">_PRS_CH_CTRL_SIGSEL_GPIOPIN7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga449617edffa499c5ef643278e66678e">_PRS_CH_CTRL_SIGSEL_GPIOPIN15</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd1bfb50f509820aff8e15e0366c67000">PRS_CH_CTRL_SIGSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g36625e6c71e2e663965505d21a0cd5dc">PRS_CH_CTRL_SIGSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH8 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g46050fa44c14c795482bbbafa8f651d7">PRS_CH_CTRL_SIGSEL_ACMP0OUT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP0OUT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb4670228867dae2a57090349e5953f6a">PRS_CH_CTRL_SIGSEL_ACMP1OUT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP1OUT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g76718c370048a716ff13d54d52663070">PRS_CH_CTRL_SIGSEL_ADC0SINGLE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g706768d82157b4a00bb1c16028162a86">PRS_CH_CTRL_SIGSEL_USART0IRTX</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0IRTX &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc00a17f59ef3f6d91d2cd82eee43fa9e">PRS_CH_CTRL_SIGSEL_TIMER0UF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0UF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g76697c35948199a2b5723766f30a7ff4">PRS_CH_CTRL_SIGSEL_TIMER1UF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1UF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb6f6a7d871d54759467f1e0c01a38673">PRS_CH_CTRL_SIGSEL_GPIOPIN0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4ae8335ac21ca1108f7815acdbb40763">PRS_CH_CTRL_SIGSEL_GPIOPIN8</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN8 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfbe9a18d73b9fe974ce7629d82bbbe12">PRS_CH_CTRL_SIGSEL_LETIMER0CH0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LETIMER0CH0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2fc1c0996c7f665559648974e897a924">PRS_CH_CTRL_SIGSEL_PCNT0TCC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PCNT0TCC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc5b5c68efc6c8c13f92ce521011e7d9a">PRS_CH_CTRL_SIGSEL_CRYOTIMERPERIOD</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_CRYOTIMERPERIOD &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g799ff6fada4db8a9a6f882c838842213">PRS_CH_CTRL_SIGSEL_CMUCLKOUT0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_CMUCLKOUT0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc6ae11f31256ab53d838af9e817f59e6">PRS_CH_CTRL_SIGSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb68302365ff556bbe3af7bdc8fa3566a">PRS_CH_CTRL_SIGSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga01dc9a580cd2247f2531d74a5ae873a">PRS_CH_CTRL_SIGSEL_ADC0SCAN</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf580f500e6efca674447735401ff4aec">PRS_CH_CTRL_SIGSEL_USART0TXC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0TXC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g45ac7f5fe630e31d0dedd618997e0ba5">PRS_CH_CTRL_SIGSEL_USART1TXC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1TXC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbe6b925ab91893d157b089831fbfc4f5">PRS_CH_CTRL_SIGSEL_TIMER0OF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0OF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc635883215a112e39e624392fc21fd78">PRS_CH_CTRL_SIGSEL_TIMER1OF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1OF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc6b2b8294fe747a5011ed646b5997015">PRS_CH_CTRL_SIGSEL_RTCCCCV0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCCCV0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbe2a84e58f2ece064455df1da505a869">PRS_CH_CTRL_SIGSEL_GPIOPIN1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gca7c21155f7362490bfd8f5179d65756">PRS_CH_CTRL_SIGSEL_GPIOPIN9</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN9 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gec3c3fd79a616885c6f974bfb91abf35">PRS_CH_CTRL_SIGSEL_LETIMER0CH1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LETIMER0CH1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0e139453ede7d8be7d5d7f04dbe7e7d4">PRS_CH_CTRL_SIGSEL_PCNT0UFOF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PCNT0UFOF &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2e471c083e40d171c8aff9bfaabbb79d">PRS_CH_CTRL_SIGSEL_CMUCLKOUT1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_CMUCLKOUT1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g787636c69767d016d576c2be747f1584">PRS_CH_CTRL_SIGSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g542cc59ce0f950f53529db3acf3636e6">PRS_CH_CTRL_SIGSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH10 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3bee3d42cfb03b19b6fc29bab5697700">PRS_CH_CTRL_SIGSEL_USART0RXDATAV</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9e52ef2ab07b5a42867fa7ee668fbaea">PRS_CH_CTRL_SIGSEL_USART1RXDATAV</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4b693798cc1c8a7021363f0effcd01ca">PRS_CH_CTRL_SIGSEL_TIMER0CC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g46c95072a414f26fefc78bfe1d6066f5">PRS_CH_CTRL_SIGSEL_TIMER1CC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1170f28ed9a5b622641ad3cdc97f84b8">PRS_CH_CTRL_SIGSEL_RTCCCCV1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCCCV1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd00494ce69289141b10e3fc7fe3fe80c">PRS_CH_CTRL_SIGSEL_GPIOPIN2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3367ef8a287e62d6ec0d701a86b95e87">PRS_CH_CTRL_SIGSEL_GPIOPIN10</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN10 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g746c281c5b4ef2fa77c161b68d6302be">PRS_CH_CTRL_SIGSEL_PCNT0DIR</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PCNT0DIR &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3480870f36780d81ab424c7f27c6b1ae">PRS_CH_CTRL_SIGSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g163bacd6f88cbb965c44e881baa71498">PRS_CH_CTRL_SIGSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH11 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc92ab004c3c61e14e81d58c709e0123f">PRS_CH_CTRL_SIGSEL_USART0RTS</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0RTS &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g05a251c3105350fdb67acdce5f7bc300">PRS_CH_CTRL_SIGSEL_USART1RTS</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1RTS &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7f42a9a994ad3ca7f824701c8667082f">PRS_CH_CTRL_SIGSEL_TIMER0CC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ga87f446fa919df5e8f398c13ae31500c">PRS_CH_CTRL_SIGSEL_TIMER1CC1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4e043cb9d11ff58675ecc1ba552f0f1e">PRS_CH_CTRL_SIGSEL_RTCCCCV2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCCCV2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3a4203b58cca23222507f906d9739874">PRS_CH_CTRL_SIGSEL_GPIOPIN3</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g10ebbc69abadd60e34bea810dfd1a0e4">PRS_CH_CTRL_SIGSEL_GPIOPIN11</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN11 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbf03fd362bc49fbceca7f0aa68ba7f18">PRS_CH_CTRL_SIGSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH4 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3d25dd53bfb9b16fc587b030638b735d">PRS_CH_CTRL_SIGSEL_TIMER0CC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g741779e211e24525b289c10710bc30eb">PRS_CH_CTRL_SIGSEL_TIMER1CC2</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g63c695f10b4f4fb227b8e856b20ac7e4">PRS_CH_CTRL_SIGSEL_GPIOPIN4</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN4 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1c5b619600de181781c6a2f893b47e34">PRS_CH_CTRL_SIGSEL_GPIOPIN12</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN12 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g28f6790458026618d7f1cce3194dd05f">PRS_CH_CTRL_SIGSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH5 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g90c7dbc164e224bbef27fef80321b5f4">PRS_CH_CTRL_SIGSEL_USART0TX</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0TX &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g25a042db7d44d23058a3b77061d4d7cf">PRS_CH_CTRL_SIGSEL_USART1TX</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1TX &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g68734e58f2ba3f608647e7b9ba2e5e75">PRS_CH_CTRL_SIGSEL_TIMER1CC3</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC3 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6f91ed1413c6360b29ad6ea7a7096a54">PRS_CH_CTRL_SIGSEL_GPIOPIN5</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN5 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc4bd15b44887f205d3e91c65c12eeab7">PRS_CH_CTRL_SIGSEL_GPIOPIN13</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN13 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g03fabcd1c73522d9fd061c78e78d82d8">PRS_CH_CTRL_SIGSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6dc529dbe458c159ce8ed7bd9bd8617e">PRS_CH_CTRL_SIGSEL_USART0CS</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0CS &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g420575335309b54724124aa6348f8fd8">PRS_CH_CTRL_SIGSEL_USART1CS</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1CS &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9f1505d7b6d54d1016f51e83ffbf7eb0">PRS_CH_CTRL_SIGSEL_GPIOPIN6</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN6 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1c12066d18f663c7c7f5dddf35e112e1">PRS_CH_CTRL_SIGSEL_GPIOPIN14</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN14 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g706b2558651a30645cea02ea689360c4">PRS_CH_CTRL_SIGSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH7 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g41ed065e6745f25521f60466dbb95d55">PRS_CH_CTRL_SIGSEL_GPIOPIN7</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN7 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7ad47b6e1d0def5858d962b19975432a">PRS_CH_CTRL_SIGSEL_GPIOPIN15</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN15 &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gdc44f7e0f59fa9d81e5589d77158c8e9">_PRS_CH_CTRL_SOURCESEL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3a7487965459eeccdd641d169bb1262a">_PRS_CH_CTRL_SOURCESEL_MASK</a>&nbsp;&nbsp;&nbsp;0x7F00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g2204a00ff1c3deb7d5cffd1dc37827ca">_PRS_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5a4b8923a5b338fc91f70aeb4262b86b">_PRS_CH_CTRL_SOURCESEL_PRSL</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4469e1fa5ecc9d1bd6267bbbddd97375">_PRS_CH_CTRL_SOURCESEL_PRSH</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcfbdaffa34ca8ceebd5e38a262a68789">_PRS_CH_CTRL_SOURCESEL_ACMP0</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3e18372135f5392a0b1115650cae068c">_PRS_CH_CTRL_SOURCESEL_ACMP1</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gac17b2021300eb950d03c6e6a3eeb7da">_PRS_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcf4c33327d4464408ac5902386873a7e">_PRS_CH_CTRL_SOURCESEL_USART0</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf51774c50e9c8813a7f33d7d903958ea">_PRS_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;0x00000011UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g122e8c2af23b8d1fa904fb8297ebf545">_PRS_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;0x0000001CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8ca4873e3b294c8d19b18ff39e3ae02e">_PRS_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;0x0000001DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcf86da36ab086cf1c0d7ef1151225b78">_PRS_CH_CTRL_SOURCESEL_RTCC</a>&nbsp;&nbsp;&nbsp;0x00000029UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc98fdcefa552c264b4f59252863aaee1">_PRS_CH_CTRL_SOURCESEL_GPIOL</a>&nbsp;&nbsp;&nbsp;0x00000030UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3948e0005fc96dca6230a67eacea6523">_PRS_CH_CTRL_SOURCESEL_GPIOH</a>&nbsp;&nbsp;&nbsp;0x00000031UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g6b206a02a3cf067b7a0799888cc113d0">_PRS_CH_CTRL_SOURCESEL_LETIMER0</a>&nbsp;&nbsp;&nbsp;0x00000034UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gebedc8cd3d7ba5677133ab2d2dd0cad1">_PRS_CH_CTRL_SOURCESEL_PCNT0</a>&nbsp;&nbsp;&nbsp;0x00000036UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1677032db5a74b76c94dbf61fe54832e">_PRS_CH_CTRL_SOURCESEL_CRYOTIMER</a>&nbsp;&nbsp;&nbsp;0x0000003CUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g657815e2d796c9f76877da0820f8f2b6">_PRS_CH_CTRL_SOURCESEL_CMU</a>&nbsp;&nbsp;&nbsp;0x0000003DUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf4257b6773dc3ee4b6e6ee7ffbe442a6">PRS_CH_CTRL_SOURCESEL_NONE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_NONE &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g512e1a474ad3881f3f3d4be6da225649">PRS_CH_CTRL_SOURCESEL_PRSL</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_PRSL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9fd9006de11393e2725d84bd458a02a4">PRS_CH_CTRL_SOURCESEL_PRSH</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_PRSH &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g05455e41a92fc3aff80164a56d2bd718">PRS_CH_CTRL_SOURCESEL_ACMP0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7c84d084b897a2c360a6a4d2e89ec508">PRS_CH_CTRL_SOURCESEL_ACMP1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP1 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gda44d0d2ddc16c700c921a6ee21e1848">PRS_CH_CTRL_SOURCESEL_ADC0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g28e4b5835165a55fe73e34f31b36b585">PRS_CH_CTRL_SOURCESEL_USART0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g346f1839f8e8941f5cd5ec6dba8bfb76">PRS_CH_CTRL_SOURCESEL_USART1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g946819b2e4a99179651f73fe66970720">PRS_CH_CTRL_SOURCESEL_TIMER0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gc18dfc8f91faff990d0ab4c595486683">PRS_CH_CTRL_SOURCESEL_TIMER1</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g8b9187f6cb27d8917245b45a7171027f">PRS_CH_CTRL_SOURCESEL_RTCC</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_RTCC &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd9935e476e6fc2f0eae913cdda1506c9">PRS_CH_CTRL_SOURCESEL_GPIOL</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0044f19dcfb01574337fd4e05147270e">PRS_CH_CTRL_SOURCESEL_GPIOH</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOH &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfe7a5daff8b2db424b6b805bba97996f">PRS_CH_CTRL_SOURCESEL_LETIMER0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_LETIMER0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd2e55761a472731a511daa0a30a0dea3">PRS_CH_CTRL_SOURCESEL_PCNT0</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_PCNT0 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g398bd6a86fbc88937926e6373bf08a10">PRS_CH_CTRL_SOURCESEL_CRYOTIMER</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_CRYOTIMER &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g29ab9677c201731a4c41582e65bb4bbe">PRS_CH_CTRL_SOURCESEL_CMU</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_CMU &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9d99ba164532805668cd6221917fe124">_PRS_CH_CTRL_EDSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g3c1affdd7e4f63baed3d8ad36909c818">_PRS_CH_CTRL_EDSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x300000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g0fa51602b5956dc3b3cb899ebc8e3db9">_PRS_CH_CTRL_EDSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g5ee943aba476b82808bdf0ef2c5fe188">_PRS_CH_CTRL_EDSEL_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g75cea2dacf6fdcba0e93046fd1487cbe">_PRS_CH_CTRL_EDSEL_POSEDGE</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gfe887098478fa2690a439693870ea844">_PRS_CH_CTRL_EDSEL_NEGEDGE</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g4f1380bfca76aba7f0b33399582cb977">_PRS_CH_CTRL_EDSEL_BOTHEDGES</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1f8c411b984a791a0378b87496555291">PRS_CH_CTRL_EDSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gd2e8f3971f911576d36121fc2fa50fcb">PRS_CH_CTRL_EDSEL_OFF</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_OFF &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g629937c225db1e00a996bbba5bc0dfa9">PRS_CH_CTRL_EDSEL_POSEDGE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_POSEDGE &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g03fd7be0967b8ad13fc5251643a0c2a6">PRS_CH_CTRL_EDSEL_NEGEDGE</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_NEGEDGE &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g9ed74f2cef37af34d0d919470497afc7">PRS_CH_CTRL_EDSEL_BOTHEDGES</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_BOTHEDGES &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gcc0ee5967f2e8b0188de1073dc962b45">PRS_CH_CTRL_STRETCH</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 25)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf61ad465b269e9b8016e49bc1768893d">_PRS_CH_CTRL_STRETCH_SHIFT</a>&nbsp;&nbsp;&nbsp;25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g43c7fb4539b7c9fce8d08ea523d0b587">_PRS_CH_CTRL_STRETCH_MASK</a>&nbsp;&nbsp;&nbsp;0x2000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g69e30a747d7740cb05911b6767b33881">_PRS_CH_CTRL_STRETCH_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g533629904a3bd272a92f75a1837d1163">PRS_CH_CTRL_STRETCH_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_STRETCH_DEFAULT &lt;&lt; 25)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g78f4f5bf803d85d611dc247d18af8272">PRS_CH_CTRL_INV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gb9cfe4b620b74a30c2cf3f40a171d178">_PRS_CH_CTRL_INV_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g327b00584c6a3560ee4d755f4b27ddc2">_PRS_CH_CTRL_INV_MASK</a>&nbsp;&nbsp;&nbsp;0x4000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf0b4f620fcd7483f5284c8d8eb0a3ee3">_PRS_CH_CTRL_INV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ged28a47c172e4efb886bf34c5cfdf5c3">PRS_CH_CTRL_INV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_INV_DEFAULT &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf042e8ba41b45d20e58e44bd86b183c4">PRS_CH_CTRL_ORPREV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 27)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf727ab00125e4c5ab84ccc23102ee5a2">_PRS_CH_CTRL_ORPREV_SHIFT</a>&nbsp;&nbsp;&nbsp;27</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1cb3b4f70ce9011685851c109d7112e2">_PRS_CH_CTRL_ORPREV_MASK</a>&nbsp;&nbsp;&nbsp;0x8000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7164d6d1939bb7fb8fafb8920e12aba8">_PRS_CH_CTRL_ORPREV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7b82c223e810df5d975fb5c8eaf8821b">PRS_CH_CTRL_ORPREV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_ORPREV_DEFAULT &lt;&lt; 27)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g01790fe487deed11263f516a8473e2be">PRS_CH_CTRL_ANDNEXT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#ge6990a2eeb291575797b8dba4296b75f">_PRS_CH_CTRL_ANDNEXT_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gf0d1fbabd4419f0f12e3aec7889dcdf6">_PRS_CH_CTRL_ANDNEXT_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g1c4a423ffe05a85ea0d90b10cefb2436">_PRS_CH_CTRL_ANDNEXT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g64675a5303ef017e9f58054bdaa600f2">PRS_CH_CTRL_ANDNEXT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_ANDNEXT_DEFAULT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g776bf2cd206588212b9e638163017e47">PRS_CH_CTRL_ASYNC</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 30)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g7c298433ecf665c32d77ae355eacb451">_PRS_CH_CTRL_ASYNC_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g30c73fb349043fcd019f17558f692c0b">_PRS_CH_CTRL_ASYNC_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#gbc8419e019664888ca2822d992e51350">_PRS_CH_CTRL_ASYNC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFM32PG1B__PRS__BitFields.html#g11857e54b77535a319cc7916ed4816e8">PRS_CH_CTRL_ASYNC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_ASYNC_DEFAULT &lt;&lt; 30)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g1c4a423ffe05a85ea0d90b10cefb2436"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_ANDNEXT_DEFAULT" ref="g1c4a423ffe05a85ea0d90b10cefb2436" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ANDNEXT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00937">937</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf0d1fbabd4419f0f12e3aec7889dcdf6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_ANDNEXT_MASK" ref="gf0d1fbabd4419f0f12e3aec7889dcdf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ANDNEXT_MASK&nbsp;&nbsp;&nbsp;0x10000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_ANDNEXT 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00936">936</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge6990a2eeb291575797b8dba4296b75f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_ANDNEXT_SHIFT" ref="ge6990a2eeb291575797b8dba4296b75f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ANDNEXT_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_ANDNEXT 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00935">935</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc8419e019664888ca2822d992e51350"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_ASYNC_DEFAULT" ref="gbc8419e019664888ca2822d992e51350" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00942">942</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g30c73fb349043fcd019f17558f692c0b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_ASYNC_MASK" ref="g30c73fb349043fcd019f17558f692c0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_MASK&nbsp;&nbsp;&nbsp;0x40000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_ASYNC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00941">941</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c298433ecf665c32d77ae355eacb451"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_ASYNC_SHIFT" ref="g7c298433ecf665c32d77ae355eacb451" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ASYNC_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_ASYNC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00940">940</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f1380bfca76aba7f0b33399582cb977"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_EDSEL_BOTHEDGES" ref="g4f1380bfca76aba7f0b33399582cb977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_BOTHEDGES&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode BOTHEDGES for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00913">913</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0fa51602b5956dc3b3cb899ebc8e3db9"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_EDSEL_DEFAULT" ref="g0fa51602b5956dc3b3cb899ebc8e3db9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00909">909</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c1affdd7e4f63baed3d8ad36909c818"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_EDSEL_MASK" ref="g3c1affdd7e4f63baed3d8ad36909c818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_MASK&nbsp;&nbsp;&nbsp;0x300000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_EDSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00908">908</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe887098478fa2690a439693870ea844"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_EDSEL_NEGEDGE" ref="gfe887098478fa2690a439693870ea844" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_NEGEDGE&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NEGEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00912">912</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ee943aba476b82808bdf0ef2c5fe188"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_EDSEL_OFF" ref="g5ee943aba476b82808bdf0ef2c5fe188" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_OFF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OFF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00910">910</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g75cea2dacf6fdcba0e93046fd1487cbe"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_EDSEL_POSEDGE" ref="g75cea2dacf6fdcba0e93046fd1487cbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_POSEDGE&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode POSEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00911">911</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d99ba164532805668cd6221917fe124"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_EDSEL_SHIFT" ref="g9d99ba164532805668cd6221917fe124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_EDSEL_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_EDSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00907">907</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf0b4f620fcd7483f5284c8d8eb0a3ee3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_INV_DEFAULT" ref="gf0b4f620fcd7483f5284c8d8eb0a3ee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_INV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00927">927</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g327b00584c6a3560ee4d755f4b27ddc2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_INV_MASK" ref="g327b00584c6a3560ee4d755f4b27ddc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_INV_MASK&nbsp;&nbsp;&nbsp;0x4000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_INV 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00926">926</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9cfe4b620b74a30c2cf3f40a171d178"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_INV_SHIFT" ref="gb9cfe4b620b74a30c2cf3f40a171d178" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_INV_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_INV 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00925">925</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g85de3354323cef7c3f39dd63cde6147e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_MASK" ref="g85de3354323cef7c3f39dd63cde6147e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_MASK&nbsp;&nbsp;&nbsp;0x5E307F07UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00738">738</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7164d6d1939bb7fb8fafb8920e12aba8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_ORPREV_DEFAULT" ref="g7164d6d1939bb7fb8fafb8920e12aba8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ORPREV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00932">932</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1cb3b4f70ce9011685851c109d7112e2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_ORPREV_MASK" ref="g1cb3b4f70ce9011685851c109d7112e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ORPREV_MASK&nbsp;&nbsp;&nbsp;0x8000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_ORPREV 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00931">931</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf727ab00125e4c5ab84ccc23102ee5a2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_ORPREV_SHIFT" ref="gf727ab00125e4c5ab84ccc23102ee5a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_ORPREV_SHIFT&nbsp;&nbsp;&nbsp;27          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_ORPREV 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00930">930</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd0a563709dfb1b119309ee4476564f22"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_RESETVALUE" ref="gd0a563709dfb1b119309ee4476564f22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00737">737</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c82c33152490e72c09ac999d0267560"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_ACMP0OUT" ref="g2c82c33152490e72c09ac999d0267560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ACMP0OUT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP0OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00743">743</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a1d8da2f8f31659665f6cd8cdcade08"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_ACMP1OUT" ref="g4a1d8da2f8f31659665f6cd8cdcade08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ACMP1OUT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP1OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00744">744</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ged456e3f5392833177c4e1311f05cae3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_ADC0SCAN" ref="ged456e3f5392833177c4e1311f05cae3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ADC0SCAN&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0SCAN for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00757">757</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gde59af93301160d6983e3d33c4a1b9bc"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_ADC0SINGLE" ref="gde59af93301160d6983e3d33c4a1b9bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_ADC0SINGLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0SINGLE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00745">745</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge98f8acf1c1054dce12dd4cb357f6688"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_CMUCLKOUT0" ref="ge98f8acf1c1054dce12dd4cb357f6688" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_CMUCLKOUT0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CMUCLKOUT0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00754">754</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc317c50c1734924210649a1a8ba4797a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_CMUCLKOUT1" ref="gc317c50c1734924210649a1a8ba4797a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_CMUCLKOUT1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CMUCLKOUT1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00767">767</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="geed49dc928a4f9bb3240a14ba4c7c4e0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_CRYOTIMERPERIOD" ref="geed49dc928a4f9bb3240a14ba4c7c4e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_CRYOTIMERPERIOD&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CRYOTIMERPERIOD for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00753">753</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd789e86b470c18c1a8a36562110bf303"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN0" ref="gd789e86b470c18c1a8a36562110bf303" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00749">749</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g62ba89281fe564ca60163575fa56250d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN1" ref="g62ba89281fe564ca60163575fa56250d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00763">763</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a5060e31c8356ad0c0bfb527252bd27"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN10" ref="g6a5060e31c8356ad0c0bfb527252bd27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN10&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00776">776</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5a087428ba5be2c49e2aa52ded4a903"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN11" ref="gb5a087428ba5be2c49e2aa52ded4a903" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN11&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00786">786</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a90004974156984e962e104f6e8cc71"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN12" ref="g3a90004974156984e962e104f6e8cc71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN12&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN12 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00791">791</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1ec6280c56b4427758246813cecaa8a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN13" ref="gb1ec6280c56b4427758246813cecaa8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN13&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN13 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00797">797</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3443f38c54796d23752e6b343f834e67"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN14" ref="g3443f38c54796d23752e6b343f834e67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN14&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN14 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00802">802</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga449617edffa499c5ef643278e66678e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN15" ref="ga449617edffa499c5ef643278e66678e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN15&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN15 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00805">805</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc36735a7b6bd5a214aba6bdd8a11bcdf"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN2" ref="gc36735a7b6bd5a214aba6bdd8a11bcdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00775">775</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g620f1569a580419059b5dad61647256e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN3" ref="g620f1569a580419059b5dad61647256e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00785">785</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7254eaacfaf503763af51c1e2fca241"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN4" ref="gd7254eaacfaf503763af51c1e2fca241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00790">790</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gafe90797830caf0f7732f673abf35e84"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN5" ref="gafe90797830caf0f7732f673abf35e84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00796">796</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gefd05b068b8572e50ab8a75d257d7171"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN6" ref="gefd05b068b8572e50ab8a75d257d7171" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00801">801</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g85abc8e7f195ea48967d5ad5192bef8d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN7" ref="g85abc8e7f195ea48967d5ad5192bef8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00804">804</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf281e92ef88b7833594c1cb6c53cb9b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN8" ref="gaf281e92ef88b7833594c1cb6c53cb9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN8&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00750">750</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1205b2cd1f7614bf3fa8bea2e8275493"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_GPIOPIN9" ref="g1205b2cd1f7614bf3fa8bea2e8275493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_GPIOPIN9&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOPIN9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00764">764</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc12152fec491236dab291a6ef51f1899"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_LETIMER0CH0" ref="gc12152fec491236dab291a6ef51f1899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LETIMER0CH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LETIMER0CH0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00751">751</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d55a74aa646e816e3771aeca0851712"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_LETIMER0CH1" ref="g0d55a74aa646e816e3771aeca0851712" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_LETIMER0CH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LETIMER0CH1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00765">765</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d36c8c56174e5db5abcbc04c1141597"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_MASK" ref="g2d36c8c56174e5db5abcbc04c1141597" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_SIGSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00740">740</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc750901e4cc4b3ce99302e12b7798fc8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PCNT0DIR" ref="gc750901e4cc4b3ce99302e12b7798fc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PCNT0DIR&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PCNT0DIR for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00777">777</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9425d04093321cc508a98a649ead7bf"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PCNT0TCC" ref="gc9425d04093321cc508a98a649ead7bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PCNT0TCC&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PCNT0TCC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00752">752</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf0611eae230c2971ffb931f2465a0579"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PCNT0UFOF" ref="gf0611eae230c2971ffb931f2465a0579" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PCNT0UFOF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PCNT0UFOF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00766">766</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g57d72778cc8030ec67ed9b5891046961"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH0" ref="g57d72778cc8030ec67ed9b5891046961" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00741">741</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9962291e25a965a391e708e9f6087c1a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH1" ref="g9962291e25a965a391e708e9f6087c1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00755">755</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g230640e5b77bbd4b9147e2c05795e158"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH10" ref="g230640e5b77bbd4b9147e2c05795e158" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH10&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00769">769</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0291d899d5c4f713d2dc5bd4c337a54d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH11" ref="g0291d899d5c4f713d2dc5bd4c337a54d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH11&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00779">779</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga677174c05ef51b270af0cd16351bcda"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH2" ref="ga677174c05ef51b270af0cd16351bcda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00768">768</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g37fc6863519f7ac8362310f58cbc1f15"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH3" ref="g37fc6863519f7ac8362310f58cbc1f15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00778">778</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g07c8864e00eb42488f7f6cea86a205e5"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH4" ref="g07c8864e00eb42488f7f6cea86a205e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00787">787</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cbb627f58cb2110c05acebfef9a0215"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH5" ref="g9cbb627f58cb2110c05acebfef9a0215" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00792">792</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gecdd177b08b1604029b1d1cfa09c4560"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH6" ref="gecdd177b08b1604029b1d1cfa09c4560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00798">798</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d592011911cd7cdcaa1adcf67197730"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH7" ref="g3d592011911cd7cdcaa1adcf67197730" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00803">803</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d2ec1bae41fc1f47427f3feda96b428"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH8" ref="g8d2ec1bae41fc1f47427f3feda96b428" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH8&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00742">742</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7345e83279495e3348096afd40fc38c0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_PRSCH9" ref="g7345e83279495e3348096afd40fc38c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_PRSCH9&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00756">756</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfc4cae8f3402d1432fbfe9d37fee9b1e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_RTCCCCV0" ref="gfc4cae8f3402d1432fbfe9d37fee9b1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCCCCV0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCCCCV0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00762">762</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g685d7647421740717f6e57aa0c168e22"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_RTCCCCV1" ref="g685d7647421740717f6e57aa0c168e22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCCCCV1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCCCCV1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00774">774</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd78ea815e108870b0666da5dd858148c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_RTCCCCV2" ref="gd78ea815e108870b0666da5dd858148c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_RTCCCCV2&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCCCCV2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00784">784</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g817be6803fe7800cd03ca4c4170bf159"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_SHIFT" ref="g817be6803fe7800cd03ca4c4170bf159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_SIGSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00739">739</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g517322cdcac75fead5ebef0212dec852"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC0" ref="g517322cdcac75fead5ebef0212dec852" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00772">772</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb61a70a13feff6c60b0a310c746d32ee"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC1" ref="gb61a70a13feff6c60b0a310c746d32ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00782">782</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gdcacfa3e28e5a1519e96b97f8ce548d2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_TIMER0CC2" ref="gdcacfa3e28e5a1519e96b97f8ce548d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0CC2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00788">788</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbbd8baa929834533ff8911a936b5664"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_TIMER0OF" ref="gfbbd8baa929834533ff8911a936b5664" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0OF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00760">760</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6956bebcb2e0b1db6f5349f75c2ce94"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_TIMER0UF" ref="gc6956bebcb2e0b1db6f5349f75c2ce94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER0UF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00747">747</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b866f2d2ff9d86f3fe30f236b2fc751"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC0" ref="g6b866f2d2ff9d86f3fe30f236b2fc751" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC0&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00773">773</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c7a68a182d7a9ece383be54d8648f8a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC1" ref="g5c7a68a182d7a9ece383be54d8648f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC1&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00783">783</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d840218244c71f9990a7b1cb933118c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC2" ref="g4d840218244c71f9990a7b1cb933118c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00789">789</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5053d5fc8c827ec5ac13d06fe9b3f10"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_TIMER1CC3" ref="gf5053d5fc8c827ec5ac13d06fe9b3f10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1CC3&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1CC3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00795">795</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g79452f30afc24153299fbadc093238cc"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_TIMER1OF" ref="g79452f30afc24153299fbadc093238cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1OF&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00761">761</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gde959fb85e9b57478c3b40fd66257c32"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_TIMER1UF" ref="gde959fb85e9b57478c3b40fd66257c32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_TIMER1UF&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00748">748</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc0c126562ce9322239cbf9d97a682ec2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_USART0CS" ref="gc0c126562ce9322239cbf9d97a682ec2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0CS&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0CS for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00799">799</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfad6ca93e1c9f8ea734618c10b0abeb6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_USART0IRTX" ref="gfad6ca93e1c9f8ea734618c10b0abeb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0IRTX&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0IRTX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00746">746</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g286ac2290cf3d9f798bce15230378e2f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_USART0RTS" ref="g286ac2290cf3d9f798bce15230378e2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0RTS&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0RTS for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00780">780</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g017a7dd9995d1e88623bc1ee24a9103b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_USART0RXDATAV" ref="g017a7dd9995d1e88623bc1ee24a9103b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0RXDATAV&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00770">770</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f6ccddffec4c73cbbd0d14c23877ff2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_USART0TX" ref="g9f6ccddffec4c73cbbd0d14c23877ff2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0TX&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0TX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00793">793</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g04c870260039c22df540d0ab6dfc0200"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_USART0TXC" ref="g04c870260039c22df540d0ab6dfc0200" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART0TXC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00758">758</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g38b7912574e12860ec444fce8527aaf6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_USART1CS" ref="g38b7912574e12860ec444fce8527aaf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART1CS&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1CS for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00800">800</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e91c523de9e4db37ed9d006050a2810"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_USART1RTS" ref="g7e91c523de9e4db37ed9d006050a2810" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART1RTS&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1RTS for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00781">781</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8794a820dc227b6feaca4b542e599eca"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_USART1RXDATAV" ref="g8794a820dc227b6feaca4b542e599eca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART1RXDATAV&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00771">771</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd127771bfc91d395964a735936fd605c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_USART1TX" ref="gd127771bfc91d395964a735936fd605c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART1TX&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1TX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00794">794</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fbcb0f847bb09ff758fcfed19f7a31c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SIGSEL_USART1TXC" ref="g7fbcb0f847bb09ff758fcfed19f7a31c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SIGSEL_USART1TXC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00759">759</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfbdaffa34ca8ceebd5e38a262a68789"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_ACMP0" ref="gcfbdaffa34ca8ceebd5e38a262a68789" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ACMP0&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00876">876</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e18372135f5392a0b1115650cae068c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_ACMP1" ref="g3e18372135f5392a0b1115650cae068c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ACMP1&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ACMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00877">877</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gac17b2021300eb950d03c6e6a3eeb7da"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_ADC0" ref="gac17b2021300eb950d03c6e6a3eeb7da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_ADC0&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00878">878</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g657815e2d796c9f76877da0820f8f2b6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_CMU" ref="g657815e2d796c9f76877da0820f8f2b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_CMU&nbsp;&nbsp;&nbsp;0x0000003DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CMU for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00889">889</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1677032db5a74b76c94dbf61fe54832e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_CRYOTIMER" ref="g1677032db5a74b76c94dbf61fe54832e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_CRYOTIMER&nbsp;&nbsp;&nbsp;0x0000003CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CRYOTIMER for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00888">888</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3948e0005fc96dca6230a67eacea6523"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_GPIOH" ref="g3948e0005fc96dca6230a67eacea6523" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_GPIOH&nbsp;&nbsp;&nbsp;0x00000031UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00885">885</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc98fdcefa552c264b4f59252863aaee1"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_GPIOL" ref="gc98fdcefa552c264b4f59252863aaee1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_GPIOL&nbsp;&nbsp;&nbsp;0x00000030UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode GPIOL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00884">884</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b206a02a3cf067b7a0799888cc113d0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_LETIMER0" ref="g6b206a02a3cf067b7a0799888cc113d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_LETIMER0&nbsp;&nbsp;&nbsp;0x00000034UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LETIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00886">886</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a7487965459eeccdd641d169bb1262a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_MASK" ref="g3a7487965459eeccdd641d169bb1262a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_MASK&nbsp;&nbsp;&nbsp;0x7F00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_SOURCESEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00872">872</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2204a00ff1c3deb7d5cffd1dc37827ca"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_NONE" ref="g2204a00ff1c3deb7d5cffd1dc37827ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_NONE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NONE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00873">873</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gebedc8cd3d7ba5677133ab2d2dd0cad1"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_PCNT0" ref="gebedc8cd3d7ba5677133ab2d2dd0cad1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_PCNT0&nbsp;&nbsp;&nbsp;0x00000036UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PCNT0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00887">887</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4469e1fa5ecc9d1bd6267bbbddd97375"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_PRSH" ref="g4469e1fa5ecc9d1bd6267bbbddd97375" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_PRSH&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00875">875</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a4b8923a5b338fc91f70aeb4262b86b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_PRSL" ref="g5a4b8923a5b338fc91f70aeb4262b86b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_PRSL&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00874">874</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf86da36ab086cf1c0d7ef1151225b78"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_RTCC" ref="gcf86da36ab086cf1c0d7ef1151225b78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_RTCC&nbsp;&nbsp;&nbsp;0x00000029UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RTCC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00883">883</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc44f7e0f59fa9d81e5589d77158c8e9"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_SHIFT" ref="gdc44f7e0f59fa9d81e5589d77158c8e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_SOURCESEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00871">871</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g122e8c2af23b8d1fa904fb8297ebf545"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_TIMER0" ref="g122e8c2af23b8d1fa904fb8297ebf545" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER0&nbsp;&nbsp;&nbsp;0x0000001CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00881">881</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ca4873e3b294c8d19b18ff39e3ae02e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_TIMER1" ref="g8ca4873e3b294c8d19b18ff39e3ae02e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_TIMER1&nbsp;&nbsp;&nbsp;0x0000001DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode TIMER1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00882">882</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf4c33327d4464408ac5902386873a7e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_USART0" ref="gcf4c33327d4464408ac5902386873a7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USART0&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00879">879</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf51774c50e9c8813a7f33d7d903958ea"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_SOURCESEL_USART1" ref="gf51774c50e9c8813a7f33d7d903958ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_SOURCESEL_USART1&nbsp;&nbsp;&nbsp;0x00000011UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode USART1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00880">880</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g69e30a747d7740cb05911b6767b33881"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_STRETCH_DEFAULT" ref="g69e30a747d7740cb05911b6767b33881" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_STRETCH_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00922">922</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g43c7fb4539b7c9fce8d08ea523d0b587"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_STRETCH_MASK" ref="g43c7fb4539b7c9fce8d08ea523d0b587" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_STRETCH_MASK&nbsp;&nbsp;&nbsp;0x2000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_STRETCH 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00921">921</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf61ad465b269e9b8016e49bc1768893d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CH_CTRL_STRETCH_SHIFT" ref="gf61ad465b269e9b8016e49bc1768893d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CH_CTRL_STRETCH_SHIFT&nbsp;&nbsp;&nbsp;25          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_STRETCH 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00920">920</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf005d9421455de55293b0492f218d6c2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_MASK" ref="gf005d9421455de55293b0492f218d6c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_MASK&nbsp;&nbsp;&nbsp;0x0000001FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00573">573</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b8a50b7f889b5a40fb34d0f78308877"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_RESETVALUE" ref="g0b8a50b7f889b5a40fb34d0f78308877" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00572">572</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb58ac2f9c32fdd9c8637a79fb3444b4e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRS_DEFAULT" ref="gb58ac2f9c32fdd9c8637a79fb3444b4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00577">577</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g381b2d68f37672d2bdd4928e8b05bb92"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRS_MASK" ref="g381b2d68f37672d2bdd4928e8b05bb92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRS_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_SEVONPRS 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00576">576</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g690130c7918e2aad308d3627b0fe593a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRS_SHIFT" ref="g690130c7918e2aad308d3627b0fe593a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRS_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_SEVONPRS 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00575">575</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge50758293b75d0596e07fc69e11a0c15"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_DEFAULT" ref="ge50758293b75d0596e07fc69e11a0c15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00581">581</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g70e798556e50f9560b02db880ebed075"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_MASK" ref="g70e798556e50f9560b02db880ebed075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_MASK&nbsp;&nbsp;&nbsp;0x1EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_SEVONPRSSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00580">580</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g79e2048a8ac8935f93dc13d4b4e16c16"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH0" ref="g79e2048a8ac8935f93dc13d4b4e16c16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00582">582</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf13dcf9cea3c500c7dd20bb6308318ed"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH1" ref="gf13dcf9cea3c500c7dd20bb6308318ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00583">583</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g56d21af940545d2fee2386f9e4b445de"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH10" ref="g56d21af940545d2fee2386f9e4b445de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH10 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00592">592</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd7dec4af886f041e21c2d213a3f6b0e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH11" ref="gdd7dec4af886f041e21c2d213a3f6b0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH11 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00593">593</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g311518d4053b84b39c1420dfa904c72e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH2" ref="g311518d4053b84b39c1420dfa904c72e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00584">584</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g911ae8b0a809f3bc5884188ebbcfd6d3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH3" ref="g911ae8b0a809f3bc5884188ebbcfd6d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00585">585</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g085dfb7893bd10d6ef271e92d955e5bd"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH4" ref="g085dfb7893bd10d6ef271e92d955e5bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00586">586</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb6f0820fb09766f9cc30a0af11e7c68"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH5" ref="gfb6f0820fb09766f9cc30a0af11e7c68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00587">587</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2db79bf566d4d76837d47415d9fa39dd"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH6" ref="g2db79bf566d4d76837d47415d9fa39dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00588">588</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g18bc35e1dcec660a6c5a347464b5e9a2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH7" ref="g18bc35e1dcec660a6c5a347464b5e9a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00589">589</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="geed2712c2662c0227d2b1760f461381f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH8" ref="geed2712c2662c0227d2b1760f461381f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH8 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00590">590</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge148f3a5a7ba656ac865dfa4ca5be2d6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_PRSCH9" ref="ge148f3a5a7ba656ac865dfa4ca5be2d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH9 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00591">591</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb262f883d98a304ac678b0fd22df656f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_CTRL_SEVONPRSSEL_SHIFT" ref="gb262f883d98a304ac678b0fd22df656f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_CTRL_SEVONPRSSEL_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_SEVONPRSSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00579">579</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ddc8700732afad03c90129d3f2a3e31"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_MASK" ref="g7ddc8700732afad03c90129d3f2a3e31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_MASK&nbsp;&nbsp;&nbsp;0x000003C0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00610">610</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g734f6ee244ef5be05438e0a6e8d75e7e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_DEFAULT" ref="g734f6ee244ef5be05438e0a6e8d75e7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00613">613</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gddbc173da679bd14d4c985fc2e0c9aea"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_MASK" ref="gddbc173da679bd14d4c985fc2e0c9aea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_MASK&nbsp;&nbsp;&nbsp;0x3C0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_PRSSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00612">612</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e4c7167cffad46c91c215c21733aaa3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH0" ref="g5e4c7167cffad46c91c215c21733aaa3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00614">614</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb7bf0648a8fbca99161723db0bd85b37"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH1" ref="gb7bf0648a8fbca99161723db0bd85b37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00615">615</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb1fdecf7bab097da8eaa8bfb3c62ec3f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH10" ref="gb1fdecf7bab097da8eaa8bfb3c62ec3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH10 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00624">624</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3eafb8f451e2bcfa27a1e36734f7fc23"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH11" ref="g3eafb8f451e2bcfa27a1e36734f7fc23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH11 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00625">625</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g88b07445de95415a1038773aab6a93ed"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH2" ref="g88b07445de95415a1038773aab6a93ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00616">616</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g38e9c9abf1d70470c5c1d2f90f6161e8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH3" ref="g38e9c9abf1d70470c5c1d2f90f6161e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00617">617</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5eb441f4a73566e33c968131c98def50"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH4" ref="g5eb441f4a73566e33c968131c98def50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00618">618</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbfbbdf597ec572368567c02759ed40a9"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH5" ref="gbfbbdf597ec572368567c02759ed40a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00619">619</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gadd4761af06c1c740eb487396265acd1"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH6" ref="gadd4761af06c1c740eb487396265acd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00620">620</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g807c3975c56889fc9b09e1712a036855"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH7" ref="g807c3975c56889fc9b09e1712a036855" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00621">621</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fe3a4327410414c3ebcd533b1e300c7"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH8" ref="g5fe3a4327410414c3ebcd533b1e300c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH8 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00622">622</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4efff39fe446c29dd8e09525dd4e86b8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_PRSCH9" ref="g4efff39fe446c29dd8e09525dd4e86b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH9 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00623">623</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf15c0cd4aa72dd8ed86746082ea40e9d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_PRSSEL_SHIFT" ref="gf15c0cd4aa72dd8ed86746082ea40e9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_PRSSEL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_PRSSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00611">611</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd705d5e5f178d31a9ed7989396405865"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ0_RESETVALUE" ref="gd705d5e5f178d31a9ed7989396405865" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ0_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00609">609</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9d66766553db6c4b848775930a0b2ce"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_MASK" ref="gd9d66766553db6c4b848775930a0b2ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_MASK&nbsp;&nbsp;&nbsp;0x000003C0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00642">642</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b782886e22fd57fa1c0b4a6c231081d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_DEFAULT" ref="g8b782886e22fd57fa1c0b4a6c231081d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00645">645</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd973b46eeb1bf580bddaa1a4986312bc"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_MASK" ref="gd973b46eeb1bf580bddaa1a4986312bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_MASK&nbsp;&nbsp;&nbsp;0x3C0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_PRSSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00644">644</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1ed017727656d46834c997072356e30"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH0" ref="gd1ed017727656d46834c997072356e30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00646">646</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g65f4abff32e039be7d9749df8102e90f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH1" ref="g65f4abff32e039be7d9749df8102e90f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00647">647</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5368e8c5499a60da693842ebdd2ec00b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH10" ref="g5368e8c5499a60da693842ebdd2ec00b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH10 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00656">656</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc678b9e32748450a5b396a6ea6b03749"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH11" ref="gc678b9e32748450a5b396a6ea6b03749" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH11 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00657">657</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gad5d605b737b12ec571341f405e6432b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH2" ref="gad5d605b737b12ec571341f405e6432b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00648">648</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8d934e53f71d40895c991c425c4a9c3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH3" ref="gd8d934e53f71d40895c991c425c4a9c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00649">649</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc516c3cd2a5866f4a470e765971d2f8a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH4" ref="gc516c3cd2a5866f4a470e765971d2f8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00650">650</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g49fed722664185a29a12a50f34eba922"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH5" ref="g49fed722664185a29a12a50f34eba922" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00651">651</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4383aa229f0ee1515a62c76c2d2ee476"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH6" ref="g4383aa229f0ee1515a62c76c2d2ee476" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00652">652</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5606a5dbfd2de2f5fa13df2322b48818"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH7" ref="g5606a5dbfd2de2f5fa13df2322b48818" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00653">653</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga9da29244dbaf9ef82e42b765581d7d3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH8" ref="ga9da29244dbaf9ef82e42b765581d7d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH8 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00654">654</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbc29af011771ccd2f094f4bd4340b25"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_PRSCH9" ref="gfbc29af011771ccd2f094f4bd4340b25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH9 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00655">655</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc79b843d964266a9ab700269c85c4beb"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_PRSSEL_SHIFT" ref="gc79b843d964266a9ab700269c85c4beb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_PRSSEL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_PRSSEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00643">643</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g05c65eceb094667a73958033c9f3c715"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_DMAREQ1_RESETVALUE" ref="g05c65eceb094667a73958033c9f3c715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_DMAREQ1_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00641">641</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g99aef8238e3b5e2d93c8965a7e79c48e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH0VAL_DEFAULT" ref="g99aef8238e3b5e2d93c8965a7e79c48e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH0VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00678">678</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g55f2bb27ab13c9ddc0b8152e760e7bbc"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH0VAL_MASK" ref="g55f2bb27ab13c9ddc0b8152e760e7bbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH0VAL_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00677">677</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g525eed4da53655732a510fa5be4fb76d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH0VAL_SHIFT" ref="g525eed4da53655732a510fa5be4fb76d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH0VAL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00676">676</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4f59eac847940759c08499987eef8b1"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH10VAL_DEFAULT" ref="ga4f59eac847940759c08499987eef8b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH10VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00728">728</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb912fa8f7fae25fed646259365a0ca0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH10VAL_MASK" ref="gcb912fa8f7fae25fed646259365a0ca0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH10VAL_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH10VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00727">727</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gedb221cd25a24f04a9dc93f1401f73e3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH10VAL_SHIFT" ref="gedb221cd25a24f04a9dc93f1401f73e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH10VAL_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH10VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00726">726</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g78a83db35f87e7cb78d534a33fa368b8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH11VAL_DEFAULT" ref="g78a83db35f87e7cb78d534a33fa368b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH11VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00733">733</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e964aa7c6eeb9a0a1501f7a5e96bd78"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH11VAL_MASK" ref="g9e964aa7c6eeb9a0a1501f7a5e96bd78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH11VAL_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH11VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00732">732</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ac32b68010183dd5b3d45768937361f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH11VAL_SHIFT" ref="g2ac32b68010183dd5b3d45768937361f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH11VAL_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH11VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00731">731</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4166ad8f5aa7902d5b91e01459be939d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH1VAL_DEFAULT" ref="g4166ad8f5aa7902d5b91e01459be939d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH1VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00683">683</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g860649bc10cf01e6908cc626793cebac"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH1VAL_MASK" ref="g860649bc10cf01e6908cc626793cebac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH1VAL_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00682">682</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g51560c274e3f91b134f65dd5188c1185"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH1VAL_SHIFT" ref="g51560c274e3f91b134f65dd5188c1185" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH1VAL_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00681">681</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5533ebf752716ebbb9ab36f71e6a4efe"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH2VAL_DEFAULT" ref="g5533ebf752716ebbb9ab36f71e6a4efe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH2VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00688">688</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga70d78ccd7325c15fa76bcdeb23c622b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH2VAL_MASK" ref="ga70d78ccd7325c15fa76bcdeb23c622b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH2VAL_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00687">687</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5c98ee77637e167c271f21a127c01f5"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH2VAL_SHIFT" ref="gc5c98ee77637e167c271f21a127c01f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH2VAL_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00686">686</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc118b183540bac84da0ba276dad0b8a7"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH3VAL_DEFAULT" ref="gc118b183540bac84da0ba276dad0b8a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH3VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00693">693</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f0000a4071fcd93f996d5fd6bd140f2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH3VAL_MASK" ref="g0f0000a4071fcd93f996d5fd6bd140f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH3VAL_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00692">692</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f06e3295bfa355116c1c3ae195471ec"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH3VAL_SHIFT" ref="g1f06e3295bfa355116c1c3ae195471ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH3VAL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00691">691</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3066da44881ce91be6ec197113c2095a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH4VAL_DEFAULT" ref="g3066da44881ce91be6ec197113c2095a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH4VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00698">698</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4dc371b790f0b7b6a116f114cac6816"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH4VAL_MASK" ref="ga4dc371b790f0b7b6a116f114cac6816" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH4VAL_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH4VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00697">697</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g60deb5dcc68ceacebeb39f37759de7c4"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH4VAL_SHIFT" ref="g60deb5dcc68ceacebeb39f37759de7c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH4VAL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH4VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00696">696</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbdd451c194f9148c596178e979698e9b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH5VAL_DEFAULT" ref="gbdd451c194f9148c596178e979698e9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH5VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00703">703</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c7cec7c2db609758fed93b9f3e52892"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH5VAL_MASK" ref="g8c7cec7c2db609758fed93b9f3e52892" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH5VAL_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH5VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00702">702</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbde03fbadc334880360248188f2fe06d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH5VAL_SHIFT" ref="gbde03fbadc334880360248188f2fe06d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH5VAL_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH5VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00701">701</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f93cc4503fc953dde1fa7baf6859b73"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH6VAL_DEFAULT" ref="g9f93cc4503fc953dde1fa7baf6859b73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH6VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00708">708</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb96033ebf01bfa679b01c47644e605bf"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH6VAL_MASK" ref="gb96033ebf01bfa679b01c47644e605bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH6VAL_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH6VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00707">707</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5011ceb453742201a641faeb7eed59e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH6VAL_SHIFT" ref="ga5011ceb453742201a641faeb7eed59e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH6VAL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH6VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00706">706</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9185c90de8b360d4fdd5bf16739a221"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH7VAL_DEFAULT" ref="gd9185c90de8b360d4fdd5bf16739a221" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH7VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00713">713</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd455efac5da756dbe0ef5a013efe6931"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH7VAL_MASK" ref="gd455efac5da756dbe0ef5a013efe6931" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH7VAL_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH7VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00712">712</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g452a61aa77c2c30c1d1c87bbaa8aa302"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH7VAL_SHIFT" ref="g452a61aa77c2c30c1d1c87bbaa8aa302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH7VAL_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH7VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00711">711</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga68db13f18e39bdc453115cdcdd82db3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH8VAL_DEFAULT" ref="ga68db13f18e39bdc453115cdcdd82db3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH8VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00718">718</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9875dde12c14762f1e76089d5dcb1c8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH8VAL_MASK" ref="gf9875dde12c14762f1e76089d5dcb1c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH8VAL_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH8VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00717">717</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e9c9f357041ee9e40404df05b9d8807"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH8VAL_SHIFT" ref="g3e9c9f357041ee9e40404df05b9d8807" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH8VAL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH8VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00716">716</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g63714e8b6cf36de0c90ac6cee8870823"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH9VAL_DEFAULT" ref="g63714e8b6cf36de0c90ac6cee8870823" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH9VAL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00723">723</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gead3cd315e6300d26d62c19592f9dbd8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH9VAL_MASK" ref="gead3cd315e6300d26d62c19592f9dbd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH9VAL_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH9VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00722">722</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g66c97e71f20eeab9c1b7641aef5e858e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_CH9VAL_SHIFT" ref="g66c97e71f20eeab9c1b7641aef5e858e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_CH9VAL_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH9VAL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00721">721</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd5e67c6e0476fdcfbe011686b46c6a70"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_MASK" ref="gd5e67c6e0476fdcfbe011686b46c6a70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00674">674</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g01e05ede688ec9cdedbb7888fa9775db"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_PEEK_RESETVALUE" ref="g01e05ede688ec9cdedbb7888fa9775db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_PEEK_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00673">673</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0cdbc499dbcab294f3e57a5a138cfa3a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_DEFAULT" ref="g0cdbc499dbcab294f3e57a5a138cfa3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00261">261</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf42c58f8ba047dc0f58a740f6cb2f37f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC0" ref="gf42c58f8ba047dc0f58a740f6cb2f37f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00260">260</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g701ed898ad37308d8ebbe69a7a76c9b7"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC1" ref="g701ed898ad37308d8ebbe69a7a76c9b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00262">262</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4df7a4e60dc6059d78148bd3c42753d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC10" ref="gb4df7a4e60dc6059d78148bd3c42753d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC10 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00271">271</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f1e3039e7bf4a58d2d496dc3e0356df"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC11" ref="g5f1e3039e7bf4a58d2d496dc3e0356df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC11 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00272">272</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7afaf530aed58a5b44c31e889c482ec"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC12" ref="ge7afaf530aed58a5b44c31e889c482ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC12&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC12 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00273">273</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g09e12820165c52c1d17e817b55483c07"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC13" ref="g09e12820165c52c1d17e817b55483c07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC13&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC13 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00274">274</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb765099fc5c17aa00e5e3713b1f24872"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC2" ref="gb765099fc5c17aa00e5e3713b1f24872" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00263">263</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g79fadb9ba6197ecc55fba27a41cef3bc"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC3" ref="g79fadb9ba6197ecc55fba27a41cef3bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00264">264</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g32a25e1dd3e3b36f4dc40cda0321297a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC4" ref="g32a25e1dd3e3b36f4dc40cda0321297a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00265">265</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g456de2222fb8d9bc791ac75ed655ff43"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC5" ref="g456de2222fb8d9bc791ac75ed655ff43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00266">266</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g572dcc2d08119972f65c38874b76d503"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC6" ref="g572dcc2d08119972f65c38874b76d503" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC6 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00267">267</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4589b7658064e1743067043f859420a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC7" ref="ga4589b7658064e1743067043f859420a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC7 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00268">268</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d1718808ea8fa4d837b7300101ebc1c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC8" ref="g1d1718808ea8fa4d837b7300101ebc1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC8 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00269">269</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaec8e3f8739dbe82b0d489fcbc53d296"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_LOC9" ref="gaec8e3f8739dbe82b0d489fcbc53d296" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_LOC9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC9 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00270">270</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g42396e81e8c05dd21e36bf00744e3d3c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_MASK" ref="g42396e81e8c05dd21e36bf00744e3d3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00259">259</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfe224b73fe273a370664f9ff5a7b3ed"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH0LOC_SHIFT" ref="gcfe224b73fe273a370664f9ff5a7b3ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH0LOC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00258">258</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g806b3998a8a2b71bc9cef5991586617d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH1LOC_DEFAULT" ref="g806b3998a8a2b71bc9cef5991586617d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH1LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00293">293</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbd2ff361c83c35ffcb299615985f3e39"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH1LOC_LOC0" ref="gbd2ff361c83c35ffcb299615985f3e39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH1LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00292">292</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g91c96118d77aa481bf951e9d9f59b385"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH1LOC_LOC1" ref="g91c96118d77aa481bf951e9d9f59b385" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH1LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00294">294</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d6b95984fca5ae5c7227f5c0d75a1ed"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH1LOC_LOC2" ref="g2d6b95984fca5ae5c7227f5c0d75a1ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH1LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00295">295</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g14a9954849083f3054ddd3658723a6e5"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH1LOC_LOC3" ref="g14a9954849083f3054ddd3658723a6e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH1LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00296">296</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdedb705b7b5ccf2fc812ca61396a600"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH1LOC_LOC4" ref="gcdedb705b7b5ccf2fc812ca61396a600" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH1LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00297">297</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e2e0fdb4443836aa5e2fe5d61f425c5"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH1LOC_LOC5" ref="g0e2e0fdb4443836aa5e2fe5d61f425c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH1LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00298">298</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b10a5e8d31ad02dc4ac8aa8a2b92e08"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH1LOC_LOC6" ref="g1b10a5e8d31ad02dc4ac8aa8a2b92e08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH1LOC_LOC6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC6 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00299">299</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g627be7b489aa08645bbfb3d30c116ef7"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH1LOC_LOC7" ref="g627be7b489aa08645bbfb3d30c116ef7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH1LOC_LOC7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC7 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00300">300</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g558022e9ae6640e0f7f67b1c0909a51d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH1LOC_MASK" ref="g558022e9ae6640e0f7f67b1c0909a51d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH1LOC_MASK&nbsp;&nbsp;&nbsp;0x700UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00291">291</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g62a01705212783f2c2c71ce64c5a50b0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH1LOC_SHIFT" ref="g62a01705212783f2c2c71ce64c5a50b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH1LOC_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00290">290</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf69af2979a3c848d5c1a3fd4c2756d5c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH2LOC_DEFAULT" ref="gf69af2979a3c848d5c1a3fd4c2756d5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH2LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00313">313</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf9458d3652fe8e7308e693a9d4ba55c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH2LOC_LOC0" ref="gbf9458d3652fe8e7308e693a9d4ba55c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH2LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00312">312</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb91a5a5f861e331f4a5fbb5844e2bf9c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH2LOC_LOC1" ref="gb91a5a5f861e331f4a5fbb5844e2bf9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH2LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00314">314</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf400c7f4c577e27789c885a08929f5bb"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH2LOC_LOC2" ref="gf400c7f4c577e27789c885a08929f5bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH2LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00315">315</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge627df33e48580045aeb16a30844cae0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH2LOC_LOC3" ref="ge627df33e48580045aeb16a30844cae0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH2LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00316">316</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g595ef531e8d53244986d3c44aa91b1e4"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH2LOC_LOC4" ref="g595ef531e8d53244986d3c44aa91b1e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH2LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00317">317</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3f44337f6aaf031649232c57bcf76ce6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH2LOC_LOC5" ref="g3f44337f6aaf031649232c57bcf76ce6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH2LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00318">318</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g34f0ab0028d118fbbc1dd1557e9e91dd"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH2LOC_LOC6" ref="g34f0ab0028d118fbbc1dd1557e9e91dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH2LOC_LOC6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC6 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00319">319</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ff61dfe5da08fa4b9a4043b0a37697c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH2LOC_LOC7" ref="g6ff61dfe5da08fa4b9a4043b0a37697c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH2LOC_LOC7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC7 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00320">320</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0a85e0f4257e0bbb935bfc1bfdc2275"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH2LOC_MASK" ref="gb0a85e0f4257e0bbb935bfc1bfdc2275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH2LOC_MASK&nbsp;&nbsp;&nbsp;0x70000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00311">311</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf21a77d818738e6dcd731f01367aa66a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH2LOC_SHIFT" ref="gf21a77d818738e6dcd731f01367aa66a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH2LOC_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00310">310</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g132eeaaf5abc5e12566dd1e78269df4c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_DEFAULT" ref="g132eeaaf5abc5e12566dd1e78269df4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00333">333</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0171f804995d97d964db4bd09f7f4c1d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC0" ref="g0171f804995d97d964db4bd09f7f4c1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00332">332</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4c2ff1812fe544c8e8ddd75c92fd6e1"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC1" ref="ge4c2ff1812fe544c8e8ddd75c92fd6e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00334">334</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g870fc288610db3a3797a7e13553fea0d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC10" ref="g870fc288610db3a3797a7e13553fea0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC10 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00343">343</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd9dae60e54670e2fdf2573c0b455098"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC11" ref="gfd9dae60e54670e2fdf2573c0b455098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC11 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00344">344</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfcf7dcf71639e73da0b4a796e283306"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC12" ref="gcfcf7dcf71639e73da0b4a796e283306" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC12&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC12 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00345">345</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d15f3367f1d977b4b9e923f87a6d9c8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC13" ref="g7d15f3367f1d977b4b9e923f87a6d9c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC13&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC13 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00346">346</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf31b96d2b352327f7c54394596c86d38"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC14" ref="gf31b96d2b352327f7c54394596c86d38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC14&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC14 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00347">347</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge168c057ae6d1025131c3bbc088fe493"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC2" ref="ge168c057ae6d1025131c3bbc088fe493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00335">335</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe7e013af01eec20012ee2a47d215e15"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC3" ref="gfe7e013af01eec20012ee2a47d215e15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00336">336</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga9c124211899445a4560dd81faf82fe4"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC4" ref="ga9c124211899445a4560dd81faf82fe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00337">337</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g36cc910a0e4ecd6520942f686c3b4095"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC5" ref="g36cc910a0e4ecd6520942f686c3b4095" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00338">338</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g29e6510376f064b2a950faa5f84f01e2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC6" ref="g29e6510376f064b2a950faa5f84f01e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC6 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00339">339</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8a8390b53f8866b746444ee9d8edc8f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC7" ref="gb8a8390b53f8866b746444ee9d8edc8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC7 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00340">340</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b8251cdc0a61df0a0035e67ef64ec5a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC8" ref="g6b8251cdc0a61df0a0035e67ef64ec5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC8 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00341">341</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9067bcaa676c4c0f2a49a56c9f28ece1"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_LOC9" ref="g9067bcaa676c4c0f2a49a56c9f28ece1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_LOC9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC9 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00342">342</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gae8cce3b08bcc20348ae2a7d96e8d6a6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_MASK" ref="gae8cce3b08bcc20348ae2a7d96e8d6a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_MASK&nbsp;&nbsp;&nbsp;0xF000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00331">331</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gec7d3171ec01c20309467e11dfa412e6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_CH3LOC_SHIFT" ref="gec7d3171ec01c20309467e11dfa412e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_CH3LOC_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00330">330</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g256ed8259d80a9363b858cc534e556db"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_MASK" ref="g256ed8259d80a9363b858cc534e556db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_MASK&nbsp;&nbsp;&nbsp;0x0F07070FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00257">257</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g913e2124c9ed54a5ff75dad4974be7cb"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC0_RESETVALUE" ref="g913e2124c9ed54a5ff75dad4974be7cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC0_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00256">256</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7468843a5b9282fab5d8077c0974d09"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH4LOC_DEFAULT" ref="ge7468843a5b9282fab5d8077c0974d09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH4LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00371">371</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9700f70ecfd6b8fe6097edac71b42fd2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH4LOC_LOC0" ref="g9700f70ecfd6b8fe6097edac71b42fd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH4LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00370">370</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8421c71f094595a8617a21e2ec4b8f60"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH4LOC_LOC1" ref="g8421c71f094595a8617a21e2ec4b8f60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH4LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00372">372</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8201138e29836e7544ad2499eac44ad5"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH4LOC_LOC2" ref="g8201138e29836e7544ad2499eac44ad5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH4LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00373">373</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7da5c1912384bf8c9a6a5d790e1ca721"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH4LOC_LOC3" ref="g7da5c1912384bf8c9a6a5d790e1ca721" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH4LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00374">374</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gab07ba567332ad35cc25cc46d8deabc8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH4LOC_LOC4" ref="gab07ba567332ad35cc25cc46d8deabc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH4LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00375">375</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g26682dcc7211364c6b0ab1c841deef3a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH4LOC_LOC5" ref="g26682dcc7211364c6b0ab1c841deef3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH4LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00376">376</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga3a197a7e835a2be25a0297e72e0accf"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH4LOC_LOC6" ref="ga3a197a7e835a2be25a0297e72e0accf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH4LOC_LOC6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC6 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00377">377</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g40959fc1bdaad23b52e5c44a615a10b2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH4LOC_MASK" ref="g40959fc1bdaad23b52e5c44a615a10b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH4LOC_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH4LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00369">369</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1cba07fc696e3706230932c865835e2a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH4LOC_SHIFT" ref="g1cba07fc696e3706230932c865835e2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH4LOC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH4LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00368">368</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9efa59efd3dfde2bb57a15a75019c591"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH5LOC_DEFAULT" ref="g9efa59efd3dfde2bb57a15a75019c591" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH5LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00389">389</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c2621072bbf043332202aa517b70915"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH5LOC_LOC0" ref="g3c2621072bbf043332202aa517b70915" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH5LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00388">388</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbbda3ba8fc2d95d7090880f6c963b929"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH5LOC_LOC1" ref="gbbda3ba8fc2d95d7090880f6c963b929" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH5LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00390">390</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4e133000ec1f9a9e2f0c2a699bcb054"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH5LOC_LOC2" ref="gc4e133000ec1f9a9e2f0c2a699bcb054" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH5LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00391">391</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge453e8b0fb91045254cce312a15389cb"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH5LOC_LOC3" ref="ge453e8b0fb91045254cce312a15389cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH5LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00392">392</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d5ed344d84c6f30768864c120979d1c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH5LOC_LOC4" ref="g5d5ed344d84c6f30768864c120979d1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH5LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00393">393</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd4dc2deb74bb0648f32a63d65ba3cd2b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH5LOC_LOC5" ref="gd4dc2deb74bb0648f32a63d65ba3cd2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH5LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00394">394</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf520cce5225ef78b413aa164ff5fb316"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH5LOC_LOC6" ref="gf520cce5225ef78b413aa164ff5fb316" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH5LOC_LOC6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC6 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00395">395</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g170eba6a7a9359c8975a138dc2187982"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH5LOC_MASK" ref="g170eba6a7a9359c8975a138dc2187982" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH5LOC_MASK&nbsp;&nbsp;&nbsp;0x700UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH5LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00387">387</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g974f85f46b7c3f2fe00dd05bf0063aed"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH5LOC_SHIFT" ref="g974f85f46b7c3f2fe00dd05bf0063aed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH5LOC_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH5LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00386">386</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd4679080a416d35757a41e4db75dcd9"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_DEFAULT" ref="gdd4679080a416d35757a41e4db75dcd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00407">407</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g088265a32e0092ed0d5e3a1a883df5de"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC0" ref="g088265a32e0092ed0d5e3a1a883df5de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00406">406</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ec9453a9c84feef631323ee53758646"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC1" ref="g1ec9453a9c84feef631323ee53758646" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00408">408</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ec550306613a81d8f15cca9147ba03b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC10" ref="g6ec550306613a81d8f15cca9147ba03b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC10 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00417">417</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b5851f01b3d77e2aac4df98848d007e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC11" ref="g5b5851f01b3d77e2aac4df98848d007e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC11 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00418">418</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4175f51d6e2413a867405b9b9a217fe"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC12" ref="gb4175f51d6e2413a867405b9b9a217fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC12&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC12 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00419">419</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g40fe7bfe18d16cb5897d5927e6acc1aa"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC13" ref="g40fe7bfe18d16cb5897d5927e6acc1aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC13&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC13 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00420">420</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g724fd6e357db6c2663ce2fe3cab13925"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC14" ref="g724fd6e357db6c2663ce2fe3cab13925" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC14&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC14 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00421">421</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f7dc59c1f41f5c3fe94137ca02a0388"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC15" ref="g1f7dc59c1f41f5c3fe94137ca02a0388" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC15&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC15 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00422">422</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdc6e5114ec8275fc5722527a4a7277d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC16" ref="gcdc6e5114ec8275fc5722527a4a7277d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC16&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC16 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00423">423</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb99c80d504befac094ab55751216d7eb"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC17" ref="gb99c80d504befac094ab55751216d7eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC17&nbsp;&nbsp;&nbsp;0x00000011UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC17 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00424">424</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd671842742765b50d6656eed09a43f8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC2" ref="gcd671842742765b50d6656eed09a43f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00409">409</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga14d2654ef74e88bba830c81eeb36590"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC3" ref="ga14d2654ef74e88bba830c81eeb36590" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00410">410</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g53b47031353bc9f39658c895607bcc47"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC4" ref="g53b47031353bc9f39658c895607bcc47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00411">411</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbfb31445e07774c7619710430a1bf26"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC5" ref="gfbfb31445e07774c7619710430a1bf26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00412">412</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g91b478777cf8db3efe720f6d09f78c2e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC6" ref="g91b478777cf8db3efe720f6d09f78c2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC6 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00413">413</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f593120fe7529841ebf81a6e29b6099"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC7" ref="g5f593120fe7529841ebf81a6e29b6099" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC7 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00414">414</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g13ac0efed64ec3280d61d221c330b21a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC8" ref="g13ac0efed64ec3280d61d221c330b21a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC8 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00415">415</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe663200dd77ab58fcc61abb0e218aaf"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_LOC9" ref="gbe663200dd77ab58fcc61abb0e218aaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_LOC9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC9 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00416">416</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g61fe229a612f8c1e80d09291119abe69"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_MASK" ref="g61fe229a612f8c1e80d09291119abe69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_MASK&nbsp;&nbsp;&nbsp;0x1F0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH6LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00405">405</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g02997bc55d83eeebf552a3d3cb0f9720"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH6LOC_SHIFT" ref="g02997bc55d83eeebf552a3d3cb0f9720" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH6LOC_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH6LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00404">404</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f58a50272017abe9d52df20ce573d12"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_DEFAULT" ref="g7f58a50272017abe9d52df20ce573d12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00447">447</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcffaa8b37b112cd6bb4bcd4ca0009831"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_LOC0" ref="gcffaa8b37b112cd6bb4bcd4ca0009831" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00446">446</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2aeb66241ddf154012b953d517282f1"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_LOC1" ref="gb2aeb66241ddf154012b953d517282f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00448">448</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9bbe66fa83b8972bb1daa3f09800030"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_LOC10" ref="gb9bbe66fa83b8972bb1daa3f09800030" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_LOC10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC10 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00457">457</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g18276df4a8bf47c64a6b00975c5a298c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_LOC2" ref="g18276df4a8bf47c64a6b00975c5a298c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00449">449</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9640d5abcc8d0b4e463af65432453cc1"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_LOC3" ref="g9640d5abcc8d0b4e463af65432453cc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00450">450</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge1ea6c73cc4c82bcbfa9a52365a2e463"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_LOC4" ref="ge1ea6c73cc4c82bcbfa9a52365a2e463" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00451">451</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g47d1812c930fe894c901769e5ac78e6d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_LOC5" ref="g47d1812c930fe894c901769e5ac78e6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00452">452</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ee2f97223c0484b1cb2093914f91fda"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_LOC6" ref="g0ee2f97223c0484b1cb2093914f91fda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_LOC6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC6 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00453">453</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6f13ba4d245c0488526221ee24ae405"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_LOC7" ref="gc6f13ba4d245c0488526221ee24ae405" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_LOC7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC7 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00454">454</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb9deb78e7e8243158c1cb18219ddc83"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_LOC8" ref="gdb9deb78e7e8243158c1cb18219ddc83" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_LOC8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC8 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00455">455</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge502630b2851553c00ba51dc19942763"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_LOC9" ref="ge502630b2851553c00ba51dc19942763" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_LOC9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC9 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00456">456</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f31925d3e30d5ee9f083f66f5b413b1"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_MASK" ref="g7f31925d3e30d5ee9f083f66f5b413b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_MASK&nbsp;&nbsp;&nbsp;0xF000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH7LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00445">445</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g36cf405ccb982c053368bf6fa7784514"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_CH7LOC_SHIFT" ref="g36cf405ccb982c053368bf6fa7784514" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_CH7LOC_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH7LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00444">444</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3723375b89f0a5afa158a3fb064284b6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_MASK" ref="g3723375b89f0a5afa158a3fb064284b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_MASK&nbsp;&nbsp;&nbsp;0x0F1F0707UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00367">367</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0945630497dfa6b45cd005afff3dea30"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC1_RESETVALUE" ref="g0945630497dfa6b45cd005afff3dea30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC1_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00366">366</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc791643a2bf9bfc49467689155c426c2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH10LOC_DEFAULT" ref="gc791643a2bf9bfc49467689155c426c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH10LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00541">541</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g05fcf8f450da24cc25e3504faed8215e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH10LOC_LOC0" ref="g05fcf8f450da24cc25e3504faed8215e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH10LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00540">540</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g28f411e4ece1e6a049da5172e67bd9a1"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH10LOC_LOC1" ref="g28f411e4ece1e6a049da5172e67bd9a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH10LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00542">542</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g43de9c34ff4c48cb62b4295f70b6daaa"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH10LOC_LOC2" ref="g43de9c34ff4c48cb62b4295f70b6daaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH10LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00543">543</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1502d3405ef95908934005eac2f5b0e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH10LOC_LOC3" ref="gd1502d3405ef95908934005eac2f5b0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH10LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00544">544</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g722a4c197a058f3b0ad5dac7937232d9"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH10LOC_LOC4" ref="g722a4c197a058f3b0ad5dac7937232d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH10LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00545">545</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb92bfd77d9f8649e097310dd5170c276"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH10LOC_LOC5" ref="gb92bfd77d9f8649e097310dd5170c276" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH10LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00546">546</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gae927f6773e393aa065974854fbe4ade"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH10LOC_MASK" ref="gae927f6773e393aa065974854fbe4ade" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH10LOC_MASK&nbsp;&nbsp;&nbsp;0x70000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH10LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00539">539</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4824728d9bfe8b0a326004dd2e6f2743"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH10LOC_SHIFT" ref="g4824728d9bfe8b0a326004dd2e6f2743" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH10LOC_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH10LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00538">538</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge219f55e780113e95a13f64eb19d9c0d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH11LOC_DEFAULT" ref="ge219f55e780113e95a13f64eb19d9c0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH11LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00557">557</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g83f370d1ae93a0f28c5099d8fc17eb09"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH11LOC_LOC0" ref="g83f370d1ae93a0f28c5099d8fc17eb09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH11LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00556">556</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d8a6c41bd2f3c91b1a99ae6f8f63183"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH11LOC_LOC1" ref="g0d8a6c41bd2f3c91b1a99ae6f8f63183" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH11LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00558">558</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge5a3e4e3c1a957c5754272885fc0a881"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH11LOC_LOC2" ref="ge5a3e4e3c1a957c5754272885fc0a881" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH11LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00559">559</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g29383a20d3164435f697feaf5779cb3a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH11LOC_LOC3" ref="g29383a20d3164435f697feaf5779cb3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH11LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00560">560</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge82c238f192b44e3c2f903346b9384e6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH11LOC_LOC4" ref="ge82c238f192b44e3c2f903346b9384e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH11LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00561">561</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g62c9011f0ef75fea0f1ebd3b1e2ad71d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH11LOC_LOC5" ref="g62c9011f0ef75fea0f1ebd3b1e2ad71d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH11LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00562">562</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1ae072920e296e0bf658750b458c899"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH11LOC_MASK" ref="gf1ae072920e296e0bf658750b458c899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH11LOC_MASK&nbsp;&nbsp;&nbsp;0x7000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH11LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00555">555</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7eaea68863ded32bcf7d3aaf173bb15"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH11LOC_SHIFT" ref="gf7eaea68863ded32bcf7d3aaf173bb15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH11LOC_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH11LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00554">554</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g363d3162398be6510e19cfa1829800a3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_DEFAULT" ref="g363d3162398be6510e19cfa1829800a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00477">477</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g40a98ba383623d9f6bfe86baa10129fc"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_LOC0" ref="g40a98ba383623d9f6bfe86baa10129fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00476">476</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd53f0f7b3b1b677e3cdcb11125aec74c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_LOC1" ref="gd53f0f7b3b1b677e3cdcb11125aec74c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00478">478</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g02fa762967d4945e27593d15ac6de0d6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_LOC10" ref="g02fa762967d4945e27593d15ac6de0d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_LOC10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC10 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00487">487</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf6f13e6497738dbf8a4dad1ca40cc429"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_LOC2" ref="gf6f13e6497738dbf8a4dad1ca40cc429" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00479">479</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbeb743780932e4c60bd6f8c713ea88c5"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_LOC3" ref="gbeb743780932e4c60bd6f8c713ea88c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00480">480</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g725f8434246759b8e7c034dd3c875a2c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_LOC4" ref="g725f8434246759b8e7c034dd3c875a2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00481">481</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4b90267c3b11b30ca4493b91ff02036"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_LOC5" ref="gf4b90267c3b11b30ca4493b91ff02036" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00482">482</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc48461624c8f85bd39501b95feef05c0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_LOC6" ref="gc48461624c8f85bd39501b95feef05c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_LOC6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC6 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00483">483</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaacb9c7a7b6e8a35053169493d1f3d2b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_LOC7" ref="gaacb9c7a7b6e8a35053169493d1f3d2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_LOC7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC7 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00484">484</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ab4029f07ced2765a0b2704fcdeaa2c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_LOC8" ref="g0ab4029f07ced2765a0b2704fcdeaa2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_LOC8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC8 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00485">485</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6a669251d8f195c2bf7b1f2afb48ddc2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_LOC9" ref="g6a669251d8f195c2bf7b1f2afb48ddc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_LOC9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC9 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00486">486</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5ff37c603bc4a5547100aacf3ead5b6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_MASK" ref="gc5ff37c603bc4a5547100aacf3ead5b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH8LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00475">475</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e4dcb65ad4c40c70775cca6e5891861"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH8LOC_SHIFT" ref="g7e4dcb65ad4c40c70775cca6e5891861" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH8LOC_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH8LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00474">474</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g31d5c41d710e6901fa6f4f0f68aae4e2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_DEFAULT" ref="g31d5c41d710e6901fa6f4f0f68aae4e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00503">503</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g42b66cf9f92e9e79a41457fd424cf1bf"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC0" ref="g42b66cf9f92e9e79a41457fd424cf1bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC0 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00502">502</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb309af84d08111ed5427492239f27490"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC1" ref="gb309af84d08111ed5427492239f27490" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC1 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00504">504</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd74db3cb6d17b8f373a7cf5a73d93606"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC10" ref="gd74db3cb6d17b8f373a7cf5a73d93606" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC10 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00513">513</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g550814f01ee26d3265f2dec3c67b04a8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC11" ref="g550814f01ee26d3265f2dec3c67b04a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC11 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00514">514</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g285d2e3b28c72f9ec505daab2878738a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC12" ref="g285d2e3b28c72f9ec505daab2878738a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC12&nbsp;&nbsp;&nbsp;0x0000000CUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC12 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00515">515</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e0c313e0a3767fa1799c8efb1906241"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC13" ref="g9e0c313e0a3767fa1799c8efb1906241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC13&nbsp;&nbsp;&nbsp;0x0000000DUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC13 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00516">516</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6e6c44987f8361d518838285c8f9102"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC14" ref="ga6e6c44987f8361d518838285c8f9102" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC14&nbsp;&nbsp;&nbsp;0x0000000EUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC14 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00517">517</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g63b5399943b8c3bf7005087271c14f28"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC15" ref="g63b5399943b8c3bf7005087271c14f28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC15&nbsp;&nbsp;&nbsp;0x0000000FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC15 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00518">518</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5c39e4e95673f0d0bdf7c29f129c5d34"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC16" ref="g5c39e4e95673f0d0bdf7c29f129c5d34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC16&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC16 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00519">519</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a7c174ba2d9de412ff88a127b004db2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC2" ref="g8a7c174ba2d9de412ff88a127b004db2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC2 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00505">505</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g180df43000651a5096e01dbd4d8eb9ab"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC3" ref="g180df43000651a5096e01dbd4d8eb9ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC3 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00506">506</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fe0d6e3124c41a385bf2b3e26571cdd"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC4" ref="g6fe0d6e3124c41a385bf2b3e26571cdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC4 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00507">507</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb47a60914456630364ec9ca851b867fb"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC5" ref="gb47a60914456630364ec9ca851b867fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC5 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00508">508</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g26ccbf04bfcd6bb3db57270bdce708f0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC6" ref="g26ccbf04bfcd6bb3db57270bdce708f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC6 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00509">509</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g01ba362785b3cbc08fafa144cc551511"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC7" ref="g01ba362785b3cbc08fafa144cc551511" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC7 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00510">510</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g82d8855f11a7ebd4965a737a6d81644b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC8" ref="g82d8855f11a7ebd4965a737a6d81644b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC8 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00511">511</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g83e3d6dcaabea23e38e28ace2cec7343"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_LOC9" ref="g83e3d6dcaabea23e38e28ace2cec7343" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_LOC9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode LOC9 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00512">512</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e9136ac3ebb91319d3f02cc5e4dcd35"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_MASK" ref="g5e9136ac3ebb91319d3f02cc5e4dcd35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_MASK&nbsp;&nbsp;&nbsp;0x1F00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH9LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00501">501</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ce8f8ca2296fb000159e63ea65c7db0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_CH9LOC_SHIFT" ref="g1ce8f8ca2296fb000159e63ea65c7db0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_CH9LOC_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH9LOC 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00500">500</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g76c3bfdcb2f8fcab587953661d5d4be8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_MASK" ref="g76c3bfdcb2f8fcab587953661d5d4be8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_MASK&nbsp;&nbsp;&nbsp;0x07071F0FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00473">473</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2aebba7c0b4e95b88b107e373111dbdb"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTELOC2_RESETVALUE" ref="g2aebba7c0b4e95b88b107e373111dbdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTELOC2_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00472">472</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2357bd0c1978bd5b4816948417b16c0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH0PEN_DEFAULT" ref="gb2357bd0c1978bd5b4816948417b16c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH0PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00197">197</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf24f19e8284518efbf25561562ab873"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH0PEN_MASK" ref="gdf24f19e8284518efbf25561562ab873" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH0PEN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00196">196</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8ed83c4bd722470be837e92d0046ecc"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH0PEN_SHIFT" ref="ge8ed83c4bd722470be837e92d0046ecc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH0PEN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00195">195</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g864a21c5581a5a853b7490d738249348"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH10PEN_DEFAULT" ref="g864a21c5581a5a853b7490d738249348" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH10PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00247">247</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gec19d7e0805883e92c6d7893ee4eb71e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH10PEN_MASK" ref="gec19d7e0805883e92c6d7893ee4eb71e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH10PEN_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH10PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00246">246</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g635ca21ef388845131a24d6064bb57f3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH10PEN_SHIFT" ref="g635ca21ef388845131a24d6064bb57f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH10PEN_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH10PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00245">245</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g61ef58cd869ad315d601a9113470759f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH11PEN_DEFAULT" ref="g61ef58cd869ad315d601a9113470759f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH11PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00252">252</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0df507a7a1d8e4ad3a36f428cbbd058a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH11PEN_MASK" ref="g0df507a7a1d8e4ad3a36f428cbbd058a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH11PEN_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH11PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00251">251</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4e15fe8df19ab7c20a809886869c772"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH11PEN_SHIFT" ref="ge4e15fe8df19ab7c20a809886869c772" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH11PEN_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH11PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00250">250</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g341a9b05ea67bed2388bb8897f74cabb"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH1PEN_DEFAULT" ref="g341a9b05ea67bed2388bb8897f74cabb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH1PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00202">202</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g743c33345dcdda7a611f1cbbe2363be8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH1PEN_MASK" ref="g743c33345dcdda7a611f1cbbe2363be8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH1PEN_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00201">201</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbfe095fedc627df2b15912832b957099"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH1PEN_SHIFT" ref="gbfe095fedc627df2b15912832b957099" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH1PEN_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00200">200</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7f2420bec3347d0f792cd254c33e968"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH2PEN_DEFAULT" ref="gd7f2420bec3347d0f792cd254c33e968" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH2PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00207">207</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g27f8e9dc9c60f76702fc81d94f693c7e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH2PEN_MASK" ref="g27f8e9dc9c60f76702fc81d94f693c7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH2PEN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00206">206</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b2147dcc3b637d8c70119c016362a23"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH2PEN_SHIFT" ref="g6b2147dcc3b637d8c70119c016362a23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH2PEN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00205">205</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3322d33c34e9304537b08e1c2ea11a11"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH3PEN_DEFAULT" ref="g3322d33c34e9304537b08e1c2ea11a11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH3PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00212">212</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge55bf1000c90e62a994343ded711a8d5"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH3PEN_MASK" ref="ge55bf1000c90e62a994343ded711a8d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH3PEN_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00211">211</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g33bd6090f6a12ed5b3f956e1e6427baf"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH3PEN_SHIFT" ref="g33bd6090f6a12ed5b3f956e1e6427baf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH3PEN_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00210">210</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g17c4a19129f5c1cd9ccb309bdec734e0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH4PEN_DEFAULT" ref="g17c4a19129f5c1cd9ccb309bdec734e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH4PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00217">217</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ef1fcc9df1cf2206a0fd3aa3e5f86c0"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH4PEN_MASK" ref="g7ef1fcc9df1cf2206a0fd3aa3e5f86c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH4PEN_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH4PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00216">216</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6cf65cb562e0e9f53b766b8c49fe043f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH4PEN_SHIFT" ref="g6cf65cb562e0e9f53b766b8c49fe043f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH4PEN_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH4PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00215">215</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g68b44b801886f23c77c32ac06c0effde"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH5PEN_DEFAULT" ref="g68b44b801886f23c77c32ac06c0effde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH5PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00222">222</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9183ed7877330d9a0174721f93b722de"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH5PEN_MASK" ref="g9183ed7877330d9a0174721f93b722de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH5PEN_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH5PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00221">221</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d970d24707505a3aa0a9c02a4fed613"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH5PEN_SHIFT" ref="g3d970d24707505a3aa0a9c02a4fed613" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH5PEN_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH5PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00220">220</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6ad1fcb0b0ea90e51bfdd1a2fec546f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH6PEN_DEFAULT" ref="ga6ad1fcb0b0ea90e51bfdd1a2fec546f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH6PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00227">227</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb9ec5c62aea6f4ac825e0116d3274d2"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH6PEN_MASK" ref="gdb9ec5c62aea6f4ac825e0116d3274d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH6PEN_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH6PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00226">226</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ad0ccb0d874b532b2ffcd4fab2893ad"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH6PEN_SHIFT" ref="g3ad0ccb0d874b532b2ffcd4fab2893ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH6PEN_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH6PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00225">225</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g987b476d54ae3a5f27bd957ed4114b19"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH7PEN_DEFAULT" ref="g987b476d54ae3a5f27bd957ed4114b19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH7PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00232">232</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3fc0cf849efa21c5ab7d460d8986f78b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH7PEN_MASK" ref="g3fc0cf849efa21c5ab7d460d8986f78b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH7PEN_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH7PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00231">231</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb45dc61bf07b88d385af1ef69ad7d49c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH7PEN_SHIFT" ref="gb45dc61bf07b88d385af1ef69ad7d49c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH7PEN_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH7PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00230">230</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1387aaeb57acf8eb72bdc3eda6c9e74"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH8PEN_DEFAULT" ref="gc1387aaeb57acf8eb72bdc3eda6c9e74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH8PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00237">237</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g09191dbab8dc29dd87dde68484d44c34"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH8PEN_MASK" ref="g09191dbab8dc29dd87dde68484d44c34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH8PEN_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH8PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00236">236</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a5fa94efe58360b1e1bda223eefecd6"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH8PEN_SHIFT" ref="g3a5fa94efe58360b1e1bda223eefecd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH8PEN_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH8PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00235">235</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b629a003d39c58b6ef5fecb5fcda741"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH9PEN_DEFAULT" ref="g6b629a003d39c58b6ef5fecb5fcda741" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH9PEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00242">242</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gec764d1181ef54ee9b4d24defbc1ab86"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH9PEN_MASK" ref="gec764d1181ef54ee9b4d24defbc1ab86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH9PEN_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH9PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00241">241</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8dafd69a1db6f6fe591cb47a5945316b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_CH9PEN_SHIFT" ref="g8dafd69a1db6f6fe591cb47a5945316b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_CH9PEN_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH9PEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00240">240</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9eeaa7ed55c92d795d1b8ccd96e7751"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_MASK" ref="gf9eeaa7ed55c92d795d1b8ccd96e7751" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00193">193</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6ed401363611b254aaab827400a3cdc"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_ROUTEPEN_RESETVALUE" ref="gd6ed401363611b254aaab827400a3cdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_ROUTEPEN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00192">192</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6b7a9be4702c70797b9beaa5ca4c283"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH0LEVEL_DEFAULT" ref="gc6b7a9be4702c70797b9beaa5ca4c283" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00133">133</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g04e2e56f9003cd6ea6a51f9b802279be"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH0LEVEL_MASK" ref="g04e2e56f9003cd6ea6a51f9b802279be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00132">132</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e1f525b00b4466c77da8037b66b9bfb"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH0LEVEL_SHIFT" ref="g7e1f525b00b4466c77da8037b66b9bfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH0LEVEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00131">131</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4abe8f0f880b26b2cb9fe3bf14040a9"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH10LEVEL_DEFAULT" ref="gb4abe8f0f880b26b2cb9fe3bf14040a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH10LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00183">183</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fe8718f0e28c3bc633e637a7d68269e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH10LEVEL_MASK" ref="g5fe8718f0e28c3bc633e637a7d68269e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH10LEVEL_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH10LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00182">182</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g601259f1d88895230bc7ee3f528ed16d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH10LEVEL_SHIFT" ref="g601259f1d88895230bc7ee3f528ed16d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH10LEVEL_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH10LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00181">181</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbbcb0437a5255ff8ae5c7665692e62ff"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH11LEVEL_DEFAULT" ref="gbbcb0437a5255ff8ae5c7665692e62ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH11LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00188">188</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4db30802f4a505553181acc144410e74"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH11LEVEL_MASK" ref="g4db30802f4a505553181acc144410e74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH11LEVEL_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH11LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00187">187</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e527093c75a8c70e834d1c641775aa9"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH11LEVEL_SHIFT" ref="g8e527093c75a8c70e834d1c641775aa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH11LEVEL_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH11LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00186">186</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g844e86a2e412df19d7a21117c8e9fcef"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH1LEVEL_DEFAULT" ref="g844e86a2e412df19d7a21117c8e9fcef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00138">138</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9dfa84e502d8c90093045dc4793a1fc9"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH1LEVEL_MASK" ref="g9dfa84e502d8c90093045dc4793a1fc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00137">137</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf5f2ea0475476c63fd57a0ebf11e9e9"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH1LEVEL_SHIFT" ref="gdf5f2ea0475476c63fd57a0ebf11e9e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH1LEVEL_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00136">136</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c179bad8d4dd561922479b3d8ed0d6f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH2LEVEL_DEFAULT" ref="g7c179bad8d4dd561922479b3d8ed0d6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00143">143</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e0b67c62cf3144bf467e5fba6b557cd"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH2LEVEL_MASK" ref="g4e0b67c62cf3144bf467e5fba6b557cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00142">142</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf65f960bbd86c57739bdf0deeb620f09"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH2LEVEL_SHIFT" ref="gf65f960bbd86c57739bdf0deeb620f09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH2LEVEL_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00141">141</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b2f85f931cde674fe2139df74b8f840"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH3LEVEL_DEFAULT" ref="g0b2f85f931cde674fe2139df74b8f840" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00148">148</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g68d0c529d67fd21616d7bd4367e9ae8b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH3LEVEL_MASK" ref="g68d0c529d67fd21616d7bd4367e9ae8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00147">147</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g02d4f17fbefe41a918193d77b639204c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH3LEVEL_SHIFT" ref="g02d4f17fbefe41a918193d77b639204c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH3LEVEL_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00146">146</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaad85954f2c83a803e102aac23334296"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH4LEVEL_DEFAULT" ref="gaad85954f2c83a803e102aac23334296" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00153">153</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g755910355aa76170c5589f83878fcd39"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH4LEVEL_MASK" ref="g755910355aa76170c5589f83878fcd39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH4LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00152">152</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge697f1a4a5697bdf132b6a066a466fce"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH4LEVEL_SHIFT" ref="ge697f1a4a5697bdf132b6a066a466fce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH4LEVEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH4LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00151">151</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2149cd14b83aa5bfa019079ac037f89"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH5LEVEL_DEFAULT" ref="gb2149cd14b83aa5bfa019079ac037f89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00158">158</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e38417472f2356e5506d9d8b75aaa20"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH5LEVEL_MASK" ref="g3e38417472f2356e5506d9d8b75aaa20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH5LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00157">157</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gee124c5369b67c87897c23365a4cd849"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH5LEVEL_SHIFT" ref="gee124c5369b67c87897c23365a4cd849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH5LEVEL_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH5LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00156">156</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b0954211a88e98d611ddb8f19416097"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH6LEVEL_DEFAULT" ref="g7b0954211a88e98d611ddb8f19416097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00163">163</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd30cb7f8c3f353d356f2b8e78be74ba3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH6LEVEL_MASK" ref="gd30cb7f8c3f353d356f2b8e78be74ba3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH6LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00162">162</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf434b3485e012b5060cafe2a0f55b3fd"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH6LEVEL_SHIFT" ref="gf434b3485e012b5060cafe2a0f55b3fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH6LEVEL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH6LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00161">161</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb866117cfc610a81dd61e7b125fc94cf"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH7LEVEL_DEFAULT" ref="gb866117cfc610a81dd61e7b125fc94cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00168">168</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d14f6b406249e6d3f3e5347e9b59068"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH7LEVEL_MASK" ref="g8d14f6b406249e6d3f3e5347e9b59068" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH7LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00167">167</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gce372f5c82e7ee1b8ea6d2d572eebe65"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH7LEVEL_SHIFT" ref="gce372f5c82e7ee1b8ea6d2d572eebe65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH7LEVEL_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH7LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00166">166</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfda15222a8bf8ec535798e5772ef4ed4"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH8LEVEL_DEFAULT" ref="gfda15222a8bf8ec535798e5772ef4ed4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH8LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00173">173</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a05fd9aea175e779ba9f7fc18991dd4"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH8LEVEL_MASK" ref="g5a05fd9aea175e779ba9f7fc18991dd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH8LEVEL_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH8LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00172">172</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7fd18ae76b8f7d918f7a1eb9cd4cfd47"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH8LEVEL_SHIFT" ref="g7fd18ae76b8f7d918f7a1eb9cd4cfd47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH8LEVEL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH8LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00171">171</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g93244328aaaaf43b520dffef54128245"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH9LEVEL_DEFAULT" ref="g93244328aaaaf43b520dffef54128245" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH9LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00178">178</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g241325f8aef74c04865dab8073a36b15"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH9LEVEL_MASK" ref="g241325f8aef74c04865dab8073a36b15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH9LEVEL_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH9LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00177">177</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gedd9bfb182ee0ad1d783532742338909"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_CH9LEVEL_SHIFT" ref="gedd9bfb182ee0ad1d783532742338909" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_CH9LEVEL_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH9LEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00176">176</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc733addf8455b38abfa0a2a0d4024e6a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_MASK" ref="gc733addf8455b38abfa0a2a0d4024e6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00129">129</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gdeac54101aca47a17ecb61f9f559c811"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWLEVEL_RESETVALUE" ref="gdeac54101aca47a17ecb61f9f559c811" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWLEVEL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00128">128</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd5c23b89db4226729382f2c44f1f49d9"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH0PULSE_DEFAULT" ref="gd5c23b89db4226729382f2c44f1f49d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00069">69</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g842bcb3c30296ac18afca2b56a8ce6ab"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH0PULSE_MASK" ref="g842bcb3c30296ac18afca2b56a8ce6ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH0PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00068">68</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e0d36605d5bab8ceffaf0b5ed656cb8"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH0PULSE_SHIFT" ref="g4e0d36605d5bab8ceffaf0b5ed656cb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH0PULSE_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH0PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00067">67</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ee0557efbc425626108ef78cf21c6e9"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH10PULSE_DEFAULT" ref="g2ee0557efbc425626108ef78cf21c6e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH10PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00119">119</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8fc0ef360721e057fdf8cbc63e16ef5"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH10PULSE_MASK" ref="gf8fc0ef360721e057fdf8cbc63e16ef5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH10PULSE_MASK&nbsp;&nbsp;&nbsp;0x400UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH10PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00118">118</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g83b36c430d289df769a9e6dd84475654"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH10PULSE_SHIFT" ref="g83b36c430d289df769a9e6dd84475654" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH10PULSE_SHIFT&nbsp;&nbsp;&nbsp;10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH10PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00117">117</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bdad3ba6ad401fb218ffa0d4d4bc36c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH11PULSE_DEFAULT" ref="g5bdad3ba6ad401fb218ffa0d4d4bc36c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH11PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00124">124</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g371d319f06c04cc329b2c7064738a52a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH11PULSE_MASK" ref="g371d319f06c04cc329b2c7064738a52a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH11PULSE_MASK&nbsp;&nbsp;&nbsp;0x800UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH11PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00123">123</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ged102f4add93742335aae90c066dc9a5"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH11PULSE_SHIFT" ref="ged102f4add93742335aae90c066dc9a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH11PULSE_SHIFT&nbsp;&nbsp;&nbsp;11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH11PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00122">122</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fb1b5120ea80441d41cb7b593bbc6ba"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH1PULSE_DEFAULT" ref="g6fb1b5120ea80441d41cb7b593bbc6ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00074">74</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0cd68f32e827c6a06a5aabb234be148c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH1PULSE_MASK" ref="g0cd68f32e827c6a06a5aabb234be148c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH1PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00073">73</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e95394eb0ab7787b2079e907d22cd7b"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH1PULSE_SHIFT" ref="g9e95394eb0ab7787b2079e907d22cd7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH1PULSE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH1PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00072">72</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e9b8b736b62f53b0b5e12284e6ffe59"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH2PULSE_DEFAULT" ref="g4e9b8b736b62f53b0b5e12284e6ffe59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00079">79</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfaa1e7e199925102d3c08a262db65e8a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH2PULSE_MASK" ref="gfaa1e7e199925102d3c08a262db65e8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH2PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00078">78</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g61ebcad9414ce5a7cccaa54912d5d15a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH2PULSE_SHIFT" ref="g61ebcad9414ce5a7cccaa54912d5d15a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH2PULSE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH2PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00077">77</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge6a1b90b929ad89379989173e5ce50fc"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH3PULSE_DEFAULT" ref="ge6a1b90b929ad89379989173e5ce50fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00084">84</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e2f71181e478510ef883ada7e3cb174"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH3PULSE_MASK" ref="g7e2f71181e478510ef883ada7e3cb174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_MASK&nbsp;&nbsp;&nbsp;0x8UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH3PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00083">83</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g30f8a72bc3720526a9c812af478c288d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH3PULSE_SHIFT" ref="g30f8a72bc3720526a9c812af478c288d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH3PULSE_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH3PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00082">82</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gee49a595c3008b4e21e37b82503d5b17"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH4PULSE_DEFAULT" ref="gee49a595c3008b4e21e37b82503d5b17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00089">89</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc59ba7081d8c9a1631fcfa799827d260"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH4PULSE_MASK" ref="gc59ba7081d8c9a1631fcfa799827d260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH4PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00088">88</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa74f4f1a23b360bf4c38e898bcc06af"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH4PULSE_SHIFT" ref="gaa74f4f1a23b360bf4c38e898bcc06af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH4PULSE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH4PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00087">87</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7212eb33ce1712f0ec6c6fbfde7f8a80"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH5PULSE_DEFAULT" ref="g7212eb33ce1712f0ec6c6fbfde7f8a80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00094">94</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb610ab5b4518d29d8e134d4adbedb120"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH5PULSE_MASK" ref="gb610ab5b4518d29d8e134d4adbedb120" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH5PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00093">93</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g02696950de6c118d7dae5623e437f60a"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH5PULSE_SHIFT" ref="g02696950de6c118d7dae5623e437f60a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH5PULSE_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH5PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00092">92</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g464c565d0d27084570a0edf57989ad1e"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH6PULSE_DEFAULT" ref="g464c565d0d27084570a0edf57989ad1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00099">99</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c1ea01ae7735a53cc1bb26c5d195a3f"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH6PULSE_MASK" ref="g9c1ea01ae7735a53cc1bb26c5d195a3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH6PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00098">98</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6c85db0f109c2f075a42ca0adba0b1ed"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH6PULSE_SHIFT" ref="g6c85db0f109c2f075a42ca0adba0b1ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH6PULSE_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH6PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00097">97</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbcc4430bf73addfce0442cda61c96df5"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH7PULSE_DEFAULT" ref="gbcc4430bf73addfce0442cda61c96df5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00104">104</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g55dba15ff54e6c30f0d92e5509204539"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH7PULSE_MASK" ref="g55dba15ff54e6c30f0d92e5509204539" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH7PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00103">103</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc1cc2e1007a52ec7380b5e0c7b757221"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH7PULSE_SHIFT" ref="gc1cc2e1007a52ec7380b5e0c7b757221" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH7PULSE_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH7PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00102">102</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g81f687f2ff4a396290306467fa0df042"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH8PULSE_DEFAULT" ref="g81f687f2ff4a396290306467fa0df042" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH8PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00109">109</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g14905a3b566d3d6e73dcceb76bbc123c"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH8PULSE_MASK" ref="g14905a3b566d3d6e73dcceb76bbc123c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH8PULSE_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH8PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00108">108</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6d02b6b849d43f2f65505435b731ae5"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH8PULSE_SHIFT" ref="ga6d02b6b849d43f2f65505435b731ae5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH8PULSE_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH8PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00107">107</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g10112a40c450eed09230d951d45ed2e1"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH9PULSE_DEFAULT" ref="g10112a40c450eed09230d951d45ed2e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH9PULSE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00114">114</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1185d0a95505629c8694e9eff454383d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH9PULSE_MASK" ref="g1185d0a95505629c8694e9eff454383d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH9PULSE_MASK&nbsp;&nbsp;&nbsp;0x200UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for PRS_CH9PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00113">113</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g686f543e4248801c4024f61dee4ba3b3"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_CH9PULSE_SHIFT" ref="g686f543e4248801c4024f61dee4ba3b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_CH9PULSE_SHIFT&nbsp;&nbsp;&nbsp;9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for PRS_CH9PULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00112">112</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa2b7d9ce7b1d07e4c577ed71ccb6159"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_MASK" ref="gaa2b7d9ce7b1d07e4c577ed71ccb6159" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00065">65</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ab5f8a8f7976cfe780bb23fc7ca184d"></a><!-- doxytag: member="efm32pg1b_prs.h::_PRS_SWPULSE_RESETVALUE" ref="g2ab5f8a8f7976cfe780bb23fc7ca184d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _PRS_SWPULSE_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00064">64</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g01790fe487deed11263f516a8473e2be"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_ANDNEXT" ref="g01790fe487deed11263f516a8473e2be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ANDNEXT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
And Next 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00934">934</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g64675a5303ef017e9f58054bdaa600f2"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_ANDNEXT_DEFAULT" ref="g64675a5303ef017e9f58054bdaa600f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ANDNEXT_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_ANDNEXT_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00938">938</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g776bf2cd206588212b9e638163017e47"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_ASYNC" ref="g776bf2cd206588212b9e638163017e47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ASYNC&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Asynchronous reflex 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00939">939</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g11857e54b77535a319cc7916ed4816e8"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_ASYNC_DEFAULT" ref="g11857e54b77535a319cc7916ed4816e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ASYNC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_ASYNC_DEFAULT &lt;&lt; 30)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00943">943</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9ed74f2cef37af34d0d919470497afc7"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_EDSEL_BOTHEDGES" ref="g9ed74f2cef37af34d0d919470497afc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_BOTHEDGES&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_BOTHEDGES &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode BOTHEDGES for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00918">918</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f8c411b984a791a0378b87496555291"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_EDSEL_DEFAULT" ref="g1f8c411b984a791a0378b87496555291" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00914">914</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g03fd7be0967b8ad13fc5251643a0c2a6"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_EDSEL_NEGEDGE" ref="g03fd7be0967b8ad13fc5251643a0c2a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_NEGEDGE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_NEGEDGE &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NEGEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00917">917</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2e8f3971f911576d36121fc2fa50fcb"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_EDSEL_OFF" ref="gd2e8f3971f911576d36121fc2fa50fcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_OFF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_OFF &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OFF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00915">915</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g629937c225db1e00a996bbba5bc0dfa9"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_EDSEL_POSEDGE" ref="g629937c225db1e00a996bbba5bc0dfa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_EDSEL_POSEDGE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_EDSEL_POSEDGE &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode POSEDGE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00916">916</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g78f4f5bf803d85d611dc247d18af8272"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_INV" ref="g78f4f5bf803d85d611dc247d18af8272" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_INV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Invert Channel 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00924">924</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ged28a47c172e4efb886bf34c5cfdf5c3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_INV_DEFAULT" ref="ged28a47c172e4efb886bf34c5cfdf5c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_INV_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_INV_DEFAULT &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00928">928</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf042e8ba41b45d20e58e44bd86b183c4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_ORPREV" ref="gf042e8ba41b45d20e58e44bd86b183c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ORPREV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 27)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Or Previous 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00929">929</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b82c223e810df5d975fb5c8eaf8821b"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_ORPREV_DEFAULT" ref="g7b82c223e810df5d975fb5c8eaf8821b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_ORPREV_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_ORPREV_DEFAULT &lt;&lt; 27)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00933">933</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g46050fa44c14c795482bbbafa8f651d7"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_ACMP0OUT" ref="g46050fa44c14c795482bbbafa8f651d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ACMP0OUT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP0OUT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP0OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00808">808</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4670228867dae2a57090349e5953f6a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_ACMP1OUT" ref="gb4670228867dae2a57090349e5953f6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ACMP1OUT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ACMP1OUT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP1OUT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00809">809</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga01dc9a580cd2247f2531d74a5ae873a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_ADC0SCAN" ref="ga01dc9a580cd2247f2531d74a5ae873a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ADC0SCAN&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SCAN &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0SCAN for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00822">822</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g76718c370048a716ff13d54d52663070"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_ADC0SINGLE" ref="g76718c370048a716ff13d54d52663070" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_ADC0SINGLE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_ADC0SINGLE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0SINGLE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00810">810</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g799ff6fada4db8a9a6f882c838842213"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_CMUCLKOUT0" ref="g799ff6fada4db8a9a6f882c838842213" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_CMUCLKOUT0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_CMUCLKOUT0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CMUCLKOUT0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00819">819</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e471c083e40d171c8aff9bfaabbb79d"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_CMUCLKOUT1" ref="g2e471c083e40d171c8aff9bfaabbb79d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_CMUCLKOUT1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_CMUCLKOUT1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CMUCLKOUT1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00832">832</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc5b5c68efc6c8c13f92ce521011e7d9a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_CRYOTIMERPERIOD" ref="gc5b5c68efc6c8c13f92ce521011e7d9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_CRYOTIMERPERIOD&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_CRYOTIMERPERIOD &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CRYOTIMERPERIOD for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00818">818</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6f6a7d871d54759467f1e0c01a38673"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN0" ref="gb6f6a7d871d54759467f1e0c01a38673" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00814">814</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe2a84e58f2ece064455df1da505a869"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN1" ref="gbe2a84e58f2ece064455df1da505a869" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00828">828</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3367ef8a287e62d6ec0d701a86b95e87"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN10" ref="g3367ef8a287e62d6ec0d701a86b95e87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN10&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN10 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00841">841</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g10ebbc69abadd60e34bea810dfd1a0e4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN11" ref="g10ebbc69abadd60e34bea810dfd1a0e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN11&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN11 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00851">851</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c5b619600de181781c6a2f893b47e34"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN12" ref="g1c5b619600de181781c6a2f893b47e34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN12&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN12 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN12 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00856">856</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4bd15b44887f205d3e91c65c12eeab7"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN13" ref="gc4bd15b44887f205d3e91c65c12eeab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN13&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN13 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN13 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00862">862</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c12066d18f663c7c7f5dddf35e112e1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN14" ref="g1c12066d18f663c7c7f5dddf35e112e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN14&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN14 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN14 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00867">867</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ad47b6e1d0def5858d962b19975432a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN15" ref="g7ad47b6e1d0def5858d962b19975432a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN15&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN15 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN15 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00870">870</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd00494ce69289141b10e3fc7fe3fe80c"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN2" ref="gd00494ce69289141b10e3fc7fe3fe80c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00840">840</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a4203b58cca23222507f906d9739874"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN3" ref="g3a4203b58cca23222507f906d9739874" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN3&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00850">850</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g63c695f10b4f4fb227b8e856b20ac7e4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN4" ref="g63c695f10b4f4fb227b8e856b20ac7e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN4&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN4 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00855">855</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f91ed1413c6360b29ad6ea7a7096a54"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN5" ref="g6f91ed1413c6360b29ad6ea7a7096a54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN5&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN5 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00861">861</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f1505d7b6d54d1016f51e83ffbf7eb0"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN6" ref="g9f1505d7b6d54d1016f51e83ffbf7eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN6&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00866">866</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g41ed065e6745f25521f60466dbb95d55"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN7" ref="g41ed065e6745f25521f60466dbb95d55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN7&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN7 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00869">869</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ae8335ac21ca1108f7815acdbb40763"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN8" ref="g4ae8335ac21ca1108f7815acdbb40763" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN8&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN8 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00815">815</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gca7c21155f7362490bfd8f5179d65756"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_GPIOPIN9" ref="gca7c21155f7362490bfd8f5179d65756" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_GPIOPIN9&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_GPIOPIN9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOPIN9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00829">829</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbe9a18d73b9fe974ce7629d82bbbe12"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_LETIMER0CH0" ref="gfbe9a18d73b9fe974ce7629d82bbbe12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LETIMER0CH0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LETIMER0CH0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LETIMER0CH0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00816">816</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gec3c3fd79a616885c6f974bfb91abf35"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_LETIMER0CH1" ref="gec3c3fd79a616885c6f974bfb91abf35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_LETIMER0CH1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_LETIMER0CH1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LETIMER0CH1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00830">830</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g746c281c5b4ef2fa77c161b68d6302be"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PCNT0DIR" ref="g746c281c5b4ef2fa77c161b68d6302be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PCNT0DIR&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PCNT0DIR &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PCNT0DIR for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00842">842</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2fc1c0996c7f665559648974e897a924"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PCNT0TCC" ref="g2fc1c0996c7f665559648974e897a924" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PCNT0TCC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PCNT0TCC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PCNT0TCC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00817">817</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e139453ede7d8be7d5d7f04dbe7e7d4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PCNT0UFOF" ref="g0e139453ede7d8be7d5d7f04dbe7e7d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PCNT0UFOF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PCNT0UFOF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PCNT0UFOF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00831">831</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1bfb50f509820aff8e15e0366c67000"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH0" ref="gd1bfb50f509820aff8e15e0366c67000" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00806">806</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6ae11f31256ab53d838af9e817f59e6"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH1" ref="gc6ae11f31256ab53d838af9e817f59e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00820">820</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g542cc59ce0f950f53529db3acf3636e6"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH10" ref="g542cc59ce0f950f53529db3acf3636e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH10&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH10 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH10 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00834">834</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g163bacd6f88cbb965c44e881baa71498"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH11" ref="g163bacd6f88cbb965c44e881baa71498" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH11&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH11 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH11 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00844">844</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g787636c69767d016d576c2be747f1584"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH2" ref="g787636c69767d016d576c2be747f1584" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00833">833</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3480870f36780d81ab424c7f27c6b1ae"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH3" ref="g3480870f36780d81ab424c7f27c6b1ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00843">843</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf03fd362bc49fbceca7f0aa68ba7f18"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH4" ref="gbf03fd362bc49fbceca7f0aa68ba7f18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH4 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00852">852</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g28f6790458026618d7f1cce3194dd05f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH5" ref="g28f6790458026618d7f1cce3194dd05f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH5 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00857">857</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g03fabcd1c73522d9fd061c78e78d82d8"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH6" ref="g03fabcd1c73522d9fd061c78e78d82d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00863">863</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g706b2558651a30645cea02ea689360c4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH7" ref="g706b2558651a30645cea02ea689360c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH7 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00868">868</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g36625e6c71e2e663965505d21a0cd5dc"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH8" ref="g36625e6c71e2e663965505d21a0cd5dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH8&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH8 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH8 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00807">807</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb68302365ff556bbe3af7bdc8fa3566a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_PRSCH9" ref="gb68302365ff556bbe3af7bdc8fa3566a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_PRSCH9&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_PRSCH9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH9 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00821">821</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6b2b8294fe747a5011ed646b5997015"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_RTCCCCV0" ref="gc6b2b8294fe747a5011ed646b5997015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCCCCV0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCCCV0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCCCCV0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00827">827</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1170f28ed9a5b622641ad3cdc97f84b8"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_RTCCCCV1" ref="g1170f28ed9a5b622641ad3cdc97f84b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCCCCV1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCCCV1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCCCCV1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00839">839</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e043cb9d11ff58675ecc1ba552f0f1e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_RTCCCCV2" ref="g4e043cb9d11ff58675ecc1ba552f0f1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_RTCCCCV2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_RTCCCCV2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCCCCV2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00849">849</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b693798cc1c8a7021363f0effcd01ca"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_TIMER0CC0" ref="g4b693798cc1c8a7021363f0effcd01ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00837">837</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f42a9a994ad3ca7f824701c8667082f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_TIMER0CC1" ref="g7f42a9a994ad3ca7f824701c8667082f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00847">847</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d25dd53bfb9b16fc587b030638b735d"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_TIMER0CC2" ref="g3d25dd53bfb9b16fc587b030638b735d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0CC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00853">853</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe6b925ab91893d157b089831fbfc4f5"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_TIMER0OF" ref="gbe6b925ab91893d157b089831fbfc4f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0OF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0OF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00825">825</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc00a17f59ef3f6d91d2cd82eee43fa9e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_TIMER0UF" ref="gc00a17f59ef3f6d91d2cd82eee43fa9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER0UF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER0UF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00812">812</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g46c95072a414f26fefc78bfe1d6066f5"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_TIMER1CC0" ref="g46c95072a414f26fefc78bfe1d6066f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00838">838</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga87f446fa919df5e8f398c13ae31500c"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_TIMER1CC1" ref="ga87f446fa919df5e8f398c13ae31500c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00848">848</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g741779e211e24525b289c10710bc30eb"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_TIMER1CC2" ref="g741779e211e24525b289c10710bc30eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC2&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC2 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00854">854</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g68734e58f2ba3f608647e7b9ba2e5e75"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_TIMER1CC3" ref="g68734e58f2ba3f608647e7b9ba2e5e75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1CC3&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1CC3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1CC3 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00860">860</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc635883215a112e39e624392fc21fd78"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_TIMER1OF" ref="gc635883215a112e39e624392fc21fd78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1OF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1OF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1OF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00826">826</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g76697c35948199a2b5723766f30a7ff4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_TIMER1UF" ref="g76697c35948199a2b5723766f30a7ff4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_TIMER1UF&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_TIMER1UF &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1UF for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00813">813</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6dc529dbe458c159ce8ed7bd9bd8617e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_USART0CS" ref="g6dc529dbe458c159ce8ed7bd9bd8617e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0CS&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0CS &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0CS for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00864">864</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g706768d82157b4a00bb1c16028162a86"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_USART0IRTX" ref="g706768d82157b4a00bb1c16028162a86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0IRTX&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0IRTX &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0IRTX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00811">811</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc92ab004c3c61e14e81d58c709e0123f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_USART0RTS" ref="gc92ab004c3c61e14e81d58c709e0123f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0RTS&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0RTS &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0RTS for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00845">845</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3bee3d42cfb03b19b6fc29bab5697700"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_USART0RXDATAV" ref="g3bee3d42cfb03b19b6fc29bab5697700" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0RXDATAV&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00835">835</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g90c7dbc164e224bbef27fef80321b5f4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_USART0TX" ref="g90c7dbc164e224bbef27fef80321b5f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0TX&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0TX &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0TX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00858">858</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf580f500e6efca674447735401ff4aec"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_USART0TXC" ref="gf580f500e6efca674447735401ff4aec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART0TXC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART0TXC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00823">823</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g420575335309b54724124aa6348f8fd8"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_USART1CS" ref="g420575335309b54724124aa6348f8fd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART1CS&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1CS &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1CS for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00865">865</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g05a251c3105350fdb67acdce5f7bc300"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_USART1RTS" ref="g05a251c3105350fdb67acdce5f7bc300" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART1RTS&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1RTS &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1RTS for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00846">846</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9e52ef2ab07b5a42867fa7ee668fbaea"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_USART1RXDATAV" ref="g9e52ef2ab07b5a42867fa7ee668fbaea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART1RXDATAV&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1RXDATAV &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1RXDATAV for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00836">836</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g25a042db7d44d23058a3b77061d4d7cf"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_USART1TX" ref="g25a042db7d44d23058a3b77061d4d7cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART1TX&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1TX &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1TX for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00859">859</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g45ac7f5fe630e31d0dedd618997e0ba5"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SIGSEL_USART1TXC" ref="g45ac7f5fe630e31d0dedd618997e0ba5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SIGSEL_USART1TXC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SIGSEL_USART1TXC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1TXC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00824">824</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g05455e41a92fc3aff80164a56d2bd718"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_ACMP0" ref="g05455e41a92fc3aff80164a56d2bd718" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ACMP0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00893">893</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7c84d084b897a2c360a6a4d2e89ec508"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_ACMP1" ref="g7c84d084b897a2c360a6a4d2e89ec508" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ACMP1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ACMP1 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ACMP1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00894">894</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gda44d0d2ddc16c700c921a6ee21e1848"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_ADC0" ref="gda44d0d2ddc16c700c921a6ee21e1848" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_ADC0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_ADC0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00895">895</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g29ab9677c201731a4c41582e65bb4bbe"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_CMU" ref="g29ab9677c201731a4c41582e65bb4bbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_CMU&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_CMU &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CMU for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00906">906</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g398bd6a86fbc88937926e6373bf08a10"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_CRYOTIMER" ref="g398bd6a86fbc88937926e6373bf08a10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_CRYOTIMER&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_CRYOTIMER &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CRYOTIMER for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00905">905</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0044f19dcfb01574337fd4e05147270e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_GPIOH" ref="g0044f19dcfb01574337fd4e05147270e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_GPIOH&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOH &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00902">902</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd9935e476e6fc2f0eae913cdda1506c9"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_GPIOL" ref="gd9935e476e6fc2f0eae913cdda1506c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_GPIOL&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_GPIOL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode GPIOL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00901">901</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe7a5daff8b2db424b6b805bba97996f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_LETIMER0" ref="gfe7a5daff8b2db424b6b805bba97996f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_LETIMER0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_LETIMER0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LETIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00903">903</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4257b6773dc3ee4b6e6ee7ffbe442a6"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_NONE" ref="gf4257b6773dc3ee4b6e6ee7ffbe442a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_NONE&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_NONE &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NONE for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00890">890</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2e55761a472731a511daa0a30a0dea3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_PCNT0" ref="gd2e55761a472731a511daa0a30a0dea3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_PCNT0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_PCNT0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PCNT0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00904">904</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9fd9006de11393e2725d84bd458a02a4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_PRSH" ref="g9fd9006de11393e2725d84bd458a02a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_PRSH&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_PRSH &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSH for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00892">892</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g512e1a474ad3881f3f3d4be6da225649"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_PRSL" ref="g512e1a474ad3881f3f3d4be6da225649" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_PRSL&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_PRSL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSL for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00891">891</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b9187f6cb27d8917245b45a7171027f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_RTCC" ref="g8b9187f6cb27d8917245b45a7171027f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_RTCC&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_RTCC &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RTCC for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00900">900</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g946819b2e4a99179651f73fe66970720"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_TIMER0" ref="g946819b2e4a99179651f73fe66970720" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00898">898</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc18dfc8f91faff990d0ab4c595486683"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_TIMER1" ref="gc18dfc8f91faff990d0ab4c595486683" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_TIMER1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_TIMER1 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode TIMER1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00899">899</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g28e4b5835165a55fe73e34f31b36b585"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_USART0" ref="g28e4b5835165a55fe73e34f31b36b585" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USART0&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART0 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00896">896</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g346f1839f8e8941f5cd5ec6dba8bfb76"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_SOURCESEL_USART1" ref="g346f1839f8e8941f5cd5ec6dba8bfb76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_SOURCESEL_USART1&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_SOURCESEL_USART1 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode USART1 for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00897">897</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc0ee5967f2e8b0188de1073dc962b45"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_STRETCH" ref="gcc0ee5967f2e8b0188de1073dc962b45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_STRETCH&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 25)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stretch Channel Output 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00919">919</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g533629904a3bd272a92f75a1837d1163"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CH_CTRL_STRETCH_DEFAULT" ref="g533629904a3bd272a92f75a1837d1163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CH_CTRL_STRETCH_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CH_CTRL_STRETCH_DEFAULT &lt;&lt; 25)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CH_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00923">923</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="geb4b6eec6f529067a08b0d96c6b201b1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRS" ref="geb4b6eec6f529067a08b0d96c6b201b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set Event on PRS 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00574">574</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf64fb2273352bcfdaa3764b29d52495"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRS_DEFAULT" ref="gaf64fb2273352bcfdaa3764b29d52495" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRS_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRS_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00578">578</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6779742798d6e7ce54770f02a05781c0"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_DEFAULT" ref="g6779742798d6e7ce54770f02a05781c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00594">594</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4d5a28cf16ab00472355e1c26789489"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH0" ref="ge4d5a28cf16ab00472355e1c26789489" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH0 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00595">595</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gffc6dfe2bbe271d64883027b04f5ebfb"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH1" ref="gffc6dfe2bbe271d64883027b04f5ebfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH1 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00596">596</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0991df82e36e5c2da67953b2f1b896a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH10" ref="ga0991df82e36e5c2da67953b2f1b896a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH10 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH10 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00605">605</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge5d31a1617d98ddc70f6552f496a7de0"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH11" ref="ge5d31a1617d98ddc70f6552f496a7de0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH11 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH11 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00606">606</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7736b3fe7dc05bf6fabc9b8a40d5fe58"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH2" ref="g7736b3fe7dc05bf6fabc9b8a40d5fe58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH2 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00597">597</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e6d96b94627c6c15c3a4ac9601fb2d9"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH3" ref="g7e6d96b94627c6c15c3a4ac9601fb2d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH3 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00598">598</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb44aa0b8ebc3df15fbe640c9553de057"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH4" ref="gb44aa0b8ebc3df15fbe640c9553de057" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH4 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00599">599</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd59a0b07e1c0c62933869c07787f6a4e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH5" ref="gd59a0b07e1c0c62933869c07787f6a4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH5 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00600">600</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6ce9ff0062149e5c1fecdedb0cf833f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH6" ref="gd6ce9ff0062149e5c1fecdedb0cf833f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH6 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00601">601</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d8dcf4ed55f49f388955636507bb837"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH7" ref="g2d8dcf4ed55f49f388955636507bb837" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH7 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00602">602</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d4a3d3a8edfe1228a0097defaa97136"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH8" ref="g5d4a3d3a8edfe1228a0097defaa97136" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH8 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH8 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00603">603</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g10f62dd984bf92ce4dafd9489a71bf00"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_CTRL_SEVONPRSSEL_PRSCH9" ref="g10f62dd984bf92ce4dafd9489a71bf00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_CTRL_SEVONPRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;(_PRS_CTRL_SEVONPRSSEL_PRSCH9 &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH9 for PRS_CTRL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00604">604</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g917f997b6f2042b2ffe0bd91d7aaab02"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_DEFAULT" ref="g917f997b6f2042b2ffe0bd91d7aaab02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00626">626</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g924798e173c14adbf908093c182f0419"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH0" ref="g924798e173c14adbf908093c182f0419" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH0 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00627">627</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f7cd3e70943a400cc8e248b7b601d14"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH1" ref="g0f7cd3e70943a400cc8e248b7b601d14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH1 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00628">628</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4ed504634487bd5bb17e6a0274f0e71"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH10" ref="ge4ed504634487bd5bb17e6a0274f0e71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH10 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH10 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00637">637</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4fee442f44d264319703240fb5c53338"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH11" ref="g4fee442f44d264319703240fb5c53338" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH11 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH11 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00638">638</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g59032260b9c3685a032f0243f266ca2a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH2" ref="g59032260b9c3685a032f0243f266ca2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH2 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00629">629</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b129c09c3069c38ac9a44961546adcf"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH3" ref="g0b129c09c3069c38ac9a44961546adcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH3 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00630">630</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfde630c486413d76fada4d2782f77ad1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH4" ref="gfde630c486413d76fada4d2782f77ad1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH4 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00631">631</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8992c22b76be4464a4d7315a838d0a93"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH5" ref="g8992c22b76be4464a4d7315a838d0a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH5 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00632">632</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g79f2bfc5ea3b5ced9c60b1b79f889f04"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH6" ref="g79f2bfc5ea3b5ced9c60b1b79f889f04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH6 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00633">633</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g02d2fc74296ad39497486a71083a1c55"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH7" ref="g02d2fc74296ad39497486a71083a1c55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH7 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00634">634</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaed3177113d9b5301f5d3483f631a27b"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH8" ref="gaed3177113d9b5301f5d3483f631a27b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH8 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH8 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00635">635</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g01bd98df272a34f41ed93e400c230138"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ0_PRSSEL_PRSCH9" ref="g01bd98df272a34f41ed93e400c230138" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ0_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ0_PRSSEL_PRSCH9 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH9 for PRS_DMAREQ0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00636">636</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c4d7f6278ef10b8efe43c76766cd27d"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_DEFAULT" ref="g9c4d7f6278ef10b8efe43c76766cd27d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00658">658</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gff418db7b9e6cde6eac2a9625484a79e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH0" ref="gff418db7b9e6cde6eac2a9625484a79e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH0 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00659">659</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f39be46b67e932809444a82d1967d5a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH1" ref="g0f39be46b67e932809444a82d1967d5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH1 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00660">660</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb51d0f2bb6dcdbb437dc154d1b9ff1f8"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH10" ref="gb51d0f2bb6dcdbb437dc154d1b9ff1f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH10 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH10 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00669">669</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g67df6b088cf1e54e77dc75b768622f6e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH11" ref="g67df6b088cf1e54e77dc75b768622f6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH11 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH11 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00670">670</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6619df4c02cb1415b0e0a08fbc5e572f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH2" ref="g6619df4c02cb1415b0e0a08fbc5e572f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH2 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00661">661</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e90b89ccc92db5a948f1d73407f81a0"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH3" ref="g8e90b89ccc92db5a948f1d73407f81a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH3 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00662">662</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g444d10f3c8cb264761e9692d30d9af59"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH4" ref="g444d10f3c8cb264761e9692d30d9af59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH4 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00663">663</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb3d6fdd4af146d58006f499aa2fce260"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH5" ref="gb3d6fdd4af146d58006f499aa2fce260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH5 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00664">664</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g929ce5e1982a6ab445285aee2d478d0d"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH6" ref="g929ce5e1982a6ab445285aee2d478d0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH6 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00665">665</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e58db6568a7fedf125ccf3d178ad87f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH7" ref="g7e58db6568a7fedf125ccf3d178ad87f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH7 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00666">666</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga3d38ad22d85356f85beb8f53ffd2488"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH8" ref="ga3d38ad22d85356f85beb8f53ffd2488" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH8 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH8 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00667">667</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g903579b2159e3e79eedefe2a4a6e420c"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_DMAREQ1_PRSSEL_PRSCH9" ref="g903579b2159e3e79eedefe2a4a6e420c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_DMAREQ1_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;(_PRS_DMAREQ1_PRSSEL_PRSCH9 &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH9 for PRS_DMAREQ1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00668">668</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a9ace340ca4ae155a3d54d3919c30bc"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH0VAL" ref="g1a9ace340ca4ae155a3d54d3919c30bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH0VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00675">675</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g225575eb6433dd59d7b73c6f4d29dbc3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH0VAL_DEFAULT" ref="g225575eb6433dd59d7b73c6f4d29dbc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH0VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH0VAL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00679">679</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g07039a257a46fafe64fdcb5610a0c6ed"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH10VAL" ref="g07039a257a46fafe64fdcb5610a0c6ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH10VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00725">725</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g216fca709799127720169887a2e21511"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH10VAL_DEFAULT" ref="g216fca709799127720169887a2e21511" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH10VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH10VAL_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00729">729</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gab9cd3e56771615244db8fab1ed0a90e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH11VAL" ref="gab9cd3e56771615244db8fab1ed0a90e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH11VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00730">730</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1b0827ed71116b1333e07ac3c48f635"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH11VAL_DEFAULT" ref="ga1b0827ed71116b1333e07ac3c48f635" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH11VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH11VAL_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00734">734</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2fb33b5ef28e29fe14d8a621fa551396"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH1VAL" ref="g2fb33b5ef28e29fe14d8a621fa551396" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH1VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00680">680</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8da70a6c79e5faaba7523668ae3e174"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH1VAL_DEFAULT" ref="ge8da70a6c79e5faaba7523668ae3e174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH1VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH1VAL_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00684">684</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ca45b14a8ee2e69203fda0003325d25"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH2VAL" ref="g0ca45b14a8ee2e69203fda0003325d25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH2VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00685">685</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g57a78b5289f490e0e92670fdcc472cee"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH2VAL_DEFAULT" ref="g57a78b5289f490e0e92670fdcc472cee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH2VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH2VAL_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00689">689</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ae29497aab0fb76ba652de5ae767b4f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH3VAL" ref="g0ae29497aab0fb76ba652de5ae767b4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH3VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00690">690</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d78e51b7da1081a02b4b4cade07cafa"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH3VAL_DEFAULT" ref="g2d78e51b7da1081a02b4b4cade07cafa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH3VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH3VAL_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00694">694</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g67f66618be6bf2cb66d590d495c6835e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH4VAL" ref="g67f66618be6bf2cb66d590d495c6835e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH4VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00695">695</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g28ef583d57fed107a56a330ff22b7c42"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH4VAL_DEFAULT" ref="g28ef583d57fed107a56a330ff22b7c42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH4VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH4VAL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00699">699</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gde05bc453bd78a7d7f38877a4008a081"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH5VAL" ref="gde05bc453bd78a7d7f38877a4008a081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH5VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00700">700</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5826256fcb21440fd7dde2918ae5b6bd"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH5VAL_DEFAULT" ref="g5826256fcb21440fd7dde2918ae5b6bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH5VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH5VAL_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00704">704</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c3e90edcbc8f1fdd980dd7766639090"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH6VAL" ref="g3c3e90edcbc8f1fdd980dd7766639090" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH6VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00705">705</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb63a4cc02479cc4ae7bf3f3132557091"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH6VAL_DEFAULT" ref="gb63a4cc02479cc4ae7bf3f3132557091" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH6VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH6VAL_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00709">709</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9ee52d4a6d31f299d45acafef16cf6d"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH7VAL" ref="gb9ee52d4a6d31f299d45acafef16cf6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH7VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00710">710</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f6f5f0cbfeae0ddce22b8d2463ae9ac"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH7VAL_DEFAULT" ref="g1f6f5f0cbfeae0ddce22b8d2463ae9ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH7VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH7VAL_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00714">714</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g74127c6bbd89524d52b868382f0ff119"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH8VAL" ref="g74127c6bbd89524d52b868382f0ff119" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH8VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00715">715</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g91350bf59d0ec60d3079cc367c546c94"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH8VAL_DEFAULT" ref="g91350bf59d0ec60d3079cc367c546c94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH8VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH8VAL_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00719">719</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b99d11e0fd6c9348765ad3c3d2936ff"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH9VAL" ref="g3b99d11e0fd6c9348765ad3c3d2936ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH9VAL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Current Value 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00720">720</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcad54a75ebf8a54a39a68565bc1e6c23"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_PEEK_CH9VAL_DEFAULT" ref="gcad54a75ebf8a54a39a68565bc1e6c23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_PEEK_CH9VAL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_PEEK_CH9VAL_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_PEEK 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00724">724</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb615bda6fbac9229f419efddc2c036d1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_DEFAULT" ref="gb615bda6fbac9229f419efddc2c036d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00276">276</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b1a09d35dc656b4f2b03b558b76c785"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC0" ref="g8b1a09d35dc656b4f2b03b558b76c785" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00275">275</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8dede1d869afcdc400e7503e9d7af78"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC1" ref="gf8dede1d869afcdc400e7503e9d7af78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00277">277</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge172b5805f19ae3bd52aa832e6785e09"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC10" ref="ge172b5805f19ae3bd52aa832e6785e09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC10&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC10 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC10 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00286">286</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g06809e2f540a71cc9913dcf00867f098"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC11" ref="g06809e2f540a71cc9913dcf00867f098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC11&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC11 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC11 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00287">287</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g03f32e217d043ddbf5e6c06559bcd190"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC12" ref="g03f32e217d043ddbf5e6c06559bcd190" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC12&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC12 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC12 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00288">288</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g835633bcc14e5801d7d9fb944b466f7a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC13" ref="g835633bcc14e5801d7d9fb944b466f7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC13&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC13 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC13 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00289">289</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g718bfc3b34cc37dadd836189e918662c"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC2" ref="g718bfc3b34cc37dadd836189e918662c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00278">278</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g47630d09c8101de43e5c8c93edb036ed"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC3" ref="g47630d09c8101de43e5c8c93edb036ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00279">279</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g35d2ad6c8bfb5c7ba70aea90d626e627"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC4" ref="g35d2ad6c8bfb5c7ba70aea90d626e627" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC4 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00280">280</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7f46fdb6969b0ca4d2444777c2bb951"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC5" ref="gf7f46fdb6969b0ca4d2444777c2bb951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC5 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00281">281</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2767001d9b96ccc47760ce6a31074a1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC6" ref="gd2767001d9b96ccc47760ce6a31074a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC6&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC6 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00282">282</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g92b4655d7b8e50e336ddcca3b7622284"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC7" ref="g92b4655d7b8e50e336ddcca3b7622284" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC7&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC7 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC7 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00283">283</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b7049a28d9e66b0ab95aecefd4bb57d"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC8" ref="g3b7049a28d9e66b0ab95aecefd4bb57d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC8&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC8 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC8 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00284">284</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1e136581961840512892ebbd807b285"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH0LOC_LOC9" ref="ga1e136581961840512892ebbd807b285" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH0LOC_LOC9&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH0LOC_LOC9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC9 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00285">285</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8dba7818a4067600182bc5dc2f837ffd"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH1LOC_DEFAULT" ref="g8dba7818a4067600182bc5dc2f837ffd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH1LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00302">302</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa6c957f42aec3a681a38a71acd29471"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH1LOC_LOC0" ref="gaa6c957f42aec3a681a38a71acd29471" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH1LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00301">301</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0d93beffca3dcf3a976a7df76d3cdb7"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH1LOC_LOC1" ref="gb0d93beffca3dcf3a976a7df76d3cdb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH1LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC1 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00303">303</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g347c0ac38dc4c03ac390facc5deaad8a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH1LOC_LOC2" ref="g347c0ac38dc4c03ac390facc5deaad8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH1LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC2 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00304">304</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb33869d042d5164cda576f46842950e2"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH1LOC_LOC3" ref="gb33869d042d5164cda576f46842950e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH1LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC3 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00305">305</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa76346d70e620b8386cdb05a69b124f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH1LOC_LOC4" ref="gaa76346d70e620b8386cdb05a69b124f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH1LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC4 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00306">306</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb4d34308fc9043d6f4aefa173d4e4af4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH1LOC_LOC5" ref="gb4d34308fc9043d6f4aefa173d4e4af4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH1LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC5 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00307">307</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbdb2a66cc797a37815715317607105f1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH1LOC_LOC6" ref="gbdb2a66cc797a37815715317607105f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH1LOC_LOC6&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC6 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC6 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00308">308</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga02d9f81eee7916099b6957be1261729"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH1LOC_LOC7" ref="ga02d9f81eee7916099b6957be1261729" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH1LOC_LOC7&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH1LOC_LOC7 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC7 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00309">309</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e8c713144f5a87ac0c85de45f756329"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH2LOC_DEFAULT" ref="g6e8c713144f5a87ac0c85de45f756329" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH2LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00322">322</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8243829b5a41bc8aaa22edde3ccb7764"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH2LOC_LOC0" ref="g8243829b5a41bc8aaa22edde3ccb7764" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH2LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00321">321</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g58070743c3f5ab6c00a6dd3509b20f85"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH2LOC_LOC1" ref="g58070743c3f5ab6c00a6dd3509b20f85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH2LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00323">323</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3af15d4c90292e09757f039d2c2b043a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH2LOC_LOC2" ref="g3af15d4c90292e09757f039d2c2b043a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH2LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC2 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00324">324</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gee35d51d3c34b88c230dcf85ec896a03"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH2LOC_LOC3" ref="gee35d51d3c34b88c230dcf85ec896a03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH2LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC3 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00325">325</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g49aef1df0d900c0853d24cb89722c69f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH2LOC_LOC4" ref="g49aef1df0d900c0853d24cb89722c69f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH2LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC4 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00326">326</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gad643d12b1ee432044cb0c47461d9fc3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH2LOC_LOC5" ref="gad643d12b1ee432044cb0c47461d9fc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH2LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC5 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00327">327</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ab2bc521e34fa2d2d85b3f22c506aca"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH2LOC_LOC6" ref="g6ab2bc521e34fa2d2d85b3f22c506aca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH2LOC_LOC6&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC6 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC6 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00328">328</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g85fa1291545521ccb23587a9457d1c12"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH2LOC_LOC7" ref="g85fa1291545521ccb23587a9457d1c12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH2LOC_LOC7&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH2LOC_LOC7 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC7 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00329">329</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e4d126ba9c080b5046da4af91f8228c"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_DEFAULT" ref="g1e4d126ba9c080b5046da4af91f8228c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00349">349</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g52358d1bd5e58f3ef3a7ab44306f8984"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC0" ref="g52358d1bd5e58f3ef3a7ab44306f8984" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC0 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00348">348</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9020e5b596fd9b8dccf7089dd5117424"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC1" ref="g9020e5b596fd9b8dccf7089dd5117424" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC1 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00350">350</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge14a987b4328842873633d8330480342"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC10" ref="ge14a987b4328842873633d8330480342" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC10&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC10 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC10 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00359">359</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb866d85cdb657fc063ba451bce2c1401"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC11" ref="gb866d85cdb657fc063ba451bce2c1401" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC11&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC11 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC11 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00360">360</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3641c743fad3eeb4f02787677f00faeb"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC12" ref="g3641c743fad3eeb4f02787677f00faeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC12&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC12 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC12 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00361">361</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g72a2458baca52ed537a2ed44c64df8d3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC13" ref="g72a2458baca52ed537a2ed44c64df8d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC13&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC13 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC13 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00362">362</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g153873eecf442a7feb2e7ad281e18c53"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC14" ref="g153873eecf442a7feb2e7ad281e18c53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC14&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC14 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC14 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00363">363</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9452a76cec548734181c7b45d1d0c9e5"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC2" ref="g9452a76cec548734181c7b45d1d0c9e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC2 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00351">351</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g206eec6221f1c2e7a323a5ec27d086ef"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC3" ref="g206eec6221f1c2e7a323a5ec27d086ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC3 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00352">352</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa0c2cf15141434be9ed3a2f951bdb6a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC4" ref="gaa0c2cf15141434be9ed3a2f951bdb6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC4 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00353">353</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g56b97c1f8f33259385ecab24e7371b82"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC5" ref="g56b97c1f8f33259385ecab24e7371b82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC5 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00354">354</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7dee5e9aa3ecd5a49e64753ad15766b7"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC6" ref="g7dee5e9aa3ecd5a49e64753ad15766b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC6&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC6 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC6 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00355">355</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c2cd92794b401c2ca95b39f6cefd1f4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC7" ref="g8c2cd92794b401c2ca95b39f6cefd1f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC7&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC7 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC7 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00356">356</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3e156f7bf21486eae13c3520250bc2a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC8" ref="gd3e156f7bf21486eae13c3520250bc2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC8&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC8 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC8 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00357">357</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g14ed0c9f309b4368446a312685d666bc"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC0_CH3LOC_LOC9" ref="g14ed0c9f309b4368446a312685d666bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC0_CH3LOC_LOC9&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC0_CH3LOC_LOC9 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC9 for PRS_ROUTELOC0 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00358">358</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g516f95c803d478afb8f612d23b9db00f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH4LOC_DEFAULT" ref="g516f95c803d478afb8f612d23b9db00f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH4LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00379">379</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c982226fe18c52a23948aa803e2ee51"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH4LOC_LOC0" ref="g3c982226fe18c52a23948aa803e2ee51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH4LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00378">378</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f94d9d25db4b2eef61896500b3e497e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH4LOC_LOC1" ref="g5f94d9d25db4b2eef61896500b3e497e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH4LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00380">380</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c6e204c69094bd63b7131b052ca847e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH4LOC_LOC2" ref="g2c6e204c69094bd63b7131b052ca847e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH4LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00381">381</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ff010d920a0bd5404e950a5cb186c32"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH4LOC_LOC3" ref="g7ff010d920a0bd5404e950a5cb186c32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH4LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00382">382</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge49790795a83537fd5011d66e2acbeab"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH4LOC_LOC4" ref="ge49790795a83537fd5011d66e2acbeab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH4LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC4 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00383">383</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f3ce3daf3db7f18ebeb28c5d9754097"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH4LOC_LOC5" ref="g7f3ce3daf3db7f18ebeb28c5d9754097" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH4LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC5 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00384">384</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e341b7438f708ae815596ce98681b90"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH4LOC_LOC6" ref="g1e341b7438f708ae815596ce98681b90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH4LOC_LOC6&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH4LOC_LOC6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC6 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00385">385</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g84be24aa8d55af1e91083bca9913bf1a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH5LOC_DEFAULT" ref="g84be24aa8d55af1e91083bca9913bf1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH5LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00397">397</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e17aecbf75f93c4c48d71a94227ade3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH5LOC_LOC0" ref="g8e17aecbf75f93c4c48d71a94227ade3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH5LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00396">396</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd4061e3f68112e89d43b366de264a8f8"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH5LOC_LOC1" ref="gd4061e3f68112e89d43b366de264a8f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH5LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC1 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00398">398</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga383d6ec37aa03ae20dc1b4f55203d02"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH5LOC_LOC2" ref="ga383d6ec37aa03ae20dc1b4f55203d02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH5LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC2 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00399">399</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f17d61f6b85b17c3366c7ef54aa3027"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH5LOC_LOC3" ref="g2f17d61f6b85b17c3366c7ef54aa3027" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH5LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC3 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00400">400</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6cc4d36dca535f2b913dbeba53073c16"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH5LOC_LOC4" ref="g6cc4d36dca535f2b913dbeba53073c16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH5LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC4 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00401">401</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d7d2527b8ead4e8868dca069cda3300"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH5LOC_LOC5" ref="g3d7d2527b8ead4e8868dca069cda3300" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH5LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC5 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00402">402</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g06ee008d69d063dbd33903942faae49e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH5LOC_LOC6" ref="g06ee008d69d063dbd33903942faae49e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH5LOC_LOC6&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH5LOC_LOC6 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC6 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00403">403</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ce93837b9323b63e99ba53dd234d910"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_DEFAULT" ref="g1ce93837b9323b63e99ba53dd234d910" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00426">426</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5dd607a0149dc586155a1af89a6cae88"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC0" ref="g5dd607a0149dc586155a1af89a6cae88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00425">425</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd89ef8d79201d959bb37d0fac921323e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC1" ref="gd89ef8d79201d959bb37d0fac921323e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00427">427</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g116235216e5b469d2102dfef352a335b"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC10" ref="g116235216e5b469d2102dfef352a335b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC10&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC10 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC10 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00436">436</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g65eb8b01a3a94d4c12cd55da2f1d1f40"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC11" ref="g65eb8b01a3a94d4c12cd55da2f1d1f40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC11&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC11 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC11 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00437">437</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f03d316c1d67b137e5a00842f572682"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC12" ref="g2f03d316c1d67b137e5a00842f572682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC12&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC12 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC12 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00438">438</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e1e78cde1340780124ea6436b784df2"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC13" ref="g3e1e78cde1340780124ea6436b784df2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC13&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC13 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC13 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00439">439</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8c10e14bfb109766546787f8b49ad78"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC14" ref="gf8c10e14bfb109766546787f8b49ad78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC14&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC14 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC14 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00440">440</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3dff17837d5bb6e0c5e5088eb71858e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC15" ref="gc3dff17837d5bb6e0c5e5088eb71858e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC15&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC15 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC15 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00441">441</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c5cc6b841b85a7a0de6f3593105ab53"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC16" ref="g1c5cc6b841b85a7a0de6f3593105ab53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC16&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC16 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC16 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00442">442</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b8a11ebc75a3e204bc0637b2234d76e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC17" ref="g0b8a11ebc75a3e204bc0637b2234d76e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC17&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC17 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC17 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00443">443</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcbbdb8033933c0ac4d16550edf129ee1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC2" ref="gcbbdb8033933c0ac4d16550edf129ee1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC2 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00428">428</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2e5535688ae8095f0ab316b277db69f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC3" ref="gf2e5535688ae8095f0ab316b277db69f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC3 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00429">429</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf9bc276b2dc36cf974a7ed364329656"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC4" ref="gaf9bc276b2dc36cf974a7ed364329656" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC4 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00430">430</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g43fdf3ed3b907068f90039ddeb2fc1a9"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC5" ref="g43fdf3ed3b907068f90039ddeb2fc1a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC5 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00431">431</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gda4d02d95badc08dbf92b08a506e0a93"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC6" ref="gda4d02d95badc08dbf92b08a506e0a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC6&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC6 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC6 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00432">432</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e4a3fc42f592257b9420702238f8c36"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC7" ref="g8e4a3fc42f592257b9420702238f8c36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC7&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC7 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC7 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00433">433</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b9eea832fc74c91aa38a919374b83db"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC8" ref="g7b9eea832fc74c91aa38a919374b83db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC8&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC8 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC8 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00434">434</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ccd24ded7f6bf80228064d122de1728"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH6LOC_LOC9" ref="g1ccd24ded7f6bf80228064d122de1728" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH6LOC_LOC9&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH6LOC_LOC9 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC9 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00435">435</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g03fb42b60f810f01df5e4e2810aa50fe"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_DEFAULT" ref="g03fb42b60f810f01df5e4e2810aa50fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00459">459</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g037e457d7557a13b6671b034fb34e1c3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_LOC0" ref="g037e457d7557a13b6671b034fb34e1c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC0 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00458">458</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e42de41cb37be08f416a5a05955f0ee"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_LOC1" ref="g3e42de41cb37be08f416a5a05955f0ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC1 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00460">460</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g00aaf1fa6ee9dc296107a415c2638d6b"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_LOC10" ref="g00aaf1fa6ee9dc296107a415c2638d6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_LOC10&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC10 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC10 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00469">469</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3aa4c2291c40aa68dec6161fa94845d"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_LOC2" ref="gd3aa4c2291c40aa68dec6161fa94845d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC2 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00461">461</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ed5132ff5e6c82b523584a4fe5c819c"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_LOC3" ref="g4ed5132ff5e6c82b523584a4fe5c819c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC3 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00462">462</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gac5d538db416482033e57e4b360a316e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_LOC4" ref="gac5d538db416482033e57e4b360a316e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC4 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00463">463</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f118a1acc151c6e3c560163e90e8ec6"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_LOC5" ref="g7f118a1acc151c6e3c560163e90e8ec6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC5 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00464">464</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf3c8234e8ba08adcf12817c644618a3b"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_LOC6" ref="gf3c8234e8ba08adcf12817c644618a3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_LOC6&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC6 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC6 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00465">465</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0bf5113592284f99764dd5750b1525c1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_LOC7" ref="g0bf5113592284f99764dd5750b1525c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_LOC7&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC7 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC7 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00466">466</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3fbb1219567f913918d8efd27c48d925"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_LOC8" ref="g3fbb1219567f913918d8efd27c48d925" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_LOC8&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC8 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC8 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00467">467</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b86512bc515dcff2691a21f3c030231"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC1_CH7LOC_LOC9" ref="g1b86512bc515dcff2691a21f3c030231" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC1_CH7LOC_LOC9&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC1_CH7LOC_LOC9 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC9 for PRS_ROUTELOC1 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00468">468</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g48d67a322ce73fe11e48921580142457"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH10LOC_DEFAULT" ref="g48d67a322ce73fe11e48921580142457" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH10LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00548">548</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc86a78ab9f1327fb10acb80012d6cad4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH10LOC_LOC0" ref="gc86a78ab9f1327fb10acb80012d6cad4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH10LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC0 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00547">547</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1572df1b19822533b4e4896877c48ba"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH10LOC_LOC1" ref="ga1572df1b19822533b4e4896877c48ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH10LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC1 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00549">549</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga3492f41b45a6031c51bec36914fd7d5"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH10LOC_LOC2" ref="ga3492f41b45a6031c51bec36914fd7d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH10LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC2 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00550">550</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g60ae9e5c93d9de61012174499aaecaa7"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH10LOC_LOC3" ref="g60ae9e5c93d9de61012174499aaecaa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH10LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC3 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00551">551</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g999e769ca5e295b56594e1009f43ef50"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH10LOC_LOC4" ref="g999e769ca5e295b56594e1009f43ef50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH10LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC4 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00552">552</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g965a7cd55076db8f5b0be10f052d7fce"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH10LOC_LOC5" ref="g965a7cd55076db8f5b0be10f052d7fce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH10LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH10LOC_LOC5 &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00553">553</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2cfa41f357895d1efd97111e075d636b"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH11LOC_DEFAULT" ref="g2cfa41f357895d1efd97111e075d636b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH11LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00564">564</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9caf131e412f4ab7a90b2ed6294f6e42"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH11LOC_LOC0" ref="g9caf131e412f4ab7a90b2ed6294f6e42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH11LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC0 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00563">563</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge80b8ce5b75e67b51163fca1ae08f289"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH11LOC_LOC1" ref="ge80b8ce5b75e67b51163fca1ae08f289" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH11LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC1 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00565">565</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfded056a46e0f102cf5437ca4c61270a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH11LOC_LOC2" ref="gfded056a46e0f102cf5437ca4c61270a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH11LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC2 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00566">566</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c269ce7ce12b6509dc80a5c196afcb3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH11LOC_LOC3" ref="g3c269ce7ce12b6509dc80a5c196afcb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH11LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC3 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00567">567</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8815c000cab8651989d5bc437b61418"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH11LOC_LOC4" ref="gd8815c000cab8651989d5bc437b61418" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH11LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC4 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00568">568</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2f05b3a33df057a234b51ba1c82b806b"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH11LOC_LOC5" ref="g2f05b3a33df057a234b51ba1c82b806b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH11LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH11LOC_LOC5 &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00569">569</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1cd197f70ebb1c63acda97d45d69610"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_DEFAULT" ref="gf1cd197f70ebb1c63acda97d45d69610" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00489">489</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd692425bfbc6d35fafdf5b1cee2881b3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_LOC0" ref="gd692425bfbc6d35fafdf5b1cee2881b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC0 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00488">488</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf233a73eb762d7ec95f7fc3d47e84b3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_LOC1" ref="gdf233a73eb762d7ec95f7fc3d47e84b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC1 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00490">490</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g223df0d98e103815428fd8f745007f13"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_LOC10" ref="g223df0d98e103815428fd8f745007f13" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_LOC10&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC10 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC10 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00499">499</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ccf53552e86cd6c7b3ceb92c2003676"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_LOC2" ref="g1ccf53552e86cd6c7b3ceb92c2003676" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC2 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00491">491</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1e762306bd817dfda1c877f0f32e497"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_LOC3" ref="gd1e762306bd817dfda1c877f0f32e497" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC3 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00492">492</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g89f3f883dafee36cc3d99349931de49e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_LOC4" ref="g89f3f883dafee36cc3d99349931de49e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC4 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00493">493</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g69c8e107caba3f9d5f7bc502b06611f1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_LOC5" ref="g69c8e107caba3f9d5f7bc502b06611f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC5 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00494">494</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g43927e3f107103600c8b6d9a17eeb058"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_LOC6" ref="g43927e3f107103600c8b6d9a17eeb058" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_LOC6&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC6 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC6 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00495">495</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbef2911fdb813a0b40ec288898a28ba8"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_LOC7" ref="gbef2911fdb813a0b40ec288898a28ba8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_LOC7&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC7 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC7 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00496">496</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g75225bee0b232624929573a2776fd47c"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_LOC8" ref="g75225bee0b232624929573a2776fd47c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_LOC8&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC8 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC8 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00497">497</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g03ea904cfd471bc681573fd4ba697929"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH8LOC_LOC9" ref="g03ea904cfd471bc681573fd4ba697929" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH8LOC_LOC9&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH8LOC_LOC9 &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC9 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00498">498</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4676a47530fa57d282869eec8a334eee"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_DEFAULT" ref="g4676a47530fa57d282869eec8a334eee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00521">521</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g631ff9775cbe03d4e462ba0452fbe326"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC0" ref="g631ff9775cbe03d4e462ba0452fbe326" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC0&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC0 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC0 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00520">520</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd415370804f2c44c283e705c6c676d4e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC1" ref="gd415370804f2c44c283e705c6c676d4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC1&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC1 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC1 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00522">522</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g21c684e71a6759453ca97b782c31f4d6"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC10" ref="g21c684e71a6759453ca97b782c31f4d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC10&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC10 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC10 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00531">531</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf5e70dbe11944b8ef202786904560ab7"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC11" ref="gf5e70dbe11944b8ef202786904560ab7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC11&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC11 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC11 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00532">532</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gdeedba7bbcb3340b5913f4ebe7a88523"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC12" ref="gdeedba7bbcb3340b5913f4ebe7a88523" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC12&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC12 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC12 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00533">533</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e2d7da643ff59adb75a70ee8f97c9eb"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC13" ref="g3e2d7da643ff59adb75a70ee8f97c9eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC13&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC13 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC13 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00534">534</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gfcf6a0475f02b3393ed5911043ab6493"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC14" ref="gfcf6a0475f02b3393ed5911043ab6493" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC14&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC14 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC14 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00535">535</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g18cdd551fd49475c09dfb211314eb5b1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC15" ref="g18cdd551fd49475c09dfb211314eb5b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC15&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC15 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC15 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00536">536</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g193ada815791482b205ed931895d0894"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC16" ref="g193ada815791482b205ed931895d0894" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC16&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC16 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC16 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00537">537</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gea448e38f24780d561e63b0077bc9e35"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC2" ref="gea448e38f24780d561e63b0077bc9e35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC2&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC2 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC2 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00523">523</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a395eed9066d94cd2165d9e039d8014"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC3" ref="g5a395eed9066d94cd2165d9e039d8014" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC3&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC3 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC3 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00524">524</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1021f707f93aad88f9d975671de40309"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC4" ref="g1021f707f93aad88f9d975671de40309" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC4&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC4 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC4 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00525">525</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc11473602b0ba189ff671771ab8bdb1e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC5" ref="gc11473602b0ba189ff671771ab8bdb1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC5&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC5 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC5 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00526">526</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g588ef36b9efee1389a5c4815e9642a4f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC6" ref="g588ef36b9efee1389a5c4815e9642a4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC6&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC6 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC6 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00527">527</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge16b3ff8566ee6343a28325b5ecd9392"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC7" ref="ge16b3ff8566ee6343a28325b5ecd9392" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC7&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC7 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC7 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00528">528</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb7aa0e13e10b300c7ab96e0f46b380bb"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC8" ref="gb7aa0e13e10b300c7ab96e0f46b380bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC8&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC8 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC8 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00529">529</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g07c77cb36606974356f020b07b4b1e30"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTELOC2_CH9LOC_LOC9" ref="g07c77cb36606974356f020b07b4b1e30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTELOC2_CH9LOC_LOC9&nbsp;&nbsp;&nbsp;(_PRS_ROUTELOC2_CH9LOC_LOC9 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode LOC9 for PRS_ROUTELOC2 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00530">530</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga353770e519b639eb6a3a880d0b4722d"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH0PEN" ref="ga353770e519b639eb6a3a880d0b4722d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH0PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH0 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00194">194</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g70a80b833738713de183cb7f073a7938"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH0PEN_DEFAULT" ref="g70a80b833738713de183cb7f073a7938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH0PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH0PEN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00198">198</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g84925083bf5222f9bd4ee6bf8d03d2bf"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH10PEN" ref="g84925083bf5222f9bd4ee6bf8d03d2bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH10PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH10 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00244">244</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g28c20ce830df66203266a8c02b2a98c5"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH10PEN_DEFAULT" ref="g28c20ce830df66203266a8c02b2a98c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH10PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH10PEN_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00248">248</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0701a7667bc0bb3098cf927ae6e57606"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH11PEN" ref="g0701a7667bc0bb3098cf927ae6e57606" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH11PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH11 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00249">249</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gf1d61bdc73521a712ac851627da4da29"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH11PEN_DEFAULT" ref="gf1d61bdc73521a712ac851627da4da29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH11PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH11PEN_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00253">253</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gae266172241920c10368cd3feb2b1a07"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH1PEN" ref="gae266172241920c10368cd3feb2b1a07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH1PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH1 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00199">199</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g932fd62112c82606970d353304717322"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH1PEN_DEFAULT" ref="g932fd62112c82606970d353304717322" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH1PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH1PEN_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00203">203</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb40ff724ea98d73499b817a8f0309cc"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH2PEN" ref="gbb40ff724ea98d73499b817a8f0309cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH2PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH2 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00204">204</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge61d8d57626c152d28e1c4ed15ccca45"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH2PEN_DEFAULT" ref="ge61d8d57626c152d28e1c4ed15ccca45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH2PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH2PEN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00208">208</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g25d77f650cb5c7a806742ae03152b80b"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH3PEN" ref="g25d77f650cb5c7a806742ae03152b80b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH3PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH3 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00209">209</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gff3a0e9063ba0497db0eb93c6a524362"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH3PEN_DEFAULT" ref="gff3a0e9063ba0497db0eb93c6a524362" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH3PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH3PEN_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00213">213</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2307838650505afecac6bae666a1f1cb"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH4PEN" ref="g2307838650505afecac6bae666a1f1cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH4PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH4 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00214">214</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd84543ed51c6098356f7c873813b6cb7"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH4PEN_DEFAULT" ref="gd84543ed51c6098356f7c873813b6cb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH4PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH4PEN_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00218">218</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d91c94d7f2841fef369fe6380fd9cf6"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH5PEN" ref="g7d91c94d7f2841fef369fe6380fd9cf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH5PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH5 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00219">219</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3add214312c322df76e8b2f9fedb6065"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH5PEN_DEFAULT" ref="g3add214312c322df76e8b2f9fedb6065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH5PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH5PEN_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00223">223</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g07e7a838bc776f0ebebcd3466d507ee3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH6PEN" ref="g07e7a838bc776f0ebebcd3466d507ee3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH6PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH6 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00224">224</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f6a500e4cbf1d73c13dc0561c515fe1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH6PEN_DEFAULT" ref="g5f6a500e4cbf1d73c13dc0561c515fe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH6PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH6PEN_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00228">228</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga390c435a17c81479c868be9e7b59748"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH7PEN" ref="ga390c435a17c81479c868be9e7b59748" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH7PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH7 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00229">229</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge847222cf045d8cf801f68add78fd931"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH7PEN_DEFAULT" ref="ge847222cf045d8cf801f68add78fd931" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH7PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH7PEN_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00233">233</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g86e7070b2b3f518136f8f03d5b1f44c2"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH8PEN" ref="g86e7070b2b3f518136f8f03d5b1f44c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH8PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH8 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00234">234</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb5099b35ee29b04f46f4826746b2d080"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH8PEN_DEFAULT" ref="gb5099b35ee29b04f46f4826746b2d080" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH8PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH8PEN_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00238">238</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g704fb306f3048d637673b115b8cabcb8"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH9PEN" ref="g704fb306f3048d637673b115b8cabcb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH9PEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
CH9 Pin Enable 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00239">239</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ga749e8698f9342f569d746b8369b4dfc"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_ROUTEPEN_CH9PEN_DEFAULT" ref="ga749e8698f9342f569d746b8369b4dfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_ROUTEPEN_CH9PEN_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_ROUTEPEN_CH9PEN_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_ROUTEPEN 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00243">243</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g783f93f8907f806b06cdf20d4800e074"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH0LEVEL" ref="g783f93f8907f806b06cdf20d4800e074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH0LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00130">130</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g737949d3661a5f24fb60ce0f62759890"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH0LEVEL_DEFAULT" ref="g737949d3661a5f24fb60ce0f62759890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH0LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH0LEVEL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00134">134</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g66a67893550a0e8c5a8e44b9869dbabb"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH10LEVEL" ref="g66a67893550a0e8c5a8e44b9869dbabb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH10LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00180">180</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d49a9ecbd6f1d1032a16e9432f094fe"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH10LEVEL_DEFAULT" ref="g5d49a9ecbd6f1d1032a16e9432f094fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH10LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH10LEVEL_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00184">184</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc848d5f7a8920dc23af29c19736382e1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH11LEVEL" ref="gc848d5f7a8920dc23af29c19736382e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH11LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00185">185</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d41a409842ae9eaa88e85b886e80631"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH11LEVEL_DEFAULT" ref="g1d41a409842ae9eaa88e85b886e80631" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH11LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH11LEVEL_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00189">189</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ce5b99f05e49d947a868dc4d49f5a4e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH1LEVEL" ref="g1ce5b99f05e49d947a868dc4d49f5a4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH1LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00135">135</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8ce1e40ca36c543e77c0b283f262e09c"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH1LEVEL_DEFAULT" ref="g8ce1e40ca36c543e77c0b283f262e09c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH1LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH1LEVEL_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00139">139</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g96661a8a2065b449ec1eda025dfa27c0"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH2LEVEL" ref="g96661a8a2065b449ec1eda025dfa27c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH2LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00140">140</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb39ef1e79dd5c8a23adca1e36e074665"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH2LEVEL_DEFAULT" ref="gb39ef1e79dd5c8a23adca1e36e074665" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH2LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH2LEVEL_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00144">144</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7335db4897e7caeee27a9bd91e770a2a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH3LEVEL" ref="g7335db4897e7caeee27a9bd91e770a2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH3LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00145">145</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f153587e837f422b5e2f010cdf8c08e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH3LEVEL_DEFAULT" ref="g1f153587e837f422b5e2f010cdf8c08e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH3LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH3LEVEL_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00149">149</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c06a0b03a9e5932ca7217c6d0473100"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH4LEVEL" ref="g3c06a0b03a9e5932ca7217c6d0473100" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH4LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00150">150</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb657ca23b04708c904d5aa4cb6126ab4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH4LEVEL_DEFAULT" ref="gb657ca23b04708c904d5aa4cb6126ab4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH4LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH4LEVEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00154">154</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g7ddeb3dc42d98f99d6c20ac29cada48a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH5LEVEL" ref="g7ddeb3dc42d98f99d6c20ac29cada48a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH5LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00155">155</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gc55e246cb0cf623393a186a98f9dd0c2"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH5LEVEL_DEFAULT" ref="gc55e246cb0cf623393a186a98f9dd0c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH5LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH5LEVEL_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00159">159</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8187051a392e3f370207cb601f47aba8"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH6LEVEL" ref="g8187051a392e3f370207cb601f47aba8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH6LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00160">160</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b7f68e8faacc547f2e3762052d75bae"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH6LEVEL_DEFAULT" ref="g4b7f68e8faacc547f2e3762052d75bae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH6LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH6LEVEL_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00164">164</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf05d56765a4229befaef5922e69f7cc"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH7LEVEL" ref="gcf05d56765a4229befaef5922e69f7cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH7LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00165">165</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e048213c0fabb89c251c72ec15b82dc"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH7LEVEL_DEFAULT" ref="g6e048213c0fabb89c251c72ec15b82dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH7LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH7LEVEL_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00169">169</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f2190b97b1ce83f18a6b3414fc877c6"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH8LEVEL" ref="g0f2190b97b1ce83f18a6b3414fc877c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH8LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00170">170</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fe702ddafe72dd84665a525329233e4"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH8LEVEL_DEFAULT" ref="g5fe702ddafe72dd84665a525329233e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH8LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH8LEVEL_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00174">174</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gad052d41e895f5c12e4d037a748f23ef"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH9LEVEL" ref="gad052d41e895f5c12e4d037a748f23ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH9LEVEL&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Software Level 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00175">175</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g06342d59809b381a80878248ea170314"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWLEVEL_CH9LEVEL_DEFAULT" ref="g06342d59809b381a80878248ea170314" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWLEVEL_CH9LEVEL_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWLEVEL_CH9LEVEL_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWLEVEL 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00179">179</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g47e4c4568b630420def76b5f17c5604a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH0PULSE" ref="g47e4c4568b630420def76b5f17c5604a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH0PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00066">66</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g59c9abf38131dd8c97d7001bf50fadff"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH0PULSE_DEFAULT" ref="g59c9abf38131dd8c97d7001bf50fadff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH0PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH0PULSE_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00070">70</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="geb407a2b2522f27ff0bb27ef3b76add5"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH10PULSE" ref="geb407a2b2522f27ff0bb27ef3b76add5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH10PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 10 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00116">116</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g813bb386de1f0d1171e876168b062ce1"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH10PULSE_DEFAULT" ref="g813bb386de1f0d1171e876168b062ce1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH10PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH10PULSE_DEFAULT &lt;&lt; 10)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00120">120</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ed4caf472f0ee5c713ffa040071dd79"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH11PULSE" ref="g4ed4caf472f0ee5c713ffa040071dd79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH11PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 11 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00121">121</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g252a754edf62e7b0482552b4e733cf5c"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH11PULSE_DEFAULT" ref="g252a754edf62e7b0482552b4e733cf5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH11PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH11PULSE_DEFAULT &lt;&lt; 11)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00125">125</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gcb8ece77849aa64e0543fed5af7779c3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH1PULSE" ref="gcb8ece77849aa64e0543fed5af7779c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH1PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00071">71</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gd15e33a50b951b6b6b281f7c80b82d6f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH1PULSE_DEFAULT" ref="gd15e33a50b951b6b6b281f7c80b82d6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH1PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH1PULSE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00075">75</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g3cca3d9562632938beb49c44b0b77081"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH2PULSE" ref="g3cca3d9562632938beb49c44b0b77081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH2PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 2 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00076">76</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d81a08359239371922eb240b8ce2951"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH2PULSE_DEFAULT" ref="g0d81a08359239371922eb240b8ce2951" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH2PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH2PULSE_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00080">80</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g41a9bbbe23222308b559675c7081fd1a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH3PULSE" ref="g41a9bbbe23222308b559675c7081fd1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH3PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 3 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00081">81</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g146e72d0dd1c912f9bec9f22fd02f5ff"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH3PULSE_DEFAULT" ref="g146e72d0dd1c912f9bec9f22fd02f5ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH3PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH3PULSE_DEFAULT &lt;&lt; 3)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00085">85</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g2b92f7540f22606be0ce8a9a1249df9a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH4PULSE" ref="g2b92f7540f22606be0ce8a9a1249df9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH4PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 4 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00086">86</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g324fcd189c2692f4e0edc11147687d78"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH4PULSE_DEFAULT" ref="g324fcd189c2692f4e0edc11147687d78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH4PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH4PULSE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00090">90</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g8af1a96b003a812f907cf7379c295bd8"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH5PULSE" ref="g8af1a96b003a812f907cf7379c295bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH5PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 5 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00091">91</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b791a69eaff5dce5b38b6289cb3e328"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH5PULSE_DEFAULT" ref="g9b791a69eaff5dce5b38b6289cb3e328" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH5PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH5PULSE_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00095">95</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g66a317e3ab52a8a601ee98c66e5e206e"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH6PULSE" ref="g66a317e3ab52a8a601ee98c66e5e206e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH6PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 6 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00096">96</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb302495ea9f047914b2a2dd54510793f"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH6PULSE_DEFAULT" ref="gb302495ea9f047914b2a2dd54510793f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH6PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH6PULSE_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00100">100</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c2b61da7ac772efdac69b0f560c4352"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH7PULSE" ref="g0c2b61da7ac772efdac69b0f560c4352" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH7PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 7 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00101">101</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="ge3786f9adf9a989bd6819bd2030a6a3a"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH7PULSE_DEFAULT" ref="ge3786f9adf9a989bd6819bd2030a6a3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH7PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH7PULSE_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00105">105</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g6104c157400956e2ee17984eded576e3"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH8PULSE" ref="g6104c157400956e2ee17984eded576e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH8PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 8 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00106">106</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="gb656e64c2bcaa65a73681f26913de5f5"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH8PULSE_DEFAULT" ref="gb656e64c2bcaa65a73681f26913de5f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH8PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH8PULSE_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00110">110</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g0738021f3d9389efd033f018da57dd2d"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH9PULSE" ref="g0738021f3d9389efd033f018da57dd2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH9PULSE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 9 Pulse Generation 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00111">111</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<a class="anchor" name="g031ede66bd244ec574146d0074ac3492"></a><!-- doxytag: member="efm32pg1b_prs.h::PRS_SWPULSE_CH9PULSE_DEFAULT" ref="g031ede66bd244ec574146d0074ac3492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PRS_SWPULSE_CH9PULSE_DEFAULT&nbsp;&nbsp;&nbsp;(_PRS_SWPULSE_CH9PULSE_DEFAULT &lt;&lt; 9)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for PRS_SWPULSE 
<p>
Definition at line <a class="el" href="efm32pg1b__prs_8h-source.html#l00115">115</a> of file <a class="el" href="efm32pg1b__prs_8h-source.html">efm32pg1b_prs.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 11:30:48 2015</small> for Silicon Labs EFM32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
