`timescale 1ns / 1ps
module counter_updown_test();
reg clk,rst;
wire [3:0]q;
counter_updown c1(clk,q,rst);
initial
begin
clk = 1;
end
always #10 clk =~clk;
initial
begin
rst = 1'b1;
#10 rst = 1'b0;
#200;
end
endmodule
