// Seed: 2949668241
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input wire id_2,
    input uwire id_3,
    output uwire id_4,
    input tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    input uwire id_8,
    input uwire id_9,
    output wand id_10,
    input supply1 id_11,
    output supply1 id_12,
    input tri id_13,
    output uwire id_14
);
  wire id_16;
  wire id_17;
  initial begin : LABEL_0
    wait (~id_5);
  end
  xor primCall (id_0, id_11, id_16, id_17, id_6, id_9, id_5, id_7, id_3, id_2, id_1);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16
  );
endmodule
