# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 583460772 # Weave simulation time
 time: # Simulator time breakdown
  init: 14083833174199
  bound: 13457643324
  weave: 729173739
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8416 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 84160925 # Simulated unhalted cycles
   cCycles: 9949885 # Cycles due to contention stalls
   instrs: 100002525 # Simulated instructions
   uops: 132216743 # Retired micro-ops
   bbls: 1457976 # Basic blocks
   approxInstrs: 967575 # Instrs with approx uop decoding
   mispredBranches: 1045 # Mispredicted branches
   condBranches: 120265 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 6773571 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 4032821 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 755 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 512 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 85160 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 37139083 # Filtered GETS hits
   fhGETX: 9740388 # Filtered GETX hits
   hGETS: 5063318 # GETS hits
   hGETX: 1468230 # GETX hits
   mGETS: 617991 # GETS misses
   mGETXIM: 139997 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 221 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 62980058 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 251973 # GETS hits
   hGETX: 3 # GETX hits
   mGETS: 366773 # GETS misses
   mGETXIM: 139994 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 616191 # Clean evictions (from lower level)
   PUTX: 141064 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 55477788 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 22159 # GETS hits
   hGETX: 3326 # GETX hits
   mGETS: 344614 # GETS misses
   mGETXIM: 136668 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 362760 # Clean evictions (from lower level)
   PUTX: 139911 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 43315380 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 120307 # Read requests
   wr: 33855 # Write requests
   rdlat: 17560904 # Total latency experienced by read requests
   wrlat: 5567054 # Total latency experienced by write requests
   rdhits: 6 # Read row hits
   wrhits: 101 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77796
    14: 21390
    15: 6028
    16: 1524
    17: 4947
    18: 791
    19: 1086
    20: 877
    21: 166
    22: 437
    23: 119
    24: 298
    25: 3146
    26: 270
    27: 80
    28: 98
    29: 79
    30: 76
    31: 58
    32: 45
    33: 65
    34: 48
    35: 94
    36: 75
    37: 59
    38: 70
    39: 72
    40: 72
    41: 63
    42: 70
    43: 72
    44: 25
    45: 20
    46: 20
    47: 47
    48: 49
    49: 26
    50: 14
    51: 11
    52: 4
    53: 4
    54: 2
    55: 7
    56: 4
    57: 1
    58: 2
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 120314 # Read requests
   wr: 33860 # Write requests
   rdlat: 17561441 # Total latency experienced by read requests
   wrlat: 5570266 # Total latency experienced by write requests
   rdhits: 10 # Read row hits
   wrhits: 89 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77655
    14: 21473
    15: 6091
    16: 1577
    17: 4944
    18: 793
    19: 1082
    20: 844
    21: 172
    22: 444
    23: 128
    24: 372
    25: 3064
    26: 283
    27: 92
    28: 98
    29: 62
    30: 60
    31: 51
    32: 53
    33: 47
    34: 45
    35: 68
    36: 62
    37: 62
    38: 78
    39: 64
    40: 67
    41: 52
    42: 89
    43: 61
    44: 47
    45: 21
    46: 18
    47: 57
    48: 48
    49: 17
    50: 17
    51: 15
    52: 12
    53: 5
    54: 8
    55: 8
    56: 2
    57: 3
    58: 1
    59: 1
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 120352 # Read requests
   wr: 33874 # Write requests
   rdlat: 17569685 # Total latency experienced by read requests
   wrlat: 5572259 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 61 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77909
    14: 21349
    15: 6000
    16: 1487
    17: 4936
    18: 814
    19: 1046
    20: 893
    21: 174
    22: 458
    23: 175
    24: 333
    25: 3130
    26: 268
    27: 80
    28: 82
    29: 75
    30: 63
    31: 52
    32: 47
    33: 56
    34: 58
    35: 77
    36: 65
    37: 63
    38: 75
    39: 53
    40: 65
    41: 46
    42: 66
    43: 60
    44: 42
    45: 28
    46: 15
    47: 51
    48: 72
    49: 31
    50: 17
    51: 9
    52: 9
    53: 7
    54: 2
    55: 6
    56: 1
    57: 2
    58: 4
    59: 0
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 120304 # Read requests
   wr: 33856 # Write requests
   rdlat: 17568249 # Total latency experienced by read requests
   wrlat: 5557298 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 66 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 77617
    14: 21407
    15: 6036
    16: 1585
    17: 4941
    18: 839
    19: 1067
    20: 867
    21: 186
    22: 441
    23: 173
    24: 388
    25: 3074
    26: 269
    27: 94
    28: 104
    29: 78
    30: 61
    31: 47
    32: 51
    33: 50
    34: 53
    35: 75
    36: 77
    37: 59
    38: 72
    39: 82
    40: 73
    41: 56
    42: 70
    43: 60
    44: 37
    45: 30
    46: 20
    47: 36
    48: 46
    49: 26
    50: 9
    51: 6
    52: 6
    53: 4
    54: 6
    55: 13
    56: 6
    57: 4
    58: 1
    59: 2
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8416
  rqSzHist: # Run queue size histogram
   0: 8416
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 84160925
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100002525
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
