# Motivating Examples

# Example 1

 * `parity_16.smv` is the SMV source of a 16bit parity circuit
 * `parity_16.aig` is the corresponding AIG

# Example 2

* `parallel_counters_width16_psl.txt` is the example from the paper "Sequential verification using reverse PDR" by Seufert and Scholl, implemented in PSL.
* `parallel_counters_width16.aig` is the corresponding AIG.

# Example 3
 * `example3.sif` is 6S source of a retimed xor design

# Example 4
