Classic Timing Analyzer report for PQP
Fri May 17 14:33:19 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                        ; To                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 20.776 ns                        ; ControlUnit:ControlUnit|state.And           ; ALUResult[31]                                ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 59.28 MHz ( period = 16.868 ns ) ; ControlUnit:ControlUnit|nextstate.Lui_740   ; ControlUnit:ControlUnit|state.Lui            ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Instr_Reg:InstructionRegister|Instr31_26[0] ; ControlUnit:ControlUnit|nextstate.LSaveh_778 ; clock      ; clock    ; 170          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                             ;                                              ;            ;          ; 170          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------------------------+----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C5       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 59.28 MHz ( period = 16.868 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui_740             ; ControlUnit:ControlUnit|state.Lui            ; clock      ; clock    ; None                        ; None                      ; 0.739 ns                ;
; N/A                                     ; 59.48 MHz ( period = 16.812 ns )                    ; ControlUnit:ControlUnit|nextstate.And_1015            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.718 ns                ;
; N/A                                     ; 59.52 MHz ( period = 16.802 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_1066           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.713 ns                ;
; N/A                                     ; 59.52 MHz ( period = 16.800 ns )                    ; ControlUnit:ControlUnit|nextstate.Lw_831              ; ControlUnit:ControlUnit|state.Lw             ; clock      ; clock    ; None                        ; None                      ; 0.709 ns                ;
; N/A                                     ; 59.57 MHz ( period = 16.788 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_903             ; ControlUnit:ControlUnit|state.Sll            ; clock      ; clock    ; None                        ; None                      ; 0.714 ns                ;
; N/A                                     ; 59.62 MHz ( period = 16.772 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_996             ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.707 ns                ;
; N/A                                     ; 59.72 MHz ( period = 16.746 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_1119            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.714 ns                ;
; N/A                                     ; 62.18 MHz ( period = 16.082 ns )                    ; ControlUnit:ControlUnit|nextstate.LGet_814            ; ControlUnit:ControlUnit|state.LGet           ; clock      ; clock    ; None                        ; None                      ; 0.708 ns                ;
; N/A                                     ; 63.28 MHz ( period = 15.802 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_977           ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 63.38 MHz ( period = 15.778 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_922              ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 63.61 MHz ( period = 15.720 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; ControlUnit:ControlUnit|state.Sllv           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 63.61 MHz ( period = 15.720 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_941             ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 64.92 MHz ( period = 15.404 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_1100     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.839 ns                ;
; N/A                                     ; 65.29 MHz ( period = 15.316 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_1170          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.833 ns                ;
; N/A                                     ; 65.39 MHz ( period = 15.294 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveb_759          ; ControlUnit:ControlUnit|state.LSaveb         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 65.39 MHz ( period = 15.294 ns )                    ; ControlUnit:ControlUnit|nextstate.LSave_797           ; ControlUnit:ControlUnit|state.LSave          ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 65.43 MHz ( period = 15.284 ns )                    ; ControlUnit:ControlUnit|nextstate.LSaveh_778          ; ControlUnit:ControlUnit|state.LSaveh         ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 66.16 MHz ( period = 15.114 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_848    ; ControlUnit:ControlUnit|state.SllvWriteReg   ; clock      ; clock    ; None                        ; None                      ; 0.709 ns                ;
; N/A                                     ; 66.26 MHz ( period = 15.092 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_884     ; ControlUnit:ControlUnit|state.SllWriteReg    ; clock      ; clock    ; None                        ; None                      ; 0.701 ns                ;
; N/A                                     ; 67.55 MHz ( period = 14.804 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_1136         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 70.70 MHz ( period = 14.144 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_1153    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 70.74 MHz ( period = 14.136 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_1032   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 70.75 MHz ( period = 14.134 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 70.94 MHz ( period = 14.096 ns )                    ; ControlUnit:ControlUnit|nextstate.Lui2_723            ; ControlUnit:ControlUnit|state.Lui2           ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 70.95 MHz ( period = 14.094 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1049 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 71.16 MHz ( period = 14.052 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_958       ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.207 ns                ;
; N/A                                     ; 76.76 MHz ( period = 13.028 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 12.815 ns               ;
; N/A                                     ; 78.30 MHz ( period = 12.771 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 12.557 ns               ;
; N/A                                     ; 79.01 MHz ( period = 12.657 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 12.444 ns               ;
; N/A                                     ; 79.01 MHz ( period = 12.657 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 12.444 ns               ;
; N/A                                     ; 79.97 MHz ( period = 12.504 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 12.278 ns               ;
; N/A                                     ; 80.85 MHz ( period = 12.368 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 12.155 ns               ;
; N/A                                     ; 81.41 MHz ( period = 12.283 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 12.070 ns               ;
; N/A                                     ; 81.59 MHz ( period = 12.256 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 12.043 ns               ;
; N/A                                     ; 82.55 MHz ( period = 12.114 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 11.888 ns               ;
; N/A                                     ; 82.76 MHz ( period = 12.083 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.870 ns               ;
; N/A                                     ; 83.34 MHz ( period = 11.999 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.785 ns               ;
; N/A                                     ; 83.52 MHz ( period = 11.973 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 11.760 ns               ;
; N/A                                     ; 83.62 MHz ( period = 11.959 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.744 ns               ;
; N/A                                     ; 83.68 MHz ( period = 11.951 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 11.739 ns               ;
; N/A                                     ; 84.14 MHz ( period = 11.885 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.672 ns               ;
; N/A                                     ; 84.14 MHz ( period = 11.885 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.672 ns               ;
; N/A                                     ; 84.18 MHz ( period = 11.880 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 11.661 ns               ;
; N/A                                     ; 84.43 MHz ( period = 11.844 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.631 ns               ;
; N/A                                     ; 84.56 MHz ( period = 11.826 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.612 ns               ;
; N/A                                     ; 85.24 MHz ( period = 11.732 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.506 ns               ;
; N/A                                     ; 85.32 MHz ( period = 11.720 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.507 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 85.38 MHz ( period = 11.712 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.499 ns               ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.486 ns               ;
; N/A                                     ; 85.73 MHz ( period = 11.664 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.451 ns               ;
; N/A                                     ; 85.75 MHz ( period = 11.662 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.432 ns               ;
; N/A                                     ; 86.24 MHz ( period = 11.596 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.383 ns               ;
; N/A                                     ; 86.30 MHz ( period = 11.588 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.373 ns               ;
; N/A                                     ; 86.30 MHz ( period = 11.588 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.373 ns               ;
; N/A                                     ; 86.30 MHz ( period = 11.587 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.373 ns               ;
; N/A                                     ; 86.43 MHz ( period = 11.570 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.319 ns               ;
; N/A                                     ; 86.51 MHz ( period = 11.559 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.333 ns               ;
; N/A                                     ; 86.87 MHz ( period = 11.511 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.298 ns               ;
; N/A                                     ; 87.16 MHz ( period = 11.473 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.260 ns               ;
; N/A                                     ; 87.16 MHz ( period = 11.473 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.260 ns               ;
; N/A                                     ; 87.24 MHz ( period = 11.463 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.249 ns               ;
; N/A                                     ; 87.28 MHz ( period = 11.458 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 11.245 ns               ;
; N/A                                     ; 87.45 MHz ( period = 11.435 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.207 ns               ;
; N/A                                     ; 87.54 MHz ( period = 11.424 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.205 ns               ;
; N/A                                     ; 87.54 MHz ( period = 11.423 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.210 ns               ;
; N/A                                     ; 87.67 MHz ( period = 11.407 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.193 ns               ;
; N/A                                     ; 87.68 MHz ( period = 11.405 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.174 ns               ;
; N/A                                     ; 88.11 MHz ( period = 11.349 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.136 ns               ;
; N/A                                     ; 88.11 MHz ( period = 11.349 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.136 ns               ;
; N/A                                     ; 88.17 MHz ( period = 11.342 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 11.116 ns               ;
; N/A                                     ; 88.20 MHz ( period = 11.338 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 11.125 ns               ;
; N/A                                     ; 88.25 MHz ( period = 11.331 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 11.089 ns               ;
; N/A                                     ; 88.34 MHz ( period = 11.320 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 11.094 ns               ;
; N/A                                     ; 88.34 MHz ( period = 11.320 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.101 ns               ;
; N/A                                     ; 88.39 MHz ( period = 11.313 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 11.061 ns               ;
; N/A                                     ; 88.45 MHz ( period = 11.306 ns )                    ; Registrador:B|Saida[2]                                ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.095 ns               ;
; N/A                                     ; 88.50 MHz ( period = 11.299 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 11.084 ns               ;
; N/A                                     ; 88.54 MHz ( period = 11.294 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 11.074 ns               ;
; N/A                                     ; 88.55 MHz ( period = 11.293 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.080 ns               ;
; N/A                                     ; 88.55 MHz ( period = 11.293 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.080 ns               ;
; N/A                                     ; 88.57 MHz ( period = 11.291 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 11.061 ns               ;
; N/A                                     ; 88.57 MHz ( period = 11.291 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 11.061 ns               ;
; N/A                                     ; 88.71 MHz ( period = 11.273 ns )                    ; Registrador:A|Saida[1]                                ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 11.054 ns               ;
; N/A                                     ; 89.17 MHz ( period = 11.214 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.999 ns               ;
; N/A                                     ; 89.28 MHz ( period = 11.201 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 10.988 ns               ;
; N/A                                     ; 89.29 MHz ( period = 11.199 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 10.948 ns               ;
; N/A                                     ; 89.29 MHz ( period = 11.199 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 10.948 ns               ;
; N/A                                     ; 89.32 MHz ( period = 11.196 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.970 ns               ;
; N/A                                     ; 89.41 MHz ( period = 11.184 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.971 ns               ;
; N/A                                     ; 89.45 MHz ( period = 11.179 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.967 ns               ;
; N/A                                     ; 89.53 MHz ( period = 11.169 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 10.943 ns               ;
; N/A                                     ; 89.55 MHz ( period = 11.167 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 10.947 ns               ;
; N/A                                     ; 89.77 MHz ( period = 11.140 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.914 ns               ;
; N/A                                     ; 89.78 MHz ( period = 11.138 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.895 ns               ;
; N/A                                     ; 90.03 MHz ( period = 11.108 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 10.889 ns               ;
; N/A                                     ; 90.10 MHz ( period = 11.099 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 90.16 MHz ( period = 11.091 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]            ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.679 ns               ;
; N/A                                     ; 90.21 MHz ( period = 11.085 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 10.836 ns               ;
; N/A                                     ; 90.38 MHz ( period = 11.065 ns )                    ; Registrador:B|Saida[1]                                ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.854 ns               ;
; N/A                                     ; 90.39 MHz ( period = 11.063 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 10.843 ns               ;
; N/A                                     ; 90.42 MHz ( period = 11.060 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.847 ns               ;
; N/A                                     ; 90.47 MHz ( period = 11.053 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 10.834 ns               ;
; N/A                                     ; 90.47 MHz ( period = 11.053 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 10.834 ns               ;
; N/A                                     ; 90.51 MHz ( period = 11.049 ns )                    ; Registrador:B|Saida[2]                                ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 10.837 ns               ;
; N/A                                     ; 90.53 MHz ( period = 11.046 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.782 ns               ;
; N/A                                     ; 90.54 MHz ( period = 11.045 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 10.817 ns               ;
; N/A                                     ; 90.63 MHz ( period = 11.034 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 10.819 ns               ;
; N/A                                     ; 90.65 MHz ( period = 11.031 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 10.782 ns               ;
; N/A                                     ; 90.68 MHz ( period = 11.028 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 10.815 ns               ;
; N/A                                     ; 90.78 MHz ( period = 11.016 ns )                    ; Registrador:A|Saida[1]                                ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 10.796 ns               ;
; N/A                                     ; 90.86 MHz ( period = 11.006 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.794 ns               ;
; N/A                                     ; 90.88 MHz ( period = 11.004 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.791 ns               ;
; N/A                                     ; 90.89 MHz ( period = 11.002 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.772 ns               ;
; N/A                                     ; 91.12 MHz ( period = 10.975 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.762 ns               ;
; N/A                                     ; 91.22 MHz ( period = 10.962 ns )                    ; Registrador:B|Saida[0]                                ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.751 ns               ;
; N/A                                     ; 91.27 MHz ( period = 10.956 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 10.714 ns               ;
; N/A                                     ; 91.33 MHz ( period = 10.949 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 10.730 ns               ;
; N/A                                     ; 91.33 MHz ( period = 10.949 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 10.730 ns               ;
; N/A                                     ; 91.45 MHz ( period = 10.935 ns )                    ; Registrador:B|Saida[2]                                ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 10.724 ns               ;
; N/A                                     ; 91.45 MHz ( period = 10.935 ns )                    ; Registrador:B|Saida[2]                                ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 10.724 ns               ;
; N/A                                     ; 91.45 MHz ( period = 10.935 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 10.716 ns               ;
; N/A                                     ; 91.49 MHz ( period = 10.930 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 10.704 ns               ;
; N/A                                     ; 91.51 MHz ( period = 10.928 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 10.711 ns               ;
; N/A                                     ; 91.58 MHz ( period = 10.919 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.706 ns               ;
; N/A                                     ; 91.60 MHz ( period = 10.917 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.687 ns               ;
; N/A                                     ; 91.61 MHz ( period = 10.916 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 10.696 ns               ;
; N/A                                     ; 91.64 MHz ( period = 10.912 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 10.697 ns               ;
; N/A                                     ; 91.66 MHz ( period = 10.910 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.659 ns               ;
; N/A                                     ; 91.71 MHz ( period = 10.904 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 10.689 ns               ;
; N/A                                     ; 91.73 MHz ( period = 10.902 ns )                    ; Registrador:A|Saida[1]                                ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 10.683 ns               ;
; N/A                                     ; 91.73 MHz ( period = 10.902 ns )                    ; Registrador:A|Saida[1]                                ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 10.683 ns               ;
; N/A                                     ; 91.74 MHz ( period = 10.900 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.668 ns               ;
; N/A                                     ; 91.89 MHz ( period = 10.882 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.668 ns               ;
; N/A                                     ; 92.30 MHz ( period = 10.834 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]            ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 10.421 ns               ;
; N/A                                     ; 92.38 MHz ( period = 10.825 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.574 ns               ;
; N/A                                     ; 92.50 MHz ( period = 10.811 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 10.590 ns               ;
; N/A                                     ; 92.52 MHz ( period = 10.808 ns )                    ; Registrador:B|Saida[1]                                ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 10.596 ns               ;
; N/A                                     ; 92.54 MHz ( period = 10.806 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 10.580 ns               ;
; N/A                                     ; 92.63 MHz ( period = 10.796 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.564 ns               ;
; N/A                                     ; 92.69 MHz ( period = 10.789 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 10.576 ns               ;
; N/A                                     ; 92.75 MHz ( period = 10.782 ns )                    ; Registrador:B|Saida[2]                                ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.558 ns               ;
; N/A                                     ; 92.88 MHz ( period = 10.767 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.555 ns               ;
; N/A                                     ; 92.90 MHz ( period = 10.764 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.545 ns               ;
; N/A                                     ; 93.02 MHz ( period = 10.750 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 10.524 ns               ;
; N/A                                     ; 93.03 MHz ( period = 10.749 ns )                    ; Registrador:A|Saida[1]                                ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.517 ns               ;
; N/A                                     ; 93.04 MHz ( period = 10.748 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 10.505 ns               ;
; N/A                                     ; 93.28 MHz ( period = 10.720 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]            ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 10.308 ns               ;
; N/A                                     ; 93.28 MHz ( period = 10.720 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]            ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 10.308 ns               ;
; N/A                                     ; 93.38 MHz ( period = 10.709 ns )                    ; Registrador:A|Saida[3]                                ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.492 ns               ;
; N/A                                     ; 93.41 MHz ( period = 10.705 ns )                    ; Registrador:B|Saida[0]                                ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 10.493 ns               ;
; N/A                                     ; 93.47 MHz ( period = 10.699 ns )                    ; Registrador:B|Saida[3]                                ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.445 ns               ;
; N/A                                     ; 93.49 MHz ( period = 10.696 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 10.477 ns               ;
; N/A                                     ; 93.51 MHz ( period = 10.694 ns )                    ; Registrador:B|Saida[1]                                ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 10.483 ns               ;
; N/A                                     ; 93.51 MHz ( period = 10.694 ns )                    ; Registrador:B|Saida[1]                                ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 10.483 ns               ;
; N/A                                     ; 93.58 MHz ( period = 10.686 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 10.473 ns               ;
; N/A                                     ; 93.64 MHz ( period = 10.679 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.460 ns               ;
; N/A                                     ; 93.76 MHz ( period = 10.665 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 10.452 ns               ;
; N/A                                     ; 93.81 MHz ( period = 10.660 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.441 ns               ;
; N/A                                     ; 93.84 MHz ( period = 10.656 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 10.392 ns               ;
; N/A                                     ; 93.93 MHz ( period = 10.646 ns )                    ; Registrador:B|Saida[2]                                ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.435 ns               ;
; N/A                                     ; 93.96 MHz ( period = 10.643 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.431 ns               ;
; N/A                                     ; 94.22 MHz ( period = 10.613 ns )                    ; Registrador:A|Saida[1]                                ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.394 ns               ;
; N/A                                     ; 94.26 MHz ( period = 10.609 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 10.396 ns               ;
; N/A                                     ; 94.28 MHz ( period = 10.607 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 10.377 ns               ;
; N/A                                     ; 94.42 MHz ( period = 10.591 ns )                    ; Registrador:B|Saida[0]                                ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 10.380 ns               ;
; N/A                                     ; 94.42 MHz ( period = 10.591 ns )                    ; Registrador:B|Saida[0]                                ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 10.380 ns               ;
; N/A                                     ; 94.46 MHz ( period = 10.587 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.375 ns               ;
; N/A                                     ; 94.47 MHz ( period = 10.585 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.356 ns               ;
; N/A                                     ; 94.52 MHz ( period = 10.580 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 10.358 ns               ;
; N/A                                     ; 94.56 MHz ( period = 10.575 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.356 ns               ;
; N/A                                     ; 94.59 MHz ( period = 10.572 ns )                    ; ControlUnit:ControlUnit|state.Lw                      ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 10.353 ns               ;
; N/A                                     ; 94.63 MHz ( period = 10.567 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]            ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.142 ns               ;
; N/A                                     ; 94.69 MHz ( period = 10.561 ns )                    ; Registrador:B|Saida[2]                                ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 94.71 MHz ( period = 10.559 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 10.317 ns               ;
; N/A                                     ; 94.83 MHz ( period = 10.545 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:ALUOut|Saida[23]                 ; clock      ; clock    ; None                        ; None                      ; 10.328 ns               ;
; N/A                                     ; 94.87 MHz ( period = 10.541 ns )                    ; Registrador:B|Saida[1]                                ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.317 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; ControlUnit:ControlUnit|state.And                     ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 10.327 ns               ;
; N/A                                     ; 94.98 MHz ( period = 10.528 ns )                    ; Registrador:A|Saida[1]                                ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 95.00 MHz ( period = 10.526 ns )                    ; Registrador:PC|Saida[3]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.309 ns               ;
; N/A                                     ; 95.04 MHz ( period = 10.522 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 10.302 ns               ;
; N/A                                     ; 95.09 MHz ( period = 10.516 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 10.297 ns               ;
; N/A                                     ; 95.10 MHz ( period = 10.515 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 10.264 ns               ;
; N/A                                     ; 95.11 MHz ( period = 10.514 ns )                    ; Registrador:PC|Saida[1]                               ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 10.278 ns               ;
; N/A                                     ; 95.12 MHz ( period = 10.513 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 95.15 MHz ( period = 10.510 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 10.278 ns               ;
; N/A                                     ; 95.30 MHz ( period = 10.493 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 10.243 ns               ;
; N/A                                     ; 95.46 MHz ( period = 10.476 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[4]            ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 9.800 ns                ;
; N/A                                     ; 95.68 MHz ( period = 10.452 ns )                    ; Registrador:A|Saida[3]                                ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 10.234 ns               ;
; N/A                                     ; 95.77 MHz ( period = 10.442 ns )                    ; Registrador:B|Saida[3]                                ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 10.187 ns               ;
; N/A                                     ; 95.80 MHz ( period = 10.438 ns )                    ; Registrador:B|Saida[0]                                ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 10.214 ns               ;
; N/A                                     ; 95.87 MHz ( period = 10.431 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[2]            ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.019 ns               ;
; N/A                                     ; 95.95 MHz ( period = 10.422 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 10.165 ns               ;
; N/A                                     ; 95.98 MHz ( period = 10.419 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]            ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 10.007 ns               ;
; N/A                                     ; 96.10 MHz ( period = 10.406 ns )                    ; Registrador:A|Saida[2]                                ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 10.174 ns               ;
; N/A                                     ; 96.11 MHz ( period = 10.405 ns )                    ; Registrador:B|Saida[1]                                ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 10.194 ns               ;
; N/A                                     ; 96.23 MHz ( period = 10.392 ns )                    ; Registrador:B|Saida[2]                                ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 10.168 ns               ;
; N/A                                     ; 96.26 MHz ( period = 10.389 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 10.174 ns               ;
; N/A                                     ; 96.28 MHz ( period = 10.386 ns )                    ; ControlUnit:ControlUnit|state.Lui                     ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 10.144 ns               ;
; N/A                                     ; 96.44 MHz ( period = 10.369 ns )                    ; Registrador:PC|Saida[2]                               ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 10.150 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                          ;
+------------------------------------------+----------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.LSaveh_778          ; clock      ; clock    ; None                       ; None                       ; 1.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 1.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv           ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_848    ; clock      ; clock    ; None                       ; None                       ; 0.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.LSaveb_759          ; clock      ; clock    ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2   ; ControlUnit:ControlUnit|nextstate.Decode_1136         ; clock      ; clock    ; None                       ; None                       ; 1.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; clock      ; clock    ; None                       ; None                       ; 1.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet           ; ControlUnit:ControlUnit|nextstate.LSave_797           ; clock      ; clock    ; None                       ; None                       ; 2.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.LSaveh_778          ; clock      ; clock    ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.LSaveh_778          ; clock      ; clock    ; None                       ; None                       ; 2.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_1032   ; clock      ; clock    ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 1.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll            ; ControlUnit:ControlUnit|nextstate.SllWriteReg_884     ; clock      ; clock    ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1049 ; clock      ; clock    ; None                       ; None                       ; 1.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet           ; ControlUnit:ControlUnit|nextstate.LSaveh_778          ; clock      ; clock    ; None                       ; None                       ; 2.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.LSave_797           ; clock      ; clock    ; None                       ; None                       ; 2.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.LSave_797           ; clock      ; clock    ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode         ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC      ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.LSaveh_778          ; clock      ; clock    ; None                       ; None                       ; 2.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.Addi_1066           ; clock      ; clock    ; None                       ; None                       ; 2.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LGet           ; ControlUnit:ControlUnit|nextstate.LSaveb_759          ; clock      ; clock    ; None                       ; None                       ; 2.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 2.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui            ; ControlUnit:ControlUnit|nextstate.Lui2_723            ; clock      ; clock    ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.Addi_1066           ; clock      ; clock    ; None                       ; None                       ; 2.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.LSaveh_778          ; clock      ; clock    ; None                       ; None                       ; 2.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.Lui_740             ; clock      ; clock    ; None                       ; None                       ; 2.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.LSaveb_759          ; clock      ; clock    ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode         ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 2.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.LSaveb_759          ; clock      ; clock    ; None                       ; None                       ; 2.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode         ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 2.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start          ; ControlUnit:ControlUnit|nextstate.WaitMemRead_1153    ; clock      ; clock    ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 2.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 2.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 2.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.LSave_797           ; clock      ; clock    ; None                       ; None                       ; 2.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.Addi_1066           ; clock      ; clock    ; None                       ; None                       ; 2.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 2.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.LSaveh_778          ; clock      ; clock    ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 2.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 2.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 2.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.Lw_831              ; clock      ; clock    ; None                       ; None                       ; 2.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 2.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 2.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.LSave_797           ; clock      ; clock    ; None                       ; None                       ; 2.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 2.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode         ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 2.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.Lw_831              ; clock      ; clock    ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 2.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.LSaveb_759          ; clock      ; clock    ; None                       ; None                       ; 2.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode         ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 2.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.Lw_831              ; clock      ; clock    ; None                       ; None                       ; 3.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 2.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.Lw_831              ; clock      ; clock    ; None                       ; None                       ; 3.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait           ; ControlUnit:ControlUnit|nextstate.Start_1170          ; clock      ; clock    ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 2.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.LSave_797           ; clock      ; clock    ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 2.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.Lui_740             ; clock      ; clock    ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 3.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 2.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 2.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 2.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.LSaveb_759          ; clock      ; clock    ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode         ; ControlUnit:ControlUnit|nextstate.Lw_831              ; clock      ; clock    ; None                       ; None                       ; 2.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 3.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 3.164 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 3.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 2.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 3.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr             ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; clock      ; clock    ; None                       ; None                       ; 2.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And            ; ControlUnit:ControlUnit|nextstate.WriteInReg_1100     ; clock      ; clock    ; None                       ; None                       ; 2.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode         ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 2.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 2.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 3.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 2.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.Lw_831              ; clock      ; clock    ; None                       ; None                       ; 3.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 2.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 3.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 3.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 2.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.Lui_740             ; clock      ; clock    ; None                       ; None                       ; 3.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.LSaveb_759          ; clock      ; clock    ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 2.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.Addi_1066           ; clock      ; clock    ; None                       ; None                       ; 3.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 3.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lw             ; ControlUnit:ControlUnit|nextstate.LGet_814            ; clock      ; clock    ; None                       ; None                       ; 2.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 3.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.Addi_1066           ; clock      ; clock    ; None                       ; None                       ; 3.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 3.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub            ; ControlUnit:ControlUnit|nextstate.WriteInReg_1100     ; clock      ; clock    ; None                       ; None                       ; 2.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Lui2           ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; clock      ; clock    ; None                       ; None                       ; 2.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.Sll_903             ; clock      ; clock    ; None                       ; None                       ; 3.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 3.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 2.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break          ; ControlUnit:ControlUnit|nextstate.WriteInPC_958       ; clock      ; clock    ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg     ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; clock      ; clock    ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 3.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode         ; ControlUnit:ControlUnit|nextstate.Addi_1066           ; clock      ; clock    ; None                       ; None                       ; 2.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 2.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 3.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 3.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveb         ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; clock      ; clock    ; None                       ; None                       ; 2.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 3.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 3.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.Lw_831              ; clock      ; clock    ; None                       ; None                       ; 3.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 2.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add            ; ControlUnit:ControlUnit|nextstate.WriteInReg_1100     ; clock      ; clock    ; None                       ; None                       ; 2.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.Lui_740             ; clock      ; clock    ; None                       ; None                       ; 3.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 3.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 3.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 3.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 3.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.Lui_740             ; clock      ; clock    ; None                       ; None                       ; 3.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 3.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 3.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.Lui_740             ; clock      ; clock    ; None                       ; None                       ; 3.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 3.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 3.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 3.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 3.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 3.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 3.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 3.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode         ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 3.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSave          ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; clock      ; clock    ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 3.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 3.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 3.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 3.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg   ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; clock      ; clock    ; None                       ; None                       ; 2.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 3.661 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 3.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.And_1015            ; clock      ; clock    ; None                       ; None                       ; 3.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 3.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 3.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.Addi_1066           ; clock      ; clock    ; None                       ; None                       ; 3.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg    ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; clock      ; clock    ; None                       ; None                       ; 2.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 3.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.Sub_996             ; clock      ; clock    ; None                       ; None                       ; 3.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.LSaveh         ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; clock      ; clock    ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 3.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.Sllv_867            ; clock      ; clock    ; None                       ; None                       ; 3.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 3.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte            ; ControlUnit:ControlUnit|nextstate.Wait_1083           ; clock      ; clock    ; None                       ; None                       ; 2.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 3.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Jr_922              ; clock      ; clock    ; None                       ; None                       ; 3.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[4]  ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 3.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.Break_977           ; clock      ; clock    ; None                       ; None                       ; 3.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 3.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[0]  ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 3.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 3.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode         ; ControlUnit:ControlUnit|nextstate.Lui_740             ; clock      ; clock    ; None                       ; None                       ; 3.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.Add_1119            ; clock      ; clock    ; None                       ; None                       ; 3.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset          ; ControlUnit:ControlUnit|nextstate.Start_1170          ; clock      ; clock    ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[3]  ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 4.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[1]  ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 4.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[2]  ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 4.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Decode         ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 3.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr31_26[5]  ; ControlUnit:ControlUnit|nextstate.Rte_941             ; clock      ; clock    ; None                       ; None                       ; 4.347 ns                 ;
+------------------------------------------+----------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                       ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 20.776 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 20.576 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 20.269 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 20.004 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.845 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 19.831 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.804 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.707 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.631 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.592 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.573 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 19.507 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.497 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.472 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 19.468 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.412 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.410 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.392 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.324 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.318 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.277 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 19.268 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.212 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.210 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.200 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.172 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.118 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 19.085 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 19.073 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 19.068 ns  ; Registrador:A|Saida[2]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.054 ns  ; Registrador:B|Saida[2]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 19.021 ns  ; Registrador:A|Saida[1]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.972 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.961 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.948 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.916 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.905 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.903 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.900 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.868 ns  ; Registrador:A|Saida[2]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.854 ns  ; Registrador:B|Saida[2]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.839 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.821 ns  ; Registrador:A|Saida[1]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.813 ns  ; Registrador:B|Saida[1]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.813 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 18.811 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.801 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.776 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.710 ns  ; Registrador:B|Saida[0]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.700 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 18.665 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.661 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.639 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.628 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.613 ns  ; Registrador:B|Saida[1]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.561 ns  ; Registrador:A|Saida[2]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.550 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 18.547 ns  ; Registrador:B|Saida[2]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.537 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.527 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 18.514 ns  ; Registrador:A|Saida[1]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.510 ns  ; Registrador:B|Saida[0]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.505 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.504 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.481 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.479 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.457 ns  ; Registrador:A|Saida[3]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.447 ns  ; Registrador:B|Saida[3]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.403 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 18.389 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.387 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.332 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.332 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.306 ns  ; Registrador:B|Saida[1]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.288 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 18.274 ns  ; Registrador:PC|Saida[3]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.265 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.257 ns  ; Registrador:A|Saida[3]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.247 ns  ; Registrador:B|Saida[3]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.241 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.224 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.209 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.208 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.207 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.203 ns  ; Registrador:B|Saida[0]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 18.176 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 18.167 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.164 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 18.144 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 18.137 ns  ; Registrador:A|Saida[2]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.123 ns  ; Registrador:B|Saida[2]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.115 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 18.108 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 18.106 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 18.093 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 18.090 ns  ; Registrador:A|Saida[1]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 18.088 ns  ; Registrador:A|Saida[0]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.087 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.074 ns  ; Registrador:PC|Saida[3]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.041 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 18.039 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[16] ; clock      ;
; N/A                                     ; None                                                ; 18.024 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4] ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 18.014 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 18.010 ns  ; Registrador:B|Saida[5]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 18.003 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.974 ns  ; Registrador:B|Saida[4]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.971 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 17.969 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.969 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 17.967 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.962 ns  ; Registrador:PC|Saida[4]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.950 ns  ; Registrador:A|Saida[3]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.940 ns  ; Registrador:B|Saida[3]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.913 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 17.911 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 17.908 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.892 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.888 ns  ; Registrador:A|Saida[0]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.887 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5] ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.882 ns  ; Registrador:B|Saida[1]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.879 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.868 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 17.868 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 17.868 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[18] ; clock      ;
; N/A                                     ; None                                                ; 17.865 ns  ; Registrador:A|Saida[2]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.855 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.851 ns  ; Registrador:B|Saida[2]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.847 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 17.833 ns  ; Registrador:B|Saida[7]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.819 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 17.818 ns  ; Registrador:A|Saida[1]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.813 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.810 ns  ; Registrador:B|Saida[5]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.808 ns  ; ControlUnit:ControlUnit|state.And          ; ALUResult[25] ; clock      ;
; N/A                                     ; None                                                ; 17.789 ns  ; Registrador:A|Saida[8]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.779 ns  ; Registrador:B|Saida[0]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.778 ns  ; ControlUnit:ControlUnit|state.Addi         ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.774 ns  ; Registrador:B|Saida[4]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.767 ns  ; Registrador:PC|Saida[3]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.764 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.764 ns  ; Registrador:A|Saida[2]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 17.762 ns  ; Registrador:PC|Saida[4]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.750 ns  ; Registrador:B|Saida[2]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 17.744 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 17.740 ns  ; Registrador:A|Saida[5]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.732 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 17.717 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.717 ns  ; Registrador:A|Saida[1]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 17.708 ns  ; Registrador:A|Saida[4]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.692 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.673 ns  ; Registrador:PC|Saida[2]                    ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 17.666 ns  ; Registrador:B|Saida[6]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.660 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.655 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0] ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.652 ns  ; Registrador:PC|Saida[5]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.640 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.636 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.633 ns  ; Registrador:B|Saida[7]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.629 ns  ; ControlUnit:ControlUnit|state.Break        ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 17.614 ns  ; Registrador:PC|Saida[9]                    ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.613 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3] ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.610 ns  ; Registrador:B|Saida[1]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.608 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 17.605 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6] ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.605 ns  ; ControlUnit:ControlUnit|state.Lui          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.589 ns  ; Registrador:A|Saida[8]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.584 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.582 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.581 ns  ; Registrador:A|Saida[0]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.580 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5] ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.569 ns  ; Registrador:A|Saida[2]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 17.555 ns  ; Registrador:B|Saida[2]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 17.552 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 17.550 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 17.540 ns  ; Registrador:A|Saida[5]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.535 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2] ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 17.526 ns  ; Registrador:A|Saida[3]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.522 ns  ; Registrador:A|Saida[9]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.522 ns  ; Registrador:A|Saida[1]                     ; ALUResult[23] ; clock      ;
; N/A                                     ; None                                                ; 17.516 ns  ; Registrador:B|Saida[3]                     ; ALUResult[29] ; clock      ;
; N/A                                     ; None                                                ; 17.509 ns  ; Registrador:B|Saida[1]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 17.508 ns  ; Registrador:A|Saida[4]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.507 ns  ; Registrador:B|Saida[0]                     ; ALUResult[28] ; clock      ;
; N/A                                     ; None                                                ; 17.505 ns  ; ControlUnit:ControlUnit|state.Lw           ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 17.503 ns  ; Registrador:B|Saida[5]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.490 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[26] ; clock      ;
; N/A                                     ; None                                                ; 17.481 ns  ; ControlUnit:ControlUnit|state.Add          ; ALUResult[24] ; clock      ;
; N/A                                     ; None                                                ; 17.467 ns  ; Registrador:B|Saida[4]                     ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.466 ns  ; Registrador:B|Saida[6]                     ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.458 ns  ; ControlUnit:ControlUnit|state.Sub          ; ALUResult[22] ; clock      ;
; N/A                                     ; None                                                ; 17.455 ns  ; Registrador:PC|Saida[4]                    ; ALUResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.452 ns  ; Registrador:PC|Saida[5]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.449 ns  ; ControlUnit:ControlUnit|state.Start        ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 17.447 ns  ; Registrador:PC|Saida[1]                    ; ALUResult[20] ; clock      ;
; N/A                                     ; None                                                ; 17.426 ns  ; Registrador:A|Saida[6]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.414 ns  ; Registrador:PC|Saida[9]                    ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.410 ns  ; Registrador:A|Saida[7]                     ; ALUResult[31] ; clock      ;
; N/A                                     ; None                                                ; 17.406 ns  ; Registrador:B|Saida[0]                     ; ALUResult[21] ; clock      ;
; N/A                                     ; None                                                ; 17.405 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6] ; ALUResult[27] ; clock      ;
; N/A                                     ; None                                                ; 17.385 ns  ; Registrador:PC|Saida[0]                    ; ALUResult[30] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                            ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri May 17 14:33:18 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_848" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_884" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveb_759" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSaveh_778" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LSave_797" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_1100" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1049" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_867" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_1015" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui_740" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_1066" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_903" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_1032" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lui2_723" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_977" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_1170" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_996" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_1119" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Lw_831" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.LGet_814" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_1153" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_1136" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_922" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_958" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_941" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_1083" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr13~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr13~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.SllWriteReg~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector65~2" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal1~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector65~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.SllWriteReg~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector65~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector23~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder1~0" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.LGet" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector71~0" as buffer
Info: Clock "clock" has Internal fmax of 59.28 MHz between source register "ControlUnit:ControlUnit|nextstate.Lui_740" and destination register "ControlUnit:ControlUnit|state.Lui" (period= 16.868 ns)
    Info: + Longest register to register delay is 0.739 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X13_Y11_N18; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Lui_740'
        Info: 2: + IC(0.325 ns) + CELL(0.414 ns) = 0.739 ns; Loc. = LCFF_X13_Y11_N15; Fanout = 39; REG Node = 'ControlUnit:ControlUnit|state.Lui'
        Info: Total cell delay = 0.414 ns ( 56.02 % )
        Info: Total interconnect delay = 0.325 ns ( 43.98 % )
    Info: - Smallest clock skew is -7.574 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.284 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1389; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.870 ns) + CELL(0.828 ns) = 3.284 ns; Loc. = LCFF_X13_Y11_N15; Fanout = 39; REG Node = 'ControlUnit:ControlUnit|state.Lui'
            Info: Total cell delay = 1.955 ns ( 59.53 % )
            Info: Total interconnect delay = 1.329 ns ( 40.47 % )
        Info: - Longest clock path from clock "clock" to source register is 10.858 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.528 ns) + CELL(0.955 ns) = 3.610 ns; Loc. = LCFF_X13_Y11_N19; Fanout = 15; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(1.037 ns) + CELL(0.464 ns) = 5.111 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|Selector0~0'
            Info: 4: + IC(0.332 ns) + CELL(0.364 ns) = 5.807 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg~0'
            Info: 5: + IC(0.975 ns) + CELL(0.071 ns) = 6.853 ns; Loc. = LCCOMB_X1_Y11_N20; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector65~2'
            Info: 6: + IC(2.721 ns) + CELL(0.000 ns) = 9.574 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'ControlUnit:ControlUnit|Selector65~2clkctrl'
            Info: 7: + IC(1.213 ns) + CELL(0.071 ns) = 10.858 ns; Loc. = LCCOMB_X13_Y11_N18; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.Lui_740'
            Info: Total cell delay = 3.052 ns ( 28.11 % )
            Info: Total interconnect delay = 7.806 ns ( 71.89 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.121 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 170 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Instr_Reg:InstructionRegister|Instr31_26[0]" and destination pin or register "ControlUnit:ControlUnit|nextstate.LSaveh_778" for clock "clock" (Hold time is 6.193 ns)
    Info: + Largest clock skew is 7.524 ns
        Info: + Longest clock path from clock "clock" to destination register is 10.613 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.528 ns) + CELL(0.955 ns) = 3.610 ns; Loc. = LCFF_X13_Y11_N19; Fanout = 15; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[2]'
            Info: 3: + IC(1.037 ns) + CELL(0.464 ns) = 5.111 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|Selector0~0'
            Info: 4: + IC(0.332 ns) + CELL(0.364 ns) = 5.807 ns; Loc. = LCCOMB_X9_Y11_N24; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|nextstate.SllWriteReg~0'
            Info: 5: + IC(1.277 ns) + CELL(0.478 ns) = 7.562 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector23~0'
            Info: 6: + IC(1.780 ns) + CELL(0.000 ns) = 9.342 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'ControlUnit:ControlUnit|Selector23~0clkctrl'
            Info: 7: + IC(1.200 ns) + CELL(0.071 ns) = 10.613 ns; Loc. = LCCOMB_X1_Y11_N4; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.LSaveh_778'
            Info: Total cell delay = 3.459 ns ( 32.59 % )
            Info: Total interconnect delay = 7.154 ns ( 67.41 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.089 ns
            Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.134 ns) + CELL(0.828 ns) = 3.089 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 11; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[0]'
            Info: Total cell delay = 1.955 ns ( 63.29 % )
            Info: Total interconnect delay = 1.134 ns ( 36.71 % )
    Info: - Micro clock to output delay of source is 0.127 ns
    Info: - Shortest register to register delay is 1.204 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N19; Fanout = 11; REG Node = 'Instr_Reg:InstructionRegister|Instr31_26[0]'
        Info: 2: + IC(0.537 ns) + CELL(0.071 ns) = 0.608 ns; Loc. = LCCOMB_X1_Y11_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector30~0'
        Info: 3: + IC(0.294 ns) + CELL(0.302 ns) = 1.204 ns; Loc. = LCCOMB_X1_Y11_N4; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.LSaveh_778'
        Info: Total cell delay = 0.373 ns ( 30.98 % )
        Info: Total interconnect delay = 0.831 ns ( 69.02 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "ALUResult[31]" through register "ControlUnit:ControlUnit|state.And" is 20.776 ns
    Info: + Longest clock path from clock "clock" to source register is 3.284 ns
        Info: 1: + IC(0.000 ns) + CELL(1.127 ns) = 1.127 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(0.459 ns) + CELL(0.000 ns) = 1.586 ns; Loc. = CLKCTRL_G3; Fanout = 1389; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.870 ns) + CELL(0.828 ns) = 3.284 ns; Loc. = LCFF_X13_Y11_N17; Fanout = 6; REG Node = 'ControlUnit:ControlUnit|state.And'
        Info: Total cell delay = 1.955 ns ( 59.53 % )
        Info: Total interconnect delay = 1.329 ns ( 40.47 % )
    Info: + Micro clock to output delay of source is 0.127 ns
    Info: + Longest register to pin delay is 17.365 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y11_N17; Fanout = 6; REG Node = 'ControlUnit:ControlUnit|state.And'
        Info: 2: + IC(1.951 ns) + CELL(0.302 ns) = 2.253 ns; Loc. = LCCOMB_X14_Y11_N2; Fanout = 100; COMB Node = 'ControlUnit:ControlUnit|WideOr19'
        Info: 3: + IC(0.514 ns) + CELL(0.364 ns) = 3.131 ns; Loc. = LCCOMB_X13_Y11_N2; Fanout = 5; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 4: + IC(0.467 ns) + CELL(0.364 ns) = 3.962 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~43'
        Info: 5: + IC(0.329 ns) + CELL(0.364 ns) = 4.655 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~5'
        Info: 6: + IC(0.305 ns) + CELL(0.071 ns) = 5.031 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[5]~6'
        Info: 7: + IC(0.291 ns) + CELL(0.071 ns) = 5.393 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[7]~7'
        Info: 8: + IC(0.306 ns) + CELL(0.071 ns) = 5.770 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~8'
        Info: 9: + IC(1.583 ns) + CELL(0.071 ns) = 7.424 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~9'
        Info: 10: + IC(0.302 ns) + CELL(0.071 ns) = 7.797 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[13]~10'
        Info: 11: + IC(0.298 ns) + CELL(0.071 ns) = 8.166 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~11'
        Info: 12: + IC(0.296 ns) + CELL(0.071 ns) = 8.533 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[17]~12'
        Info: 13: + IC(0.294 ns) + CELL(0.071 ns) = 8.898 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[19]~13'
        Info: 14: + IC(0.300 ns) + CELL(0.071 ns) = 9.269 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[21]~14'
        Info: 15: + IC(0.306 ns) + CELL(0.071 ns) = 9.646 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[23]~15'
        Info: 16: + IC(0.823 ns) + CELL(0.071 ns) = 10.540 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~16'
        Info: 17: + IC(0.423 ns) + CELL(0.071 ns) = 11.034 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~17'
        Info: 18: + IC(0.365 ns) + CELL(0.464 ns) = 11.863 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[29]~18'
        Info: 19: + IC(0.303 ns) + CELL(0.071 ns) = 12.237 ns; Loc. = LCCOMB_X26_Y11_N4; Fanout = 3; COMB Node = 'Ula32:ULA|Mux0~1'
        Info: 20: + IC(2.745 ns) + CELL(2.383 ns) = 17.365 ns; Loc. = PIN_D10; Fanout = 0; PIN Node = 'ALUResult[31]'
        Info: Total cell delay = 5.164 ns ( 29.74 % )
        Info: Total interconnect delay = 12.201 ns ( 70.26 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Fri May 17 14:33:20 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04


