{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543434224263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543434224270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 14:43:44 2018 " "Processing started: Wed Nov 28 14:43:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543434224270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434224270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RockBand -c RockBand " "Command: quartus_map --read_settings_files=on --write_settings_files=off RockBand -c RockBand" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434224271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543434225011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543434225012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "D:/Computer Engineering/RockBand/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "D:/Computer Engineering/RockBand/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/Computer Engineering/RockBand/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notes_display.v 1 1 " "Found 1 design units, including 1 entities, in source file notes_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 notes_display " "Found entity 1: notes_display" {  } { { "notes_display.v" "" { Text "D:/Computer Engineering/RockBand/notes_display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238435 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RockBand.v(103) " "Verilog HDL information at RockBand.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543434238437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rockband.v 15 15 " "Found 15 design units, including 15 entities, in source file rockband.v" { { "Info" "ISGN_ENTITY_NAME" "1 RockBand " "Found entity 1: RockBand" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "2 key_fsm " "Found entity 2: key_fsm" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "3 hit_detection " "Found entity 3: hit_detection" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "4 erase_note " "Found entity 4: erase_note" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "5 decimal_counter " "Found entity 5: decimal_counter" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "6 load_score " "Found entity 6: load_score" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "7 control " "Found entity 7: control" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "8 datapath " "Found entity 8: datapath" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "9 load_notes " "Found entity 9: load_notes" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "10 note_to_ram " "Found entity 10: note_to_ram" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "11 load_over " "Found entity 11: load_over" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 988 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "12 load_background " "Found entity 12: load_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1038 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "13 difficulty " "Found entity 13: difficulty" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1089 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "14 rate_divider " "Found entity 14: rate_divider" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""} { "Info" "ISGN_ENTITY_NAME" "15 hex_decoder " "Found entity 15: hex_decoder" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file background_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Background_ram " "Found entity 1: Background_ram" {  } { { "Background_ram.v" "" { Text "D:/Computer Engineering/RockBand/Background_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song1.v 1 1 " "Found 1 design units, including 1 entities, in source file song1.v" { { "Info" "ISGN_ENTITY_NAME" "1 song1 " "Found entity 1: song1" {  } { { "song1.v" "" { Text "D:/Computer Engineering/RockBand/song1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/Computer Engineering/RockBand/test.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file test_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_shift " "Found entity 1: test_shift" {  } { { "test_shift.v" "" { Text "D:/Computer Engineering/RockBand/test_shift.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notes_display_test.v 1 1 " "Found 1 design units, including 1 entities, in source file notes_display_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 notes_display_test " "Found entity 1: notes_display_test" {  } { { "notes_display_test.v" "" { Text "D:/Computer Engineering/RockBand/notes_display_test.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notes_display_test_two.v 1 1 " "Found 1 design units, including 1 entities, in source file notes_display_test_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 notes_display_test_two " "Found entity 1: notes_display_test_two" {  } { { "notes_display_test_two.v" "" { Text "D:/Computer Engineering/RockBand/notes_display_test_two.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notes_display_test_three.v 1 1 " "Found 1 design units, including 1 entities, in source file notes_display_test_three.v" { { "Info" "ISGN_ENTITY_NAME" "1 notes_display_test_three " "Found entity 1: notes_display_test_three" {  } { { "notes_display_test_three.v" "" { Text "D:/Computer Engineering/RockBand/notes_display_test_three.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover.v 1 1 " "Found 1 design units, including 1 entities, in source file gameover.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameover " "Found entity 1: gameover" {  } { { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238471 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_score_over RockBand.v(208) " "Verilog HDL Implicit Net warning at RockBand.v(208): created implicit net for \"done_score_over\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 208 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434238471 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ps2_key_pressed RockBand.v(279) " "Verilog HDL Implicit Net warning at RockBand.v(279): created implicit net for \"ps2_key_pressed\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 279 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434238471 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "color_end RockBand.v(1086) " "Verilog HDL Implicit Net warning at RockBand.v(1086): created implicit net for \"color_end\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434238472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RockBand " "Elaborating entity \"RockBand\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543434238626 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_color RockBand.v(103) " "Verilog HDL Always Construct warning at RockBand.v(103): inferring latch(es) for variable \"final_color\", which holds its previous value in one or more paths through the always construct" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543434238629 "|RockBand"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x RockBand.v(103) " "Verilog HDL Always Construct warning at RockBand.v(103): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543434238629 "|RockBand"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y RockBand.v(103) " "Verilog HDL Always Construct warning at RockBand.v(103): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543434238629 "|RockBand"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_in RockBand.v(103) " "Verilog HDL Always Construct warning at RockBand.v(103): inferring latch(es) for variable \"data_in\", which holds its previous value in one or more paths through the always construct" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543434238629 "|RockBand"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_address RockBand.v(103) " "Verilog HDL Always Construct warning at RockBand.v(103): inferring latch(es) for variable \"mem_address\", which holds its previous value in one or more paths through the always construct" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543434238629 "|RockBand"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wren RockBand.v(103) " "Verilog HDL Always Construct warning at RockBand.v(103): inferring latch(es) for variable \"wren\", which holds its previous value in one or more paths through the always construct" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543434238629 "|RockBand"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rden RockBand.v(103) " "Verilog HDL Always Construct warning at RockBand.v(103): inferring latch(es) for variable \"rden\", which holds its previous value in one or more paths through the always construct" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543434238630 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[0\] RockBand.v(103) " "Inferred latch for \"mem_address\[0\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238637 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[1\] RockBand.v(103) " "Inferred latch for \"mem_address\[1\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238637 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[2\] RockBand.v(103) " "Inferred latch for \"mem_address\[2\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238637 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[3\] RockBand.v(103) " "Inferred latch for \"mem_address\[3\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238638 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[4\] RockBand.v(103) " "Inferred latch for \"mem_address\[4\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238638 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[5\] RockBand.v(103) " "Inferred latch for \"mem_address\[5\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238638 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[6\] RockBand.v(103) " "Inferred latch for \"mem_address\[6\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238638 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_address\[7\] RockBand.v(103) " "Inferred latch for \"mem_address\[7\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238638 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] RockBand.v(103) " "Inferred latch for \"data_in\[0\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238638 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] RockBand.v(103) " "Inferred latch for \"data_in\[1\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238639 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] RockBand.v(103) " "Inferred latch for \"data_in\[2\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238639 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] RockBand.v(103) " "Inferred latch for \"data_in\[3\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238639 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] RockBand.v(103) " "Inferred latch for \"data_in\[4\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238639 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] RockBand.v(103) " "Inferred latch for \"y\[0\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238639 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] RockBand.v(103) " "Inferred latch for \"y\[1\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238639 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] RockBand.v(103) " "Inferred latch for \"y\[2\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238639 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] RockBand.v(103) " "Inferred latch for \"y\[3\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238640 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] RockBand.v(103) " "Inferred latch for \"y\[4\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238640 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] RockBand.v(103) " "Inferred latch for \"y\[5\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238640 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] RockBand.v(103) " "Inferred latch for \"y\[6\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238640 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] RockBand.v(103) " "Inferred latch for \"y\[7\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238640 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] RockBand.v(103) " "Inferred latch for \"y\[8\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238640 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] RockBand.v(103) " "Inferred latch for \"y\[9\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238640 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] RockBand.v(103) " "Inferred latch for \"x\[0\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238641 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] RockBand.v(103) " "Inferred latch for \"x\[1\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238641 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] RockBand.v(103) " "Inferred latch for \"x\[2\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238641 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] RockBand.v(103) " "Inferred latch for \"x\[3\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238641 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] RockBand.v(103) " "Inferred latch for \"x\[4\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238641 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] RockBand.v(103) " "Inferred latch for \"x\[5\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238641 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] RockBand.v(103) " "Inferred latch for \"x\[6\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238641 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] RockBand.v(103) " "Inferred latch for \"x\[7\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238642 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] RockBand.v(103) " "Inferred latch for \"x\[8\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238642 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[9\] RockBand.v(103) " "Inferred latch for \"x\[9\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238642 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_color\[0\] RockBand.v(103) " "Inferred latch for \"final_color\[0\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238642 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_color\[1\] RockBand.v(103) " "Inferred latch for \"final_color\[1\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238642 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_color\[2\] RockBand.v(103) " "Inferred latch for \"final_color\[2\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238642 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_color\[3\] RockBand.v(103) " "Inferred latch for \"final_color\[3\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238642 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_color\[4\] RockBand.v(103) " "Inferred latch for \"final_color\[4\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238642 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_color\[5\] RockBand.v(103) " "Inferred latch for \"final_color\[5\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238643 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_color\[6\] RockBand.v(103) " "Inferred latch for \"final_color\[6\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238643 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_color\[7\] RockBand.v(103) " "Inferred latch for \"final_color\[7\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238643 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "final_color\[8\] RockBand.v(103) " "Inferred latch for \"final_color\[8\]\" at RockBand.v(103)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238643 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rden RockBand.v(109) " "Inferred latch for \"rden\" at RockBand.v(109)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238643 "|RockBand"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren RockBand.v(109) " "Inferred latch for \"wren\" at RockBand.v(109)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238643 "|RockBand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "RockBand.v" "VGA" { Text "D:/Computer Engineering/RockBand/RockBand.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434238681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434238683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434238743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434238744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE start.mif " "Parameter \"INIT_FILE\" = \"start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434238744 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434238744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_99m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_99m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_99m1 " "Found entity 1: altsyncram_99m1" {  } { { "db/altsyncram_99m1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_99m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_99m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_99m1:auto_generated " "Elaborating entity \"altsyncram_99m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_99m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434238828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "D:/Computer Engineering/RockBand/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_99m1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_99m1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_99m1.tdf" "decode2" { Text "D:/Computer Engineering/RockBand/db/altsyncram_99m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434238886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "D:/Computer Engineering/RockBand/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434238943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434238943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_99m1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_99m1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_99m1.tdf" "rden_decode_b" { Text "D:/Computer Engineering/RockBand/db/altsyncram_99m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434238944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8hb " "Found entity 1: mux_8hb" {  } { { "db/mux_8hb.tdf" "" { Text "D:/Computer Engineering/RockBand/db/mux_8hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434239001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434239001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_99m1:auto_generated\|mux_8hb:mux3 " "Elaborating entity \"mux_8hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_99m1:auto_generated\|mux_8hb:mux3\"" {  } { { "db/altsyncram_99m1.tdf" "mux3" { Text "D:/Computer Engineering/RockBand/db/altsyncram_99m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239090 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434239090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434239149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434239149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "D:/Computer Engineering/RockBand/vga_adapter/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hit_detection hit_detection:hit_detection0 " "Elaborating entity \"hit_detection\" for hierarchy \"hit_detection:hit_detection0\"" {  } { { "RockBand.v" "hit_detection0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239159 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "early_note RockBand.v(354) " "Verilog HDL or VHDL warning at RockBand.v(354): object \"early_note\" assigned a value but never read" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543434239160 "|RockBand|hit_detection:hit_detection0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(374) " "Verilog HDL assignment warning at RockBand.v(374): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239160 "|RockBand|hit_detection:hit_detection0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(375) " "Verilog HDL assignment warning at RockBand.v(375): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239160 "|RockBand|hit_detection:hit_detection0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_background load_background:load_background0 " "Elaborating entity \"load_background\" for hierarchy \"load_background:load_background0\"" {  } { { "RockBand.v" "load_background0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 RockBand.v(1066) " "Verilog HDL assignment warning at RockBand.v(1066): truncated value with size 32 to match size of target (17)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239177 "|RockBand|load_background:load_background0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(1068) " "Verilog HDL assignment warning at RockBand.v(1068): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239177 "|RockBand|load_background:load_background0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(1072) " "Verilog HDL assignment warning at RockBand.v(1072): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239177 "|RockBand|load_background:load_background0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Background_ram load_background:load_background0\|Background_ram:b0 " "Elaborating entity \"Background_ram\" for hierarchy \"load_background:load_background0\|Background_ram:b0\"" {  } { { "RockBand.v" "b0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram load_background:load_background0\|Background_ram:b0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"load_background:load_background0\|Background_ram:b0\|altsyncram:altsyncram_component\"" {  } { { "Background_ram.v" "altsyncram_component" { Text "D:/Computer Engineering/RockBand/Background_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load_background:load_background0\|Background_ram:b0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"load_background:load_background0\|Background_ram:b0\|altsyncram:altsyncram_component\"" {  } { { "Background_ram.v" "" { Text "D:/Computer Engineering/RockBand/Background_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load_background:load_background0\|Background_ram:b0\|altsyncram:altsyncram_component " "Instantiated megafunction \"load_background:load_background0\|Background_ram:b0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./background.mif " "Parameter \"init_file\" = \"./background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239220 ""}  } { { "Background_ram.v" "" { Text "D:/Computer Engineering/RockBand/Background_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434239220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mbo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mbo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mbo1 " "Found entity 1: altsyncram_mbo1" {  } { { "db/altsyncram_mbo1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_mbo1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434239291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434239291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mbo1 load_background:load_background0\|Background_ram:b0\|altsyncram:altsyncram_component\|altsyncram_mbo1:auto_generated " "Elaborating entity \"altsyncram_mbo1\" for hierarchy \"load_background:load_background0\|Background_ram:b0\|altsyncram:altsyncram_component\|altsyncram_mbo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover load_background:load_background0\|gameover:g0 " "Elaborating entity \"gameover\" for hierarchy \"load_background:load_background0\|gameover:g0\"" {  } { { "RockBand.v" "g0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\"" {  } { { "gameover.v" "altsyncram_component" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\"" {  } { { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component " "Instantiated megafunction \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../gameover.mif " "Parameter \"init_file\" = \"../gameover.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239331 ""}  } { { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434239331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_auf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_auf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_auf1 " "Found entity 1: altsyncram_auf1" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434239401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434239401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_auf1 load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated " "Elaborating entity \"altsyncram_auf1\" for hierarchy \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_over load_over:load_over0 " "Elaborating entity \"load_over\" for hierarchy \"load_over:load_over0\"" {  } { { "RockBand.v" "load_over0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239453 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 RockBand.v(1016) " "Verilog HDL assignment warning at RockBand.v(1016): truncated value with size 32 to match size of target (17)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239454 "|RockBand|load_over:load_over0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(1018) " "Verilog HDL assignment warning at RockBand.v(1018): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239454 "|RockBand|load_over:load_over0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(1022) " "Verilog HDL assignment warning at RockBand.v(1022): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239454 "|RockBand|load_over:load_over0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_notes load_notes:load_notes0 " "Elaborating entity \"load_notes\" for hierarchy \"load_notes:load_notes0\"" {  } { { "RockBand.v" "load_notes0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RockBand.v(855) " "Verilog HDL assignment warning at RockBand.v(855): truncated value with size 32 to match size of target (8)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239504 "|RockBand|load_notes:load_notes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RockBand.v(872) " "Verilog HDL assignment warning at RockBand.v(872): truncated value with size 32 to match size of target (3)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239505 "|RockBand|load_notes:load_notes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RockBand.v(873) " "Verilog HDL assignment warning at RockBand.v(873): truncated value with size 32 to match size of target (3)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239505 "|RockBand|load_notes:load_notes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RockBand.v(878) " "Verilog HDL assignment warning at RockBand.v(878): truncated value with size 32 to match size of target (8)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239505 "|RockBand|load_notes:load_notes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(888) " "Verilog HDL assignment warning at RockBand.v(888): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239506 "|RockBand|load_notes:load_notes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 RockBand.v(889) " "Verilog HDL assignment warning at RockBand.v(889): truncated value with size 32 to match size of target (7)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239506 "|RockBand|load_notes:load_notes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 RockBand.v(897) " "Verilog HDL assignment warning at RockBand.v(897): truncated value with size 32 to match size of target (3)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239506 "|RockBand|load_notes:load_notes0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RockBand.v(901) " "Verilog HDL assignment warning at RockBand.v(901): truncated value with size 32 to match size of target (8)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239506 "|RockBand|load_notes:load_notes0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "note_to_ram note_to_ram:note_to_ram0 " "Elaborating entity \"note_to_ram\" for hierarchy \"note_to_ram:note_to_ram0\"" {  } { { "RockBand.v" "note_to_ram0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 RockBand.v(947) " "Verilog HDL assignment warning at RockBand.v(947): truncated value with size 10 to match size of target (8)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239539 "|RockBand|note_to_ram:note_to_ram0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RockBand.v(963) " "Verilog HDL assignment warning at RockBand.v(963): truncated value with size 32 to match size of target (8)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239539 "|RockBand|note_to_ram:note_to_ram0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notes_display_test notes_display_test:notes_display0 " "Elaborating entity \"notes_display_test\" for hierarchy \"notes_display_test:notes_display0\"" {  } { { "RockBand.v" "notes_display0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram notes_display_test:notes_display0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"notes_display_test:notes_display0\|altsyncram:altsyncram_component\"" {  } { { "notes_display_test.v" "altsyncram_component" { Text "D:/Computer Engineering/RockBand/notes_display_test.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "notes_display_test:notes_display0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"notes_display_test:notes_display0\|altsyncram:altsyncram_component\"" {  } { { "notes_display_test.v" "" { Text "D:/Computer Engineering/RockBand/notes_display_test.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "notes_display_test:notes_display0\|altsyncram:altsyncram_component " "Instantiated megafunction \"notes_display_test:notes_display0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file notes_display.mif " "Parameter \"init_file\" = \"notes_display.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 5 " "Parameter \"width_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239582 ""}  } { { "notes_display_test.v" "" { Text "D:/Computer Engineering/RockBand/notes_display_test.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434239582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uv32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uv32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uv32 " "Found entity 1: altsyncram_uv32" {  } { { "db/altsyncram_uv32.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_uv32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434239637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434239637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uv32 notes_display_test:notes_display0\|altsyncram:altsyncram_component\|altsyncram_uv32:auto_generated " "Elaborating entity \"altsyncram_uv32\" for hierarchy \"notes_display_test:notes_display0\|altsyncram:altsyncram_component\|altsyncram_uv32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_note erase_note:remove_note0 " "Elaborating entity \"erase_note\" for hierarchy \"erase_note:remove_note0\"" {  } { { "RockBand.v" "remove_note0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239644 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "correct RockBand.v(387) " "Verilog HDL or VHDL warning at RockBand.v(387): object \"correct\" assigned a value but never read" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543434239644 "|RockBand|erase_note:remove_note0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrong RockBand.v(387) " "Verilog HDL or VHDL warning at RockBand.v(387): object \"wrong\" assigned a value but never read" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543434239644 "|RockBand|erase_note:remove_note0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "song1 song1:song " "Elaborating entity \"song1\" for hierarchy \"song1:song\"" {  } { { "RockBand.v" "song" { Text "D:/Computer Engineering/RockBand/RockBand.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram song1:song\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"song1:song\|altsyncram:altsyncram_component\"" {  } { { "song1.v" "altsyncram_component" { Text "D:/Computer Engineering/RockBand/song1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "song1:song\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"song1:song\|altsyncram:altsyncram_component\"" {  } { { "song1.v" "" { Text "D:/Computer Engineering/RockBand/song1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "song1:song\|altsyncram:altsyncram_component " "Instantiated megafunction \"song1:song\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./song1.mif " "Parameter \"init_file\" = \"./song1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434239678 ""}  } { { "song1.v" "" { Text "D:/Computer Engineering/RockBand/song1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434239678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ln1 " "Found entity 1: altsyncram_2ln1" {  } { { "db/altsyncram_2ln1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_2ln1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434239733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434239733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ln1 song1:song\|altsyncram:altsyncram_component\|altsyncram_2ln1:auto_generated " "Elaborating entity \"altsyncram_2ln1\" for hierarchy \"song1:song\|altsyncram:altsyncram_component\|altsyncram_2ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_score load_score:lscore " "Elaborating entity \"load_score\" for hierarchy \"load_score:lscore\"" {  } { { "RockBand.v" "lscore" { Text "D:/Computer Engineering/RockBand/RockBand.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239741 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RockBand.v(453) " "Verilog HDL Case Statement warning at RockBand.v(453): incomplete case statement has no default case item" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543434239742 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current RockBand.v(453) " "Verilog HDL Always Construct warning at RockBand.v(453): inferring latch(es) for variable \"current\", which holds its previous value in one or more paths through the always construct" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543434239742 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RockBand.v(490) " "Verilog HDL assignment warning at RockBand.v(490): truncated value with size 32 to match size of target (4)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239742 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(495) " "Verilog HDL assignment warning at RockBand.v(495): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239742 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RockBand.v(509) " "Verilog HDL assignment warning at RockBand.v(509): truncated value with size 32 to match size of target (4)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239743 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(514) " "Verilog HDL assignment warning at RockBand.v(514): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239743 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RockBand.v(528) " "Verilog HDL assignment warning at RockBand.v(528): truncated value with size 32 to match size of target (4)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239743 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(533) " "Verilog HDL assignment warning at RockBand.v(533): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239743 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RockBand.v(547) " "Verilog HDL assignment warning at RockBand.v(547): truncated value with size 32 to match size of target (4)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239744 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(552) " "Verilog HDL assignment warning at RockBand.v(552): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239744 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RockBand.v(566) " "Verilog HDL assignment warning at RockBand.v(566): truncated value with size 32 to match size of target (4)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239744 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(571) " "Verilog HDL assignment warning at RockBand.v(571): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239744 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RockBand.v(585) " "Verilog HDL assignment warning at RockBand.v(585): truncated value with size 32 to match size of target (4)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239744 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(590) " "Verilog HDL assignment warning at RockBand.v(590): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239745 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 RockBand.v(605) " "Verilog HDL assignment warning at RockBand.v(605): truncated value with size 32 to match size of target (2)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239745 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(611) " "Verilog HDL assignment warning at RockBand.v(611): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239745 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RockBand.v(618) " "Verilog HDL assignment warning at RockBand.v(618): truncated value with size 32 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239746 "|RockBand|load_score:lscore"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 RockBand.v(619) " "Verilog HDL assignment warning at RockBand.v(619): truncated value with size 11 to match size of target (10)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239746 "|RockBand|load_score:lscore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current\[0\] RockBand.v(453) " "Inferred latch for \"current\[0\]\" at RockBand.v(453)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434239750 "|RockBand|load_score:lscore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current\[1\] RockBand.v(453) " "Inferred latch for \"current\[1\]\" at RockBand.v(453)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434239750 "|RockBand|load_score:lscore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current\[2\] RockBand.v(453) " "Inferred latch for \"current\[2\]\" at RockBand.v(453)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434239750 "|RockBand|load_score:lscore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current\[3\] RockBand.v(453) " "Inferred latch for \"current\[3\]\" at RockBand.v(453)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434239750 "|RockBand|load_score:lscore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_counter load_score:lscore\|decimal_counter:d_counter " "Elaborating entity \"decimal_counter\" for hierarchy \"load_score:lscore\|decimal_counter:d_counter\"" {  } { { "RockBand.v" "d_counter" { Text "D:/Computer Engineering/RockBand/RockBand.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RockBand.v(425) " "Verilog HDL assignment warning at RockBand.v(425): truncated value with size 32 to match size of target (4)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239777 "|RockBand|load_score:lscore|decimal_counter:d_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RockBand.v(426) " "Verilog HDL assignment warning at RockBand.v(426): truncated value with size 32 to match size of target (4)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239777 "|RockBand|load_score:lscore|decimal_counter:d_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 RockBand.v(427) " "Verilog HDL assignment warning at RockBand.v(427): truncated value with size 32 to match size of target (4)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239778 "|RockBand|load_score:lscore|decimal_counter:d_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder load_score:lscore\|hex_decoder:h0 " "Elaborating entity \"hex_decoder\" for hierarchy \"load_score:lscore\|hex_decoder:h0\"" {  } { { "RockBand.v" "h0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty difficulty:difficulty0 " "Elaborating entity \"difficulty\" for hierarchy \"difficulty:difficulty0\"" {  } { { "RockBand.v" "difficulty0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control0 " "Elaborating entity \"control\" for hierarchy \"control:control0\"" {  } { { "RockBand.v" "control0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RockBand.v(648) " "Verilog HDL assignment warning at RockBand.v(648): truncated value with size 32 to match size of target (1)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239829 "|RockBand|control:control0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RockBand.v(699) " "Verilog HDL Case Statement warning at RockBand.v(699): incomplete case statement has no default case item" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 699 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543434239830 "|RockBand|control:control0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RockBand.v(699) " "Verilog HDL Case Statement information at RockBand.v(699): all case item expressions in this case statement are onehot" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 699 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543434239830 "|RockBand|control:control0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pass RockBand.v(629) " "Output port \"pass\" at RockBand.v(629) has no driver" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 629 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543434239831 "|RockBand|control:control0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider control:control0\|rate_divider:r0 " "Elaborating entity \"rate_divider\" for hierarchy \"control:control0\|rate_divider:r0\"" {  } { { "RockBand.v" "r0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 RockBand.v(1116) " "Verilog HDL assignment warning at RockBand.v(1116): truncated value with size 32 to match size of target (26)" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239846 "|RockBand|control:control0|rate_divider:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath0\"" {  } { { "RockBand.v" "datapath0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:PS2\"" {  } { { "RockBand.v" "PS2" { Text "D:/Computer Engineering/RockBand/RockBand.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "D:/Computer Engineering/RockBand/PS2_Controller.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "D:/Computer Engineering/RockBand/PS2_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 Altera_UP_PS2_Command_Out.v(206) " "Verilog HDL assignment warning at Altera_UP_PS2_Command_Out.v(206): truncated value with size 17 to match size of target (16)" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "D:/Computer Engineering/RockBand/Altera_UP_PS2_Command_Out.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543434239884 "|RockBand|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_fsm key_fsm:start_pressed " "Elaborating entity \"key_fsm\" for hierarchy \"key_fsm:start_pressed\"" {  } { { "RockBand.v" "start_pressed" { Text "D:/Computer Engineering/RockBand/RockBand.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434239885 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "RockBand.v(328) " "Verilog HDL Case Statement warning at RockBand.v(328): incomplete case statement has no default case item" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 328 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543434239886 "|RockBand|key_fsm:start_pressed"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a0 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a1 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 64 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a2 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a3 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a4 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a5 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a6 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a7 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a8 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 218 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a9 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 240 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a10 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a11 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a12 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 306 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a13 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a14 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a15 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a16 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 394 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a17 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a18 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 438 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a19 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a20 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a21 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a22 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a23 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 548 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a24 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 570 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a25 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 592 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a26 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a27 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a28 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a29 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a30 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 702 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a31 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a32 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 746 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a33 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a34 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a35 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 812 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a36 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 834 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a37 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 856 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a38 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a39 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 900 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a40 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 922 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a41 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a42 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a43 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 988 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a44 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1010 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a45 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1032 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a46 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a47 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1076 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a48 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a49 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1120 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a50 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1142 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a51 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1164 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a52 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a53 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1208 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a54 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1230 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a55 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1252 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a56 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1274 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a57 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a58 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1318 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a59 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1340 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a60 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1362 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a61 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1384 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a62 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a63 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a64 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1450 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a65 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1472 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a66 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1494 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a67 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1516 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a68 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1538 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a69 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1560 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a70 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1582 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a71 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1604 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a72 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1626 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a73 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1648 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a74 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1670 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a75 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1692 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a76 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1714 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a77 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1736 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a78 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1758 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a79 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1780 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a80 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1802 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a81 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1824 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a82 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1846 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a83 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1868 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a84 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1890 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a85 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1912 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a86 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1934 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a87 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1956 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a88 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 1978 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a89 " "Synthesized away node \"load_background:load_background0\|gameover:g0\|altsyncram:altsyncram_component\|altsyncram_auf1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_auf1.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altsyncram_auf1.tdf" 2000 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "gameover.v" "" { Text "D:/Computer Engineering/RockBand/gameover.v" 81 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 1086 0 0 } } { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 177 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434240295 "|RockBand|load_background:load_background0|gameover:g0|altsyncram:altsyncram_component|altsyncram_auf1:auto_generated|ram_block1a89"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543434240295 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543434240295 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lscore\|decimal_counter:d_counter\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lscore\|decimal_counter:d_counter\|Div1\"" {  } { { "RockBand.v" "Div1" { Text "D:/Computer Engineering/RockBand/RockBand.v" 427 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lscore\|decimal_counter:d_counter\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lscore\|decimal_counter:d_counter\|Mod1\"" {  } { { "RockBand.v" "Mod1" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lscore\|decimal_counter:d_counter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lscore\|decimal_counter:d_counter\|Div0\"" {  } { { "RockBand.v" "Div0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lscore\|decimal_counter:d_counter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lscore\|decimal_counter:d_counter\|Mod0\"" {  } { { "RockBand.v" "Mod0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 425 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lcorrect\|decimal_counter:d_counter\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lcorrect\|decimal_counter:d_counter\|Div1\"" {  } { { "RockBand.v" "Div1" { Text "D:/Computer Engineering/RockBand/RockBand.v" 427 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lcorrect\|decimal_counter:d_counter\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lcorrect\|decimal_counter:d_counter\|Mod1\"" {  } { { "RockBand.v" "Mod1" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lcorrect\|decimal_counter:d_counter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lcorrect\|decimal_counter:d_counter\|Div0\"" {  } { { "RockBand.v" "Div0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lcorrect\|decimal_counter:d_counter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lcorrect\|decimal_counter:d_counter\|Mod0\"" {  } { { "RockBand.v" "Mod0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 425 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lwrong\|decimal_counter:d_counter\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lwrong\|decimal_counter:d_counter\|Div1\"" {  } { { "RockBand.v" "Div1" { Text "D:/Computer Engineering/RockBand/RockBand.v" 427 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lwrong\|decimal_counter:d_counter\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lwrong\|decimal_counter:d_counter\|Mod1\"" {  } { { "RockBand.v" "Mod1" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lwrong\|decimal_counter:d_counter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lwrong\|decimal_counter:d_counter\|Div0\"" {  } { { "RockBand.v" "Div0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lwrong\|decimal_counter:d_counter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lwrong\|decimal_counter:d_counter\|Mod0\"" {  } { { "RockBand.v" "Mod0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 425 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lhit\|decimal_counter:d_counter\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lhit\|decimal_counter:d_counter\|Mod1\"" {  } { { "RockBand.v" "Mod1" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lhit\|decimal_counter:d_counter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lhit\|decimal_counter:d_counter\|Div0\"" {  } { { "RockBand.v" "Div0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "load_score:lhit\|decimal_counter:d_counter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"load_score:lhit\|decimal_counter:d_counter\|Mod0\"" {  } { { "RockBand.v" "Mod0" { Text "D:/Computer Engineering/RockBand/RockBand.v" 425 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434241455 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543434241455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Div1\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 427 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434241507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Div1 " "Instantiated megafunction \"load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241507 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 427 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434241507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "D:/Computer Engineering/RockBand/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434241559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434241559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "D:/Computer Engineering/RockBand/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434241576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434241576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/Computer Engineering/RockBand/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434241598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434241598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Mod1\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434241612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Mod1 " "Instantiated megafunction \"load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241612 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434241612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "D:/Computer Engineering/RockBand/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434241669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434241669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Div0\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434241682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Div0 " "Instantiated megafunction \"load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241683 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434241683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "D:/Computer Engineering/RockBand/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434241733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434241733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Computer Engineering/RockBand/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434241751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434241751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/Computer Engineering/RockBand/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434241771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434241771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Mod0\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 425 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434241783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Mod0 " "Instantiated megafunction \"load_score:lscore\|decimal_counter:d_counter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241783 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 425 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434241783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "D:/Computer Engineering/RockBand/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434241832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434241832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "D:/Computer Engineering/RockBand/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434241850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434241850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "D:/Computer Engineering/RockBand/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543434241872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434241872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Div1\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 427 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434241885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Div1 " "Instantiated megafunction \"load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241885 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 427 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434241885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Mod1\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434241901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Mod1 " "Instantiated megafunction \"load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241901 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434241901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Mod0\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 425 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434241930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Mod0 " "Instantiated megafunction \"load_score:lcorrect\|decimal_counter:d_counter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434241930 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 425 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434241930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load_score:lhit\|decimal_counter:d_counter\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"load_score:lhit\|decimal_counter:d_counter\|lpm_divide:Mod1\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434242003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load_score:lhit\|decimal_counter:d_counter\|lpm_divide:Mod1 " "Instantiated megafunction \"load_score:lhit\|decimal_counter:d_counter\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434242003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434242003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434242003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434242003 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 426 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434242003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "load_score:lhit\|decimal_counter:d_counter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"load_score:lhit\|decimal_counter:d_counter\|lpm_divide:Mod0\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 425 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434242032 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "load_score:lhit\|decimal_counter:d_counter\|lpm_divide:Mod0 " "Instantiated megafunction \"load_score:lhit\|decimal_counter:d_counter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434242032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434242032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434242032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543434242032 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 425 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543434242032 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543434242394 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[8\] " "Latch x\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242458 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[6\] " "Latch x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242459 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[7\] " "Latch x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242459 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[4\] " "Latch y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242459 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[5\] " "Latch y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242459 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[6\] " "Latch y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242459 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[7\] " "Latch y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242459 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final_color\[7\] " "Latch final_color\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242459 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[0\] " "Latch x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242459 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[1\] " "Latch x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242459 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242459 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[2\] " "Latch x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242460 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[3\] " "Latch x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242460 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[4\] " "Latch x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242460 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[5\] " "Latch x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242460 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final_color\[8\] " "Latch final_color\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242460 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final_color\[6\] " "Latch final_color\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242460 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final_color\[4\] " "Latch final_color\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242460 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final_color\[5\] " "Latch final_color\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242461 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final_color\[3\] " "Latch final_color\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242461 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final_color\[1\] " "Latch final_color\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242461 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final_color\[2\] " "Latch final_color\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242461 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "final_color\[0\] " "Latch final_color\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242461 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lscore\|current\[0\] " "Latch load_score:lscore\|current\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lscore\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lscore\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242461 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lscore\|current\[1\] " "Latch load_score:lscore\|current\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lscore\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lscore\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242461 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lscore\|current\[2\] " "Latch load_score:lscore\|current\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lscore\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lscore\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242461 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lscore\|current\[3\] " "Latch load_score:lscore\|current\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lscore\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lscore\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242461 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lcorrect\|current\[0\] " "Latch load_score:lcorrect\|current\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lcorrect\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lcorrect\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242461 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lcorrect\|current\[1\] " "Latch load_score:lcorrect\|current\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lcorrect\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lcorrect\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242461 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lcorrect\|current\[2\] " "Latch load_score:lcorrect\|current\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lcorrect\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lcorrect\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242462 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lcorrect\|current\[3\] " "Latch load_score:lcorrect\|current\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lcorrect\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lcorrect\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242462 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lwrong\|current\[0\] " "Latch load_score:lwrong\|current\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lwrong\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lwrong\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242462 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lwrong\|current\[1\] " "Latch load_score:lwrong\|current\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lwrong\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lwrong\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242462 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lwrong\|current\[2\] " "Latch load_score:lwrong\|current\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lwrong\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lwrong\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242462 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lwrong\|current\[3\] " "Latch load_score:lwrong\|current\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lwrong\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lwrong\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242462 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lhit\|current\[0\] " "Latch load_score:lhit\|current\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lhit\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lhit\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242462 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lhit\|current\[1\] " "Latch load_score:lhit\|current\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lhit\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lhit\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242462 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lhit\|current\[2\] " "Latch load_score:lhit\|current\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lhit\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lhit\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242462 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:lhit\|current\[3\] " "Latch load_score:lhit\|current\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:lhit\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:lhit\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242462 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:finalscore\|current\[0\] " "Latch load_score:finalscore\|current\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:finalscore\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:finalscore\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242463 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:finalscore\|current\[1\] " "Latch load_score:finalscore\|current\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:finalscore\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:finalscore\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242463 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:finalscore\|current\[2\] " "Latch load_score:finalscore\|current\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:finalscore\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:finalscore\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242463 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "load_score:finalscore\|current\[3\] " "Latch load_score:finalscore\|current\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_score:finalscore\|current_place\[1\] " "Ports D and ENA on the latch are fed by the same signal load_score:finalscore\|current_place\[1\]" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 462 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242463 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 453 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[0\] " "Latch y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242463 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[1\] " "Latch y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242463 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[2\] " "Latch y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242463 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[3\] " "Latch y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_background " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_background" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242463 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "wren " "Latch wren has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_notes:load_notes0\|remove " "Ports D and ENA on the latch are fed by the same signal load_notes:load_notes0\|remove" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 791 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242464 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rden " "Latch rden has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_notes:load_notes0\|remove " "Ports D and ENA on the latch are fed by the same signal load_notes:load_notes0\|remove" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 791 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242464 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 83 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[4\] " "Latch data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_notes " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_notes" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242464 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_address\[0\] " "Latch mem_address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_notes:load_notes0\|remove " "Ports D and ENA on the latch are fed by the same signal load_notes:load_notes0\|remove" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 791 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242464 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_address\[1\] " "Latch mem_address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_notes:load_notes0\|remove " "Ports D and ENA on the latch are fed by the same signal load_notes:load_notes0\|remove" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 791 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242464 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_address\[2\] " "Latch mem_address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_notes:load_notes0\|remove " "Ports D and ENA on the latch are fed by the same signal load_notes:load_notes0\|remove" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 791 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242464 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_address\[3\] " "Latch mem_address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_notes:load_notes0\|remove " "Ports D and ENA on the latch are fed by the same signal load_notes:load_notes0\|remove" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 791 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242464 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_address\[4\] " "Latch mem_address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_notes:load_notes0\|remove " "Ports D and ENA on the latch are fed by the same signal load_notes:load_notes0\|remove" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 791 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242465 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_address\[5\] " "Latch mem_address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_notes:load_notes0\|remove " "Ports D and ENA on the latch are fed by the same signal load_notes:load_notes0\|remove" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 791 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242465 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_address\[6\] " "Latch mem_address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_notes:load_notes0\|remove " "Ports D and ENA on the latch are fed by the same signal load_notes:load_notes0\|remove" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 791 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242465 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_address\[7\] " "Latch mem_address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA load_notes:load_notes0\|remove " "Ports D and ENA on the latch are fed by the same signal load_notes:load_notes0\|remove" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 791 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242465 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[3\] " "Latch data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_notes " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_notes" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242465 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[2\] " "Latch data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_notes " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_notes" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242465 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[1\] " "Latch data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_notes " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_notes" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242465 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[0\] " "Latch data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath0\|draw_notes " "Ports D and ENA on the latch are fed by the same signal datapath:datapath0\|draw_notes" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 732 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543434242465 ""}  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 103 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543434242465 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543434243873 "|RockBand|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543434243873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543434244088 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543434245939 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 385 " "Ignored 385 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1543434246079 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1543434246079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Computer Engineering/RockBand/output_files/RockBand.map.smsg " "Generated suppressed messages file D:/Computer Engineering/RockBand/output_files/RockBand.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434246249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543434246736 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543434246736 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543434246873 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/Computer Engineering/RockBand/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543434246873 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434247102 "|RockBand|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434247102 "|RockBand|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434247102 "|RockBand|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434247102 "|RockBand|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434247102 "|RockBand|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434247102 "|RockBand|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434247102 "|RockBand|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434247102 "|RockBand|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434247102 "|RockBand|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "RockBand.v" "" { Text "D:/Computer Engineering/RockBand/RockBand.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543434247102 "|RockBand|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543434247102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2767 " "Implemented 2767 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543434247112 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543434247112 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543434247112 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2440 " "Implemented 2440 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543434247112 ""} { "Info" "ICUT_CUT_TM_RAMS" "280 " "Implemented 280 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543434247112 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543434247112 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543434247112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 674 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 674 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543434247219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 14:44:07 2018 " "Processing ended: Wed Nov 28 14:44:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543434247219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543434247219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543434247219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543434247219 ""}
