
stepper.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002978  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002b00  08002b00  00012b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b30  08002b30  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002b30  08002b30  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b30  08002b30  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b30  08002b30  00012b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b34  08002b34  00012b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002b38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          0000006c  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000078  20000078  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000920e  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000171c  00000000  00000000  0002928d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000009a0  00000000  00000000  0002a9b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000076e  00000000  00000000  0002b350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001c6a1  00000000  00000000  0002babe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000bceb  00000000  00000000  0004815f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ae524  00000000  00000000  00053e4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000027d8  00000000  00000000  00102370  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  00104b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002ae8 	.word	0x08002ae8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002ae8 	.word	0x08002ae8

080001c8 <stepperMotorStep>:
             delayTicks = us * (SystemCoreClock / 1000000); // Convert microseconds to ticks
    while (DWT->CYCCNT - startTick < delayTicks); // Wait until the delay is completed
}


void stepperMotorStep(int step) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
    switch(step % 4) {
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	425a      	negs	r2, r3
 80001d4:	f003 0303 	and.w	r3, r3, #3
 80001d8:	f002 0203 	and.w	r2, r2, #3
 80001dc:	bf58      	it	pl
 80001de:	4253      	negpl	r3, r2
 80001e0:	2b03      	cmp	r3, #3
 80001e2:	d86f      	bhi.n	80002c4 <stepperMotorStep+0xfc>
 80001e4:	a201      	add	r2, pc, #4	; (adr r2, 80001ec <stepperMotorStep+0x24>)
 80001e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001ea:	bf00      	nop
 80001ec:	080001fd 	.word	0x080001fd
 80001f0:	0800022f 	.word	0x0800022f
 80001f4:	08000261 	.word	0x08000261
 80001f8:	08000293 	.word	0x08000293
        case 0:
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);   // IN1
 80001fc:	2201      	movs	r2, #1
 80001fe:	2102      	movs	r1, #2
 8000200:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000204:	f000 fd8e 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET); // IN2
 8000208:	2200      	movs	r2, #0
 800020a:	2104      	movs	r1, #4
 800020c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000210:	f000 fd88 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET); // IN3
 8000214:	2200      	movs	r2, #0
 8000216:	2108      	movs	r1, #8
 8000218:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800021c:	f000 fd82 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // IN4
 8000220:	2200      	movs	r2, #0
 8000222:	2110      	movs	r1, #16
 8000224:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000228:	f000 fd7c 	bl	8000d24 <HAL_GPIO_WritePin>
            break;
 800022c:	e04a      	b.n	80002c4 <stepperMotorStep+0xfc>
        case 1:
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800022e:	2200      	movs	r2, #0
 8000230:	2102      	movs	r1, #2
 8000232:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000236:	f000 fd75 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 800023a:	2201      	movs	r2, #1
 800023c:	2104      	movs	r1, #4
 800023e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000242:	f000 fd6f 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000246:	2200      	movs	r2, #0
 8000248:	2108      	movs	r1, #8
 800024a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800024e:	f000 fd69 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000252:	2200      	movs	r2, #0
 8000254:	2110      	movs	r1, #16
 8000256:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800025a:	f000 fd63 	bl	8000d24 <HAL_GPIO_WritePin>
            break;
 800025e:	e031      	b.n	80002c4 <stepperMotorStep+0xfc>
        case 2:
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000260:	2200      	movs	r2, #0
 8000262:	2102      	movs	r1, #2
 8000264:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000268:	f000 fd5c 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 800026c:	2200      	movs	r2, #0
 800026e:	2104      	movs	r1, #4
 8000270:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000274:	f000 fd56 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000278:	2201      	movs	r2, #1
 800027a:	2108      	movs	r1, #8
 800027c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000280:	f000 fd50 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000284:	2200      	movs	r2, #0
 8000286:	2110      	movs	r1, #16
 8000288:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800028c:	f000 fd4a 	bl	8000d24 <HAL_GPIO_WritePin>
            break;
 8000290:	e018      	b.n	80002c4 <stepperMotorStep+0xfc>
        case 3:
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000292:	2200      	movs	r2, #0
 8000294:	2102      	movs	r1, #2
 8000296:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800029a:	f000 fd43 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 800029e:	2200      	movs	r2, #0
 80002a0:	2104      	movs	r1, #4
 80002a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002a6:	f000 fd3d 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80002aa:	2200      	movs	r2, #0
 80002ac:	2108      	movs	r1, #8
 80002ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002b2:	f000 fd37 	bl	8000d24 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80002b6:	2201      	movs	r2, #1
 80002b8:	2110      	movs	r1, #16
 80002ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002be:	f000 fd31 	bl	8000d24 <HAL_GPIO_WritePin>
            break;
 80002c2:	bf00      	nop
    }
}
 80002c4:	bf00      	nop
 80002c6:	3708      	adds	r7, #8
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}

080002cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b086      	sub	sp, #24
 80002d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002d2:	f000 fa25 	bl	8000720 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002d6:	f000 f877 	bl	80003c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002da:	f000 f925 	bl	8000528 <MX_GPIO_Init>
  MX_TIM1_Init();
 80002de:	f000 f8cf 	bl	8000480 <MX_TIM1_Init>

  /* USER CODE BEGIN WHILE */
  /* USER CODE BEGIN WHILE */

  /* USER CODE BEGIN WHILE */
  int step = 0;
 80002e2:	2300      	movs	r3, #0
 80002e4:	617b      	str	r3, [r7, #20]
     uint8_t buttonPressed = 0;
 80002e6:	2300      	movs	r3, #0
 80002e8:	74fb      	strb	r3, [r7, #19]
     uint8_t lastButtonState = GPIO_PIN_SET;
 80002ea:	2301      	movs	r3, #1
 80002ec:	74bb      	strb	r3, [r7, #18]
     uint32_t lastDebounceTime = 0;
 80002ee:	2300      	movs	r3, #0
 80002f0:	60fb      	str	r3, [r7, #12]
     uint32_t debounceDelay = 20; // milliseconds, reduced for better response
 80002f2:	2314      	movs	r3, #20
 80002f4:	60bb      	str	r3, [r7, #8]

     while (1) {
         uint8_t currentButtonState = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5);
 80002f6:	2120      	movs	r1, #32
 80002f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002fc:	f000 fcfa 	bl	8000cf4 <HAL_GPIO_ReadPin>
 8000300:	4603      	mov	r3, r0
 8000302:	71fb      	strb	r3, [r7, #7]

         // Debounce the button
         if (currentButtonState != lastButtonState) {
 8000304:	79fa      	ldrb	r2, [r7, #7]
 8000306:	7cbb      	ldrb	r3, [r7, #18]
 8000308:	429a      	cmp	r2, r3
 800030a:	d002      	beq.n	8000312 <main+0x46>
             lastDebounceTime = HAL_GetTick(); // reset debounce timer
 800030c:	f000 fa62 	bl	80007d4 <HAL_GetTick>
 8000310:	60f8      	str	r0, [r7, #12]
         }
         if ((HAL_GetTick() - lastDebounceTime) > debounceDelay) {
 8000312:	f000 fa5f 	bl	80007d4 <HAL_GetTick>
 8000316:	4602      	mov	r2, r0
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	1ad3      	subs	r3, r2, r3
 800031c:	68ba      	ldr	r2, [r7, #8]
 800031e:	429a      	cmp	r2, r3
 8000320:	d24c      	bcs.n	80003bc <main+0xf0>
             // Check if the button state has changed after the debounce delay
             if (currentButtonState != buttonPressed) {
 8000322:	79fa      	ldrb	r2, [r7, #7]
 8000324:	7cfb      	ldrb	r3, [r7, #19]
 8000326:	429a      	cmp	r2, r3
 8000328:	d048      	beq.n	80003bc <main+0xf0>
                 buttonPressed = currentButtonState;
 800032a:	79fb      	ldrb	r3, [r7, #7]
 800032c:	74fb      	strb	r3, [r7, #19]

                 // Button press logic
                 if (buttonPressed == GPIO_PIN_RESET) { // Button is pressed
 800032e:	7cfb      	ldrb	r3, [r7, #19]
 8000330:	2b00      	cmp	r3, #0
 8000332:	d143      	bne.n	80003bc <main+0xf0>
                     // Rotate 90 degrees clockwise
                     for (step = 0; step < 50; step++) {
 8000334:	2300      	movs	r3, #0
 8000336:	617b      	str	r3, [r7, #20]
 8000338:	e010      	b.n	800035c <main+0x90>
                         stepperMotorStep(step % 4);
 800033a:	697b      	ldr	r3, [r7, #20]
 800033c:	425a      	negs	r2, r3
 800033e:	f003 0303 	and.w	r3, r3, #3
 8000342:	f002 0203 	and.w	r2, r2, #3
 8000346:	bf58      	it	pl
 8000348:	4253      	negpl	r3, r2
 800034a:	4618      	mov	r0, r3
 800034c:	f7ff ff3c 	bl	80001c8 <stepperMotorStep>
                         HAL_Delay(0.2);  // Reduced delay to 0.2 milliseconds between steps
 8000350:	2000      	movs	r0, #0
 8000352:	f000 fa4b 	bl	80007ec <HAL_Delay>
                     for (step = 0; step < 50; step++) {
 8000356:	697b      	ldr	r3, [r7, #20]
 8000358:	3301      	adds	r3, #1
 800035a:	617b      	str	r3, [r7, #20]
 800035c:	697b      	ldr	r3, [r7, #20]
 800035e:	2b31      	cmp	r3, #49	; 0x31
 8000360:	ddeb      	ble.n	800033a <main+0x6e>
                     }

                     // Hold position if button is still pressed
                     uint32_t holdTime = HAL_GetTick();
 8000362:	f000 fa37 	bl	80007d4 <HAL_GetTick>
 8000366:	6038      	str	r0, [r7, #0]
                     while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == GPIO_PIN_RESET) {
 8000368:	e009      	b.n	800037e <main+0xb2>
                         if (HAL_GetTick() - holdTime > 100) {  // Hold for at least 100 ms
 800036a:	f000 fa33 	bl	80007d4 <HAL_GetTick>
 800036e:	4602      	mov	r2, r0
 8000370:	683b      	ldr	r3, [r7, #0]
 8000372:	1ad3      	subs	r3, r2, r3
 8000374:	2b64      	cmp	r3, #100	; 0x64
 8000376:	d902      	bls.n	800037e <main+0xb2>
                             HAL_Delay(0.2);  // Delay while holding, to check button status
 8000378:	2000      	movs	r0, #0
 800037a:	f000 fa37 	bl	80007ec <HAL_Delay>
                     while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == GPIO_PIN_RESET) {
 800037e:	2120      	movs	r1, #32
 8000380:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000384:	f000 fcb6 	bl	8000cf4 <HAL_GPIO_ReadPin>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0ed      	beq.n	800036a <main+0x9e>
                         }
                     }
                     // Rotate 90 degrees anticlockwise once released
                     for (step = 50; step > 0; step--) {
 800038e:	2332      	movs	r3, #50	; 0x32
 8000390:	617b      	str	r3, [r7, #20]
 8000392:	e010      	b.n	80003b6 <main+0xea>
                         stepperMotorStep(step % 4);
 8000394:	697b      	ldr	r3, [r7, #20]
 8000396:	425a      	negs	r2, r3
 8000398:	f003 0303 	and.w	r3, r3, #3
 800039c:	f002 0203 	and.w	r2, r2, #3
 80003a0:	bf58      	it	pl
 80003a2:	4253      	negpl	r3, r2
 80003a4:	4618      	mov	r0, r3
 80003a6:	f7ff ff0f 	bl	80001c8 <stepperMotorStep>
                         HAL_Delay(0.2);  // Delay of 0.2 milliseconds between steps
 80003aa:	2000      	movs	r0, #0
 80003ac:	f000 fa1e 	bl	80007ec <HAL_Delay>
                     for (step = 50; step > 0; step--) {
 80003b0:	697b      	ldr	r3, [r7, #20]
 80003b2:	3b01      	subs	r3, #1
 80003b4:	617b      	str	r3, [r7, #20]
 80003b6:	697b      	ldr	r3, [r7, #20]
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	dceb      	bgt.n	8000394 <main+0xc8>
                     }
                 }
             }
         }
         lastButtonState = currentButtonState; // Update the last button state
 80003bc:	79fb      	ldrb	r3, [r7, #7]
 80003be:	74bb      	strb	r3, [r7, #18]
         HAL_Delay(0.1);  // Small delay to avoid high CPU usage
 80003c0:	2000      	movs	r0, #0
 80003c2:	f000 fa13 	bl	80007ec <HAL_Delay>
     while (1) {
 80003c6:	e796      	b.n	80002f6 <main+0x2a>

080003c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b09e      	sub	sp, #120	; 0x78
 80003cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ce:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80003d2:	2228      	movs	r2, #40	; 0x28
 80003d4:	2100      	movs	r1, #0
 80003d6:	4618      	mov	r0, r3
 80003d8:	f002 fb5a 	bl	8002a90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003dc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80003e0:	2200      	movs	r2, #0
 80003e2:	601a      	str	r2, [r3, #0]
 80003e4:	605a      	str	r2, [r3, #4]
 80003e6:	609a      	str	r2, [r3, #8]
 80003e8:	60da      	str	r2, [r3, #12]
 80003ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003ec:	463b      	mov	r3, r7
 80003ee:	223c      	movs	r2, #60	; 0x3c
 80003f0:	2100      	movs	r1, #0
 80003f2:	4618      	mov	r0, r3
 80003f4:	f002 fb4c 	bl	8002a90 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003f8:	2301      	movs	r3, #1
 80003fa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000400:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000402:	2300      	movs	r3, #0
 8000404:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000406:	2301      	movs	r3, #1
 8000408:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800040a:	2302      	movs	r3, #2
 800040c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800040e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000412:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000414:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000418:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800041a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800041e:	4618      	mov	r0, r3
 8000420:	f000 fc98 	bl	8000d54 <HAL_RCC_OscConfig>
 8000424:	4603      	mov	r3, r0
 8000426:	2b00      	cmp	r3, #0
 8000428:	d001      	beq.n	800042e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800042a:	f000 f8c9 	bl	80005c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800042e:	230f      	movs	r3, #15
 8000430:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000432:	2302      	movs	r3, #2
 8000434:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000436:	2300      	movs	r3, #0
 8000438:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800043a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800043e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000440:	2300      	movs	r3, #0
 8000442:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000444:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000448:	2102      	movs	r1, #2
 800044a:	4618      	mov	r0, r3
 800044c:	f001 fcc0 	bl	8001dd0 <HAL_RCC_ClockConfig>
 8000450:	4603      	mov	r3, r0
 8000452:	2b00      	cmp	r3, #0
 8000454:	d001      	beq.n	800045a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000456:	f000 f8b3 	bl	80005c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 800045a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800045e:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000460:	2300      	movs	r3, #0
 8000462:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000464:	463b      	mov	r3, r7
 8000466:	4618      	mov	r0, r3
 8000468:	f001 fe98 	bl	800219c <HAL_RCCEx_PeriphCLKConfig>
 800046c:	4603      	mov	r3, r0
 800046e:	2b00      	cmp	r3, #0
 8000470:	d001      	beq.n	8000476 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000472:	f000 f8a5 	bl	80005c0 <Error_Handler>
  }
}
 8000476:	bf00      	nop
 8000478:	3778      	adds	r7, #120	; 0x78
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
	...

08000480 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b088      	sub	sp, #32
 8000484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000486:	f107 0310 	add.w	r3, r7, #16
 800048a:	2200      	movs	r2, #0
 800048c:	601a      	str	r2, [r3, #0]
 800048e:	605a      	str	r2, [r3, #4]
 8000490:	609a      	str	r2, [r3, #8]
 8000492:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000494:	1d3b      	adds	r3, r7, #4
 8000496:	2200      	movs	r2, #0
 8000498:	601a      	str	r2, [r3, #0]
 800049a:	605a      	str	r2, [r3, #4]
 800049c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800049e:	4b20      	ldr	r3, [pc, #128]	; (8000520 <MX_TIM1_Init+0xa0>)
 80004a0:	4a20      	ldr	r2, [pc, #128]	; (8000524 <MX_TIM1_Init+0xa4>)
 80004a2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 80004a4:	4b1e      	ldr	r3, [pc, #120]	; (8000520 <MX_TIM1_Init+0xa0>)
 80004a6:	2247      	movs	r2, #71	; 0x47
 80004a8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004aa:	4b1d      	ldr	r3, [pc, #116]	; (8000520 <MX_TIM1_Init+0xa0>)
 80004ac:	2200      	movs	r2, #0
 80004ae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 80004b0:	4b1b      	ldr	r3, [pc, #108]	; (8000520 <MX_TIM1_Init+0xa0>)
 80004b2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80004b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004b8:	4b19      	ldr	r3, [pc, #100]	; (8000520 <MX_TIM1_Init+0xa0>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80004be:	4b18      	ldr	r3, [pc, #96]	; (8000520 <MX_TIM1_Init+0xa0>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004c4:	4b16      	ldr	r3, [pc, #88]	; (8000520 <MX_TIM1_Init+0xa0>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80004ca:	4815      	ldr	r0, [pc, #84]	; (8000520 <MX_TIM1_Init+0xa0>)
 80004cc:	f002 f816 	bl	80024fc <HAL_TIM_Base_Init>
 80004d0:	4603      	mov	r3, r0
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d001      	beq.n	80004da <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80004d6:	f000 f873 	bl	80005c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004e0:	f107 0310 	add.w	r3, r7, #16
 80004e4:	4619      	mov	r1, r3
 80004e6:	480e      	ldr	r0, [pc, #56]	; (8000520 <MX_TIM1_Init+0xa0>)
 80004e8:	f002 f85f 	bl	80025aa <HAL_TIM_ConfigClockSource>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80004f2:	f000 f865 	bl	80005c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004f6:	2300      	movs	r3, #0
 80004f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80004fa:	2300      	movs	r3, #0
 80004fc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004fe:	2300      	movs	r3, #0
 8000500:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000502:	1d3b      	adds	r3, r7, #4
 8000504:	4619      	mov	r1, r3
 8000506:	4806      	ldr	r0, [pc, #24]	; (8000520 <MX_TIM1_Init+0xa0>)
 8000508:	f002 fa42 	bl	8002990 <HAL_TIMEx_MasterConfigSynchronization>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000512:	f000 f855 	bl	80005c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000516:	bf00      	nop
 8000518:	3720      	adds	r7, #32
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	20000028 	.word	0x20000028
 8000524:	40012c00 	.word	0x40012c00

08000528 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b088      	sub	sp, #32
 800052c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052e:	f107 030c 	add.w	r3, r7, #12
 8000532:	2200      	movs	r2, #0
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	605a      	str	r2, [r3, #4]
 8000538:	609a      	str	r2, [r3, #8]
 800053a:	60da      	str	r2, [r3, #12]
 800053c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800053e:	4b1f      	ldr	r3, [pc, #124]	; (80005bc <MX_GPIO_Init+0x94>)
 8000540:	695b      	ldr	r3, [r3, #20]
 8000542:	4a1e      	ldr	r2, [pc, #120]	; (80005bc <MX_GPIO_Init+0x94>)
 8000544:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000548:	6153      	str	r3, [r2, #20]
 800054a:	4b1c      	ldr	r3, [pc, #112]	; (80005bc <MX_GPIO_Init+0x94>)
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000556:	4b19      	ldr	r3, [pc, #100]	; (80005bc <MX_GPIO_Init+0x94>)
 8000558:	695b      	ldr	r3, [r3, #20]
 800055a:	4a18      	ldr	r2, [pc, #96]	; (80005bc <MX_GPIO_Init+0x94>)
 800055c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000560:	6153      	str	r3, [r2, #20]
 8000562:	4b16      	ldr	r3, [pc, #88]	; (80005bc <MX_GPIO_Init+0x94>)
 8000564:	695b      	ldr	r3, [r3, #20]
 8000566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 800056e:	2200      	movs	r2, #0
 8000570:	211e      	movs	r1, #30
 8000572:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000576:	f000 fbd5 	bl	8000d24 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 800057a:	231e      	movs	r3, #30
 800057c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800057e:	2301      	movs	r3, #1
 8000580:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000582:	2300      	movs	r3, #0
 8000584:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000586:	2300      	movs	r3, #0
 8000588:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058a:	f107 030c 	add.w	r3, r7, #12
 800058e:	4619      	mov	r1, r3
 8000590:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000594:	f000 fa34 	bl	8000a00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000598:	2320      	movs	r3, #32
 800059a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800059c:	2300      	movs	r3, #0
 800059e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a4:	f107 030c 	add.w	r3, r7, #12
 80005a8:	4619      	mov	r1, r3
 80005aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ae:	f000 fa27 	bl	8000a00 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005b2:	bf00      	nop
 80005b4:	3720      	adds	r7, #32
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	40021000 	.word	0x40021000

080005c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c4:	b672      	cpsid	i
}
 80005c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005c8:	e7fe      	b.n	80005c8 <Error_Handler+0x8>
	...

080005cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005d2:	4b0f      	ldr	r3, [pc, #60]	; (8000610 <HAL_MspInit+0x44>)
 80005d4:	699b      	ldr	r3, [r3, #24]
 80005d6:	4a0e      	ldr	r2, [pc, #56]	; (8000610 <HAL_MspInit+0x44>)
 80005d8:	f043 0301 	orr.w	r3, r3, #1
 80005dc:	6193      	str	r3, [r2, #24]
 80005de:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <HAL_MspInit+0x44>)
 80005e0:	699b      	ldr	r3, [r3, #24]
 80005e2:	f003 0301 	and.w	r3, r3, #1
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ea:	4b09      	ldr	r3, [pc, #36]	; (8000610 <HAL_MspInit+0x44>)
 80005ec:	69db      	ldr	r3, [r3, #28]
 80005ee:	4a08      	ldr	r2, [pc, #32]	; (8000610 <HAL_MspInit+0x44>)
 80005f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005f4:	61d3      	str	r3, [r2, #28]
 80005f6:	4b06      	ldr	r3, [pc, #24]	; (8000610 <HAL_MspInit+0x44>)
 80005f8:	69db      	ldr	r3, [r3, #28]
 80005fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005fe:	603b      	str	r3, [r7, #0]
 8000600:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000602:	bf00      	nop
 8000604:	370c      	adds	r7, #12
 8000606:	46bd      	mov	sp, r7
 8000608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	40021000 	.word	0x40021000

08000614 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000614:	b480      	push	{r7}
 8000616:	b085      	sub	sp, #20
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a0a      	ldr	r2, [pc, #40]	; (800064c <HAL_TIM_Base_MspInit+0x38>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d10b      	bne.n	800063e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000626:	4b0a      	ldr	r3, [pc, #40]	; (8000650 <HAL_TIM_Base_MspInit+0x3c>)
 8000628:	699b      	ldr	r3, [r3, #24]
 800062a:	4a09      	ldr	r2, [pc, #36]	; (8000650 <HAL_TIM_Base_MspInit+0x3c>)
 800062c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000630:	6193      	str	r3, [r2, #24]
 8000632:	4b07      	ldr	r3, [pc, #28]	; (8000650 <HAL_TIM_Base_MspInit+0x3c>)
 8000634:	699b      	ldr	r3, [r3, #24]
 8000636:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800063a:	60fb      	str	r3, [r7, #12]
 800063c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800063e:	bf00      	nop
 8000640:	3714      	adds	r7, #20
 8000642:	46bd      	mov	sp, r7
 8000644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop
 800064c:	40012c00 	.word	0x40012c00
 8000650:	40021000 	.word	0x40021000

08000654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000658:	e7fe      	b.n	8000658 <NMI_Handler+0x4>

0800065a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800065a:	b480      	push	{r7}
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800065e:	e7fe      	b.n	800065e <HardFault_Handler+0x4>

08000660 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000664:	e7fe      	b.n	8000664 <MemManage_Handler+0x4>

08000666 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000666:	b480      	push	{r7}
 8000668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800066a:	e7fe      	b.n	800066a <BusFault_Handler+0x4>

0800066c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000670:	e7fe      	b.n	8000670 <UsageFault_Handler+0x4>

08000672 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000672:	b480      	push	{r7}
 8000674:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000676:	bf00      	nop
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr

08000680 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000684:	bf00      	nop
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr

0800068e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800068e:	b480      	push	{r7}
 8000690:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000692:	bf00      	nop
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr

0800069c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006a0:	f000 f884 	bl	80007ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a4:	bf00      	nop
 80006a6:	bd80      	pop	{r7, pc}

080006a8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80006ac:	4b06      	ldr	r3, [pc, #24]	; (80006c8 <SystemInit+0x20>)
 80006ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006b2:	4a05      	ldr	r2, [pc, #20]	; (80006c8 <SystemInit+0x20>)
 80006b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80006b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006bc:	bf00      	nop
 80006be:	46bd      	mov	sp, r7
 80006c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c4:	4770      	bx	lr
 80006c6:	bf00      	nop
 80006c8:	e000ed00 	.word	0xe000ed00

080006cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80006cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000704 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80006d0:	f7ff ffea 	bl	80006a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006d4:	480c      	ldr	r0, [pc, #48]	; (8000708 <LoopForever+0x6>)
  ldr r1, =_edata
 80006d6:	490d      	ldr	r1, [pc, #52]	; (800070c <LoopForever+0xa>)
  ldr r2, =_sidata
 80006d8:	4a0d      	ldr	r2, [pc, #52]	; (8000710 <LoopForever+0xe>)
  movs r3, #0
 80006da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006dc:	e002      	b.n	80006e4 <LoopCopyDataInit>

080006de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006e2:	3304      	adds	r3, #4

080006e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006e8:	d3f9      	bcc.n	80006de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006ea:	4a0a      	ldr	r2, [pc, #40]	; (8000714 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006ec:	4c0a      	ldr	r4, [pc, #40]	; (8000718 <LoopForever+0x16>)
  movs r3, #0
 80006ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006f0:	e001      	b.n	80006f6 <LoopFillZerobss>

080006f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006f4:	3204      	adds	r2, #4

080006f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006f8:	d3fb      	bcc.n	80006f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006fa:	f002 f9d1 	bl	8002aa0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006fe:	f7ff fde5 	bl	80002cc <main>

08000702 <LoopForever>:

LoopForever:
    b LoopForever
 8000702:	e7fe      	b.n	8000702 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000704:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000708:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800070c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000710:	08002b38 	.word	0x08002b38
  ldr r2, =_sbss
 8000714:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000718:	20000078 	.word	0x20000078

0800071c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800071c:	e7fe      	b.n	800071c <ADC1_2_IRQHandler>
	...

08000720 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000724:	4b08      	ldr	r3, [pc, #32]	; (8000748 <HAL_Init+0x28>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a07      	ldr	r2, [pc, #28]	; (8000748 <HAL_Init+0x28>)
 800072a:	f043 0310 	orr.w	r3, r3, #16
 800072e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000730:	2003      	movs	r0, #3
 8000732:	f000 f931 	bl	8000998 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000736:	200f      	movs	r0, #15
 8000738:	f000 f808 	bl	800074c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800073c:	f7ff ff46 	bl	80005cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000740:	2300      	movs	r3, #0
}
 8000742:	4618      	mov	r0, r3
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40022000 	.word	0x40022000

0800074c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000754:	4b12      	ldr	r3, [pc, #72]	; (80007a0 <HAL_InitTick+0x54>)
 8000756:	681a      	ldr	r2, [r3, #0]
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <HAL_InitTick+0x58>)
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	4619      	mov	r1, r3
 800075e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000762:	fbb3 f3f1 	udiv	r3, r3, r1
 8000766:	fbb2 f3f3 	udiv	r3, r2, r3
 800076a:	4618      	mov	r0, r3
 800076c:	f000 f93b 	bl	80009e6 <HAL_SYSTICK_Config>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000776:	2301      	movs	r3, #1
 8000778:	e00e      	b.n	8000798 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	2b0f      	cmp	r3, #15
 800077e:	d80a      	bhi.n	8000796 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000780:	2200      	movs	r2, #0
 8000782:	6879      	ldr	r1, [r7, #4]
 8000784:	f04f 30ff 	mov.w	r0, #4294967295
 8000788:	f000 f911 	bl	80009ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800078c:	4a06      	ldr	r2, [pc, #24]	; (80007a8 <HAL_InitTick+0x5c>)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000792:	2300      	movs	r3, #0
 8000794:	e000      	b.n	8000798 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000796:	2301      	movs	r3, #1
}
 8000798:	4618      	mov	r0, r3
 800079a:	3708      	adds	r7, #8
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000000 	.word	0x20000000
 80007a4:	20000008 	.word	0x20000008
 80007a8:	20000004 	.word	0x20000004

080007ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <HAL_IncTick+0x20>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	461a      	mov	r2, r3
 80007b6:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <HAL_IncTick+0x24>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4413      	add	r3, r2
 80007bc:	4a04      	ldr	r2, [pc, #16]	; (80007d0 <HAL_IncTick+0x24>)
 80007be:	6013      	str	r3, [r2, #0]
}
 80007c0:	bf00      	nop
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	20000008 	.word	0x20000008
 80007d0:	20000074 	.word	0x20000074

080007d4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  return uwTick;  
 80007d8:	4b03      	ldr	r3, [pc, #12]	; (80007e8 <HAL_GetTick+0x14>)
 80007da:	681b      	ldr	r3, [r3, #0]
}
 80007dc:	4618      	mov	r0, r3
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	20000074 	.word	0x20000074

080007ec <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b084      	sub	sp, #16
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007f4:	f7ff ffee 	bl	80007d4 <HAL_GetTick>
 80007f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000804:	d005      	beq.n	8000812 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000806:	4b0a      	ldr	r3, [pc, #40]	; (8000830 <HAL_Delay+0x44>)
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	461a      	mov	r2, r3
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	4413      	add	r3, r2
 8000810:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000812:	bf00      	nop
 8000814:	f7ff ffde 	bl	80007d4 <HAL_GetTick>
 8000818:	4602      	mov	r2, r0
 800081a:	68bb      	ldr	r3, [r7, #8]
 800081c:	1ad3      	subs	r3, r2, r3
 800081e:	68fa      	ldr	r2, [r7, #12]
 8000820:	429a      	cmp	r2, r3
 8000822:	d8f7      	bhi.n	8000814 <HAL_Delay+0x28>
  {
  }
}
 8000824:	bf00      	nop
 8000826:	bf00      	nop
 8000828:	3710      	adds	r7, #16
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	20000008 	.word	0x20000008

08000834 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000834:	b480      	push	{r7}
 8000836:	b085      	sub	sp, #20
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	f003 0307 	and.w	r3, r3, #7
 8000842:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000844:	4b0c      	ldr	r3, [pc, #48]	; (8000878 <__NVIC_SetPriorityGrouping+0x44>)
 8000846:	68db      	ldr	r3, [r3, #12]
 8000848:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800084a:	68ba      	ldr	r2, [r7, #8]
 800084c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000850:	4013      	ands	r3, r2
 8000852:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800085c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000860:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000864:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000866:	4a04      	ldr	r2, [pc, #16]	; (8000878 <__NVIC_SetPriorityGrouping+0x44>)
 8000868:	68bb      	ldr	r3, [r7, #8]
 800086a:	60d3      	str	r3, [r2, #12]
}
 800086c:	bf00      	nop
 800086e:	3714      	adds	r7, #20
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	e000ed00 	.word	0xe000ed00

0800087c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000880:	4b04      	ldr	r3, [pc, #16]	; (8000894 <__NVIC_GetPriorityGrouping+0x18>)
 8000882:	68db      	ldr	r3, [r3, #12]
 8000884:	0a1b      	lsrs	r3, r3, #8
 8000886:	f003 0307 	and.w	r3, r3, #7
}
 800088a:	4618      	mov	r0, r3
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	4603      	mov	r3, r0
 80008a0:	6039      	str	r1, [r7, #0]
 80008a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	db0a      	blt.n	80008c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	b2da      	uxtb	r2, r3
 80008b0:	490c      	ldr	r1, [pc, #48]	; (80008e4 <__NVIC_SetPriority+0x4c>)
 80008b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008b6:	0112      	lsls	r2, r2, #4
 80008b8:	b2d2      	uxtb	r2, r2
 80008ba:	440b      	add	r3, r1
 80008bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008c0:	e00a      	b.n	80008d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	b2da      	uxtb	r2, r3
 80008c6:	4908      	ldr	r1, [pc, #32]	; (80008e8 <__NVIC_SetPriority+0x50>)
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	f003 030f 	and.w	r3, r3, #15
 80008ce:	3b04      	subs	r3, #4
 80008d0:	0112      	lsls	r2, r2, #4
 80008d2:	b2d2      	uxtb	r2, r2
 80008d4:	440b      	add	r3, r1
 80008d6:	761a      	strb	r2, [r3, #24]
}
 80008d8:	bf00      	nop
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr
 80008e4:	e000e100 	.word	0xe000e100
 80008e8:	e000ed00 	.word	0xe000ed00

080008ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b089      	sub	sp, #36	; 0x24
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60f8      	str	r0, [r7, #12]
 80008f4:	60b9      	str	r1, [r7, #8]
 80008f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f003 0307 	and.w	r3, r3, #7
 80008fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000900:	69fb      	ldr	r3, [r7, #28]
 8000902:	f1c3 0307 	rsb	r3, r3, #7
 8000906:	2b04      	cmp	r3, #4
 8000908:	bf28      	it	cs
 800090a:	2304      	movcs	r3, #4
 800090c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800090e:	69fb      	ldr	r3, [r7, #28]
 8000910:	3304      	adds	r3, #4
 8000912:	2b06      	cmp	r3, #6
 8000914:	d902      	bls.n	800091c <NVIC_EncodePriority+0x30>
 8000916:	69fb      	ldr	r3, [r7, #28]
 8000918:	3b03      	subs	r3, #3
 800091a:	e000      	b.n	800091e <NVIC_EncodePriority+0x32>
 800091c:	2300      	movs	r3, #0
 800091e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000920:	f04f 32ff 	mov.w	r2, #4294967295
 8000924:	69bb      	ldr	r3, [r7, #24]
 8000926:	fa02 f303 	lsl.w	r3, r2, r3
 800092a:	43da      	mvns	r2, r3
 800092c:	68bb      	ldr	r3, [r7, #8]
 800092e:	401a      	ands	r2, r3
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000934:	f04f 31ff 	mov.w	r1, #4294967295
 8000938:	697b      	ldr	r3, [r7, #20]
 800093a:	fa01 f303 	lsl.w	r3, r1, r3
 800093e:	43d9      	mvns	r1, r3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000944:	4313      	orrs	r3, r2
         );
}
 8000946:	4618      	mov	r0, r3
 8000948:	3724      	adds	r7, #36	; 0x24
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
	...

08000954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	3b01      	subs	r3, #1
 8000960:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000964:	d301      	bcc.n	800096a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000966:	2301      	movs	r3, #1
 8000968:	e00f      	b.n	800098a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800096a:	4a0a      	ldr	r2, [pc, #40]	; (8000994 <SysTick_Config+0x40>)
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	3b01      	subs	r3, #1
 8000970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000972:	210f      	movs	r1, #15
 8000974:	f04f 30ff 	mov.w	r0, #4294967295
 8000978:	f7ff ff8e 	bl	8000898 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800097c:	4b05      	ldr	r3, [pc, #20]	; (8000994 <SysTick_Config+0x40>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000982:	4b04      	ldr	r3, [pc, #16]	; (8000994 <SysTick_Config+0x40>)
 8000984:	2207      	movs	r2, #7
 8000986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	e000e010 	.word	0xe000e010

08000998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009a0:	6878      	ldr	r0, [r7, #4]
 80009a2:	f7ff ff47 	bl	8000834 <__NVIC_SetPriorityGrouping>
}
 80009a6:	bf00      	nop
 80009a8:	3708      	adds	r7, #8
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}

080009ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b086      	sub	sp, #24
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	4603      	mov	r3, r0
 80009b6:	60b9      	str	r1, [r7, #8]
 80009b8:	607a      	str	r2, [r7, #4]
 80009ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009bc:	2300      	movs	r3, #0
 80009be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009c0:	f7ff ff5c 	bl	800087c <__NVIC_GetPriorityGrouping>
 80009c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	68b9      	ldr	r1, [r7, #8]
 80009ca:	6978      	ldr	r0, [r7, #20]
 80009cc:	f7ff ff8e 	bl	80008ec <NVIC_EncodePriority>
 80009d0:	4602      	mov	r2, r0
 80009d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009d6:	4611      	mov	r1, r2
 80009d8:	4618      	mov	r0, r3
 80009da:	f7ff ff5d 	bl	8000898 <__NVIC_SetPriority>
}
 80009de:	bf00      	nop
 80009e0:	3718      	adds	r7, #24
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}

080009e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009e6:	b580      	push	{r7, lr}
 80009e8:	b082      	sub	sp, #8
 80009ea:	af00      	add	r7, sp, #0
 80009ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009ee:	6878      	ldr	r0, [r7, #4]
 80009f0:	f7ff ffb0 	bl	8000954 <SysTick_Config>
 80009f4:	4603      	mov	r3, r0
}
 80009f6:	4618      	mov	r0, r3
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
	...

08000a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b087      	sub	sp, #28
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
 8000a08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a0e:	e154      	b.n	8000cba <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	2101      	movs	r1, #1
 8000a16:	697b      	ldr	r3, [r7, #20]
 8000a18:	fa01 f303 	lsl.w	r3, r1, r3
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	f000 8146 	beq.w	8000cb4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	685b      	ldr	r3, [r3, #4]
 8000a2c:	f003 0303 	and.w	r3, r3, #3
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d005      	beq.n	8000a40 <HAL_GPIO_Init+0x40>
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	685b      	ldr	r3, [r3, #4]
 8000a38:	f003 0303 	and.w	r3, r3, #3
 8000a3c:	2b02      	cmp	r3, #2
 8000a3e:	d130      	bne.n	8000aa2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	689b      	ldr	r3, [r3, #8]
 8000a44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a46:	697b      	ldr	r3, [r7, #20]
 8000a48:	005b      	lsls	r3, r3, #1
 8000a4a:	2203      	movs	r2, #3
 8000a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a50:	43db      	mvns	r3, r3
 8000a52:	693a      	ldr	r2, [r7, #16]
 8000a54:	4013      	ands	r3, r2
 8000a56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a58:	683b      	ldr	r3, [r7, #0]
 8000a5a:	68da      	ldr	r2, [r3, #12]
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	005b      	lsls	r3, r3, #1
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	693a      	ldr	r2, [r7, #16]
 8000a6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a76:	2201      	movs	r2, #1
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7e:	43db      	mvns	r3, r3
 8000a80:	693a      	ldr	r2, [r7, #16]
 8000a82:	4013      	ands	r3, r2
 8000a84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	091b      	lsrs	r3, r3, #4
 8000a8c:	f003 0201 	and.w	r2, r3, #1
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	fa02 f303 	lsl.w	r3, r2, r3
 8000a96:	693a      	ldr	r2, [r7, #16]
 8000a98:	4313      	orrs	r3, r2
 8000a9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	693a      	ldr	r2, [r7, #16]
 8000aa0:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f003 0303 	and.w	r3, r3, #3
 8000aaa:	2b03      	cmp	r3, #3
 8000aac:	d017      	beq.n	8000ade <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	68db      	ldr	r3, [r3, #12]
 8000ab2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	2203      	movs	r2, #3
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	43db      	mvns	r3, r3
 8000ac0:	693a      	ldr	r2, [r7, #16]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	689a      	ldr	r2, [r3, #8]
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	693a      	ldr	r2, [r7, #16]
 8000adc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f003 0303 	and.w	r3, r3, #3
 8000ae6:	2b02      	cmp	r3, #2
 8000ae8:	d123      	bne.n	8000b32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	08da      	lsrs	r2, r3, #3
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	3208      	adds	r2, #8
 8000af2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000af6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	f003 0307 	and.w	r3, r3, #7
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	220f      	movs	r2, #15
 8000b02:	fa02 f303 	lsl.w	r3, r2, r3
 8000b06:	43db      	mvns	r3, r3
 8000b08:	693a      	ldr	r2, [r7, #16]
 8000b0a:	4013      	ands	r3, r2
 8000b0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	691a      	ldr	r2, [r3, #16]
 8000b12:	697b      	ldr	r3, [r7, #20]
 8000b14:	f003 0307 	and.w	r3, r3, #7
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	4313      	orrs	r3, r2
 8000b22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	08da      	lsrs	r2, r3, #3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	3208      	adds	r2, #8
 8000b2c:	6939      	ldr	r1, [r7, #16]
 8000b2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b42:	43db      	mvns	r3, r3
 8000b44:	693a      	ldr	r2, [r7, #16]
 8000b46:	4013      	ands	r3, r2
 8000b48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	f003 0203 	and.w	r2, r3, #3
 8000b52:	697b      	ldr	r3, [r7, #20]
 8000b54:	005b      	lsls	r3, r3, #1
 8000b56:	fa02 f303 	lsl.w	r3, r2, r3
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	f000 80a0 	beq.w	8000cb4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b74:	4b58      	ldr	r3, [pc, #352]	; (8000cd8 <HAL_GPIO_Init+0x2d8>)
 8000b76:	699b      	ldr	r3, [r3, #24]
 8000b78:	4a57      	ldr	r2, [pc, #348]	; (8000cd8 <HAL_GPIO_Init+0x2d8>)
 8000b7a:	f043 0301 	orr.w	r3, r3, #1
 8000b7e:	6193      	str	r3, [r2, #24]
 8000b80:	4b55      	ldr	r3, [pc, #340]	; (8000cd8 <HAL_GPIO_Init+0x2d8>)
 8000b82:	699b      	ldr	r3, [r3, #24]
 8000b84:	f003 0301 	and.w	r3, r3, #1
 8000b88:	60bb      	str	r3, [r7, #8]
 8000b8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000b8c:	4a53      	ldr	r2, [pc, #332]	; (8000cdc <HAL_GPIO_Init+0x2dc>)
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	089b      	lsrs	r3, r3, #2
 8000b92:	3302      	adds	r3, #2
 8000b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b98:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	f003 0303 	and.w	r3, r3, #3
 8000ba0:	009b      	lsls	r3, r3, #2
 8000ba2:	220f      	movs	r2, #15
 8000ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba8:	43db      	mvns	r3, r3
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4013      	ands	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000bb6:	d019      	beq.n	8000bec <HAL_GPIO_Init+0x1ec>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	4a49      	ldr	r2, [pc, #292]	; (8000ce0 <HAL_GPIO_Init+0x2e0>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d013      	beq.n	8000be8 <HAL_GPIO_Init+0x1e8>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	4a48      	ldr	r2, [pc, #288]	; (8000ce4 <HAL_GPIO_Init+0x2e4>)
 8000bc4:	4293      	cmp	r3, r2
 8000bc6:	d00d      	beq.n	8000be4 <HAL_GPIO_Init+0x1e4>
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	4a47      	ldr	r2, [pc, #284]	; (8000ce8 <HAL_GPIO_Init+0x2e8>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d007      	beq.n	8000be0 <HAL_GPIO_Init+0x1e0>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	4a46      	ldr	r2, [pc, #280]	; (8000cec <HAL_GPIO_Init+0x2ec>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d101      	bne.n	8000bdc <HAL_GPIO_Init+0x1dc>
 8000bd8:	2304      	movs	r3, #4
 8000bda:	e008      	b.n	8000bee <HAL_GPIO_Init+0x1ee>
 8000bdc:	2305      	movs	r3, #5
 8000bde:	e006      	b.n	8000bee <HAL_GPIO_Init+0x1ee>
 8000be0:	2303      	movs	r3, #3
 8000be2:	e004      	b.n	8000bee <HAL_GPIO_Init+0x1ee>
 8000be4:	2302      	movs	r3, #2
 8000be6:	e002      	b.n	8000bee <HAL_GPIO_Init+0x1ee>
 8000be8:	2301      	movs	r3, #1
 8000bea:	e000      	b.n	8000bee <HAL_GPIO_Init+0x1ee>
 8000bec:	2300      	movs	r3, #0
 8000bee:	697a      	ldr	r2, [r7, #20]
 8000bf0:	f002 0203 	and.w	r2, r2, #3
 8000bf4:	0092      	lsls	r2, r2, #2
 8000bf6:	4093      	lsls	r3, r2
 8000bf8:	693a      	ldr	r2, [r7, #16]
 8000bfa:	4313      	orrs	r3, r2
 8000bfc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000bfe:	4937      	ldr	r1, [pc, #220]	; (8000cdc <HAL_GPIO_Init+0x2dc>)
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	089b      	lsrs	r3, r3, #2
 8000c04:	3302      	adds	r3, #2
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c0c:	4b38      	ldr	r3, [pc, #224]	; (8000cf0 <HAL_GPIO_Init+0x2f0>)
 8000c0e:	689b      	ldr	r3, [r3, #8]
 8000c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	43db      	mvns	r3, r3
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	4013      	ands	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d003      	beq.n	8000c30 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000c28:	693a      	ldr	r2, [r7, #16]
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000c30:	4a2f      	ldr	r2, [pc, #188]	; (8000cf0 <HAL_GPIO_Init+0x2f0>)
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c36:	4b2e      	ldr	r3, [pc, #184]	; (8000cf0 <HAL_GPIO_Init+0x2f0>)
 8000c38:	68db      	ldr	r3, [r3, #12]
 8000c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	43db      	mvns	r3, r3
 8000c40:	693a      	ldr	r2, [r7, #16]
 8000c42:	4013      	ands	r3, r2
 8000c44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d003      	beq.n	8000c5a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	4313      	orrs	r3, r2
 8000c58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000c5a:	4a25      	ldr	r2, [pc, #148]	; (8000cf0 <HAL_GPIO_Init+0x2f0>)
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000c60:	4b23      	ldr	r3, [pc, #140]	; (8000cf0 <HAL_GPIO_Init+0x2f0>)
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	43db      	mvns	r3, r3
 8000c6a:	693a      	ldr	r2, [r7, #16]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d003      	beq.n	8000c84 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000c7c:	693a      	ldr	r2, [r7, #16]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000c84:	4a1a      	ldr	r2, [pc, #104]	; (8000cf0 <HAL_GPIO_Init+0x2f0>)
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c8a:	4b19      	ldr	r3, [pc, #100]	; (8000cf0 <HAL_GPIO_Init+0x2f0>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	43db      	mvns	r3, r3
 8000c94:	693a      	ldr	r2, [r7, #16]
 8000c96:	4013      	ands	r3, r2
 8000c98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	685b      	ldr	r3, [r3, #4]
 8000c9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d003      	beq.n	8000cae <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000cae:	4a10      	ldr	r2, [pc, #64]	; (8000cf0 <HAL_GPIO_Init+0x2f0>)
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	f47f aea3 	bne.w	8000a10 <HAL_GPIO_Init+0x10>
  }
}
 8000cca:	bf00      	nop
 8000ccc:	bf00      	nop
 8000cce:	371c      	adds	r7, #28
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	40021000 	.word	0x40021000
 8000cdc:	40010000 	.word	0x40010000
 8000ce0:	48000400 	.word	0x48000400
 8000ce4:	48000800 	.word	0x48000800
 8000ce8:	48000c00 	.word	0x48000c00
 8000cec:	48001000 	.word	0x48001000
 8000cf0:	40010400 	.word	0x40010400

08000cf4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	691a      	ldr	r2, [r3, #16]
 8000d04:	887b      	ldrh	r3, [r7, #2]
 8000d06:	4013      	ands	r3, r2
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d002      	beq.n	8000d12 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	73fb      	strb	r3, [r7, #15]
 8000d10:	e001      	b.n	8000d16 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d12:	2300      	movs	r3, #0
 8000d14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3714      	adds	r7, #20
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d22:	4770      	bx	lr

08000d24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	460b      	mov	r3, r1
 8000d2e:	807b      	strh	r3, [r7, #2]
 8000d30:	4613      	mov	r3, r2
 8000d32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d34:	787b      	ldrb	r3, [r7, #1]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d003      	beq.n	8000d42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d3a:	887a      	ldrh	r2, [r7, #2]
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d40:	e002      	b.n	8000d48 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d42:	887a      	ldrh	r2, [r7, #2]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr

08000d54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d60:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d64:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d102      	bne.n	8000d7a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000d74:	2301      	movs	r3, #1
 8000d76:	f001 b823 	b.w	8001dc0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f003 0301 	and.w	r3, r3, #1
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	f000 817d 	beq.w	800108a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d90:	4bbc      	ldr	r3, [pc, #752]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f003 030c 	and.w	r3, r3, #12
 8000d98:	2b04      	cmp	r3, #4
 8000d9a:	d00c      	beq.n	8000db6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d9c:	4bb9      	ldr	r3, [pc, #740]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f003 030c 	and.w	r3, r3, #12
 8000da4:	2b08      	cmp	r3, #8
 8000da6:	d15c      	bne.n	8000e62 <HAL_RCC_OscConfig+0x10e>
 8000da8:	4bb6      	ldr	r3, [pc, #728]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000db0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000db4:	d155      	bne.n	8000e62 <HAL_RCC_OscConfig+0x10e>
 8000db6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dba:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dbe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000dc2:	fa93 f3a3 	rbit	r3, r3
 8000dc6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000dca:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dce:	fab3 f383 	clz	r3, r3
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	095b      	lsrs	r3, r3, #5
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d102      	bne.n	8000de8 <HAL_RCC_OscConfig+0x94>
 8000de2:	4ba8      	ldr	r3, [pc, #672]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	e015      	b.n	8000e14 <HAL_RCC_OscConfig+0xc0>
 8000de8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dec:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000df0:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000df4:	fa93 f3a3 	rbit	r3, r3
 8000df8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000dfc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e00:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000e04:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000e08:	fa93 f3a3 	rbit	r3, r3
 8000e0c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000e10:	4b9c      	ldr	r3, [pc, #624]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e14:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e18:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000e1c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000e20:	fa92 f2a2 	rbit	r2, r2
 8000e24:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000e28:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000e2c:	fab2 f282 	clz	r2, r2
 8000e30:	b2d2      	uxtb	r2, r2
 8000e32:	f042 0220 	orr.w	r2, r2, #32
 8000e36:	b2d2      	uxtb	r2, r2
 8000e38:	f002 021f 	and.w	r2, r2, #31
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e42:	4013      	ands	r3, r2
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	f000 811f 	beq.w	8001088 <HAL_RCC_OscConfig+0x334>
 8000e4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e4e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	f040 8116 	bne.w	8001088 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	f000 bfaf 	b.w	8001dc0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e66:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e72:	d106      	bne.n	8000e82 <HAL_RCC_OscConfig+0x12e>
 8000e74:	4b83      	ldr	r3, [pc, #524]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a82      	ldr	r2, [pc, #520]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000e7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	e036      	b.n	8000ef0 <HAL_RCC_OscConfig+0x19c>
 8000e82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d10c      	bne.n	8000eac <HAL_RCC_OscConfig+0x158>
 8000e92:	4b7c      	ldr	r3, [pc, #496]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a7b      	ldr	r2, [pc, #492]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000e98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e9c:	6013      	str	r3, [r2, #0]
 8000e9e:	4b79      	ldr	r3, [pc, #484]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a78      	ldr	r2, [pc, #480]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000ea4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ea8:	6013      	str	r3, [r2, #0]
 8000eaa:	e021      	b.n	8000ef0 <HAL_RCC_OscConfig+0x19c>
 8000eac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000eb0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ebc:	d10c      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x184>
 8000ebe:	4b71      	ldr	r3, [pc, #452]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a70      	ldr	r2, [pc, #448]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000ec4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ec8:	6013      	str	r3, [r2, #0]
 8000eca:	4b6e      	ldr	r3, [pc, #440]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a6d      	ldr	r2, [pc, #436]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000ed0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ed4:	6013      	str	r3, [r2, #0]
 8000ed6:	e00b      	b.n	8000ef0 <HAL_RCC_OscConfig+0x19c>
 8000ed8:	4b6a      	ldr	r3, [pc, #424]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a69      	ldr	r2, [pc, #420]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000ede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ee2:	6013      	str	r3, [r2, #0]
 8000ee4:	4b67      	ldr	r3, [pc, #412]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a66      	ldr	r2, [pc, #408]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000eea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000eee:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ef0:	4b64      	ldr	r3, [pc, #400]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ef4:	f023 020f 	bic.w	r2, r3, #15
 8000ef8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000efc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	495f      	ldr	r1, [pc, #380]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000f06:	4313      	orrs	r3, r2
 8000f08:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f0e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d059      	beq.n	8000fce <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f1a:	f7ff fc5b 	bl	80007d4 <HAL_GetTick>
 8000f1e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f22:	e00a      	b.n	8000f3a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f24:	f7ff fc56 	bl	80007d4 <HAL_GetTick>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	2b64      	cmp	r3, #100	; 0x64
 8000f32:	d902      	bls.n	8000f3a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000f34:	2303      	movs	r3, #3
 8000f36:	f000 bf43 	b.w	8001dc0 <HAL_RCC_OscConfig+0x106c>
 8000f3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f3e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f42:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000f46:	fa93 f3a3 	rbit	r3, r3
 8000f4a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000f4e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f52:	fab3 f383 	clz	r3, r3
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	095b      	lsrs	r3, r3, #5
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d102      	bne.n	8000f6c <HAL_RCC_OscConfig+0x218>
 8000f66:	4b47      	ldr	r3, [pc, #284]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	e015      	b.n	8000f98 <HAL_RCC_OscConfig+0x244>
 8000f6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f70:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f74:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000f78:	fa93 f3a3 	rbit	r3, r3
 8000f7c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000f80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f84:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000f88:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000f8c:	fa93 f3a3 	rbit	r3, r3
 8000f90:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000f94:	4b3b      	ldr	r3, [pc, #236]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 8000f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f98:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f9c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000fa0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000fa4:	fa92 f2a2 	rbit	r2, r2
 8000fa8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000fac:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000fb0:	fab2 f282 	clz	r2, r2
 8000fb4:	b2d2      	uxtb	r2, r2
 8000fb6:	f042 0220 	orr.w	r2, r2, #32
 8000fba:	b2d2      	uxtb	r2, r2
 8000fbc:	f002 021f 	and.w	r2, r2, #31
 8000fc0:	2101      	movs	r1, #1
 8000fc2:	fa01 f202 	lsl.w	r2, r1, r2
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d0ab      	beq.n	8000f24 <HAL_RCC_OscConfig+0x1d0>
 8000fcc:	e05d      	b.n	800108a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fce:	f7ff fc01 	bl	80007d4 <HAL_GetTick>
 8000fd2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fd6:	e00a      	b.n	8000fee <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000fd8:	f7ff fbfc 	bl	80007d4 <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000fe2:	1ad3      	subs	r3, r2, r3
 8000fe4:	2b64      	cmp	r3, #100	; 0x64
 8000fe6:	d902      	bls.n	8000fee <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000fe8:	2303      	movs	r3, #3
 8000fea:	f000 bee9 	b.w	8001dc0 <HAL_RCC_OscConfig+0x106c>
 8000fee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ff2:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ff6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000ffa:	fa93 f3a3 	rbit	r3, r3
 8000ffe:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8001002:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001006:	fab3 f383 	clz	r3, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	095b      	lsrs	r3, r3, #5
 800100e:	b2db      	uxtb	r3, r3
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	b2db      	uxtb	r3, r3
 8001016:	2b01      	cmp	r3, #1
 8001018:	d102      	bne.n	8001020 <HAL_RCC_OscConfig+0x2cc>
 800101a:	4b1a      	ldr	r3, [pc, #104]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	e015      	b.n	800104c <HAL_RCC_OscConfig+0x2f8>
 8001020:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001024:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001028:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800102c:	fa93 f3a3 	rbit	r3, r3
 8001030:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001034:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001038:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800103c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001040:	fa93 f3a3 	rbit	r3, r3
 8001044:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001048:	4b0e      	ldr	r3, [pc, #56]	; (8001084 <HAL_RCC_OscConfig+0x330>)
 800104a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001050:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8001054:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001058:	fa92 f2a2 	rbit	r2, r2
 800105c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001060:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8001064:	fab2 f282 	clz	r2, r2
 8001068:	b2d2      	uxtb	r2, r2
 800106a:	f042 0220 	orr.w	r2, r2, #32
 800106e:	b2d2      	uxtb	r2, r2
 8001070:	f002 021f 	and.w	r2, r2, #31
 8001074:	2101      	movs	r1, #1
 8001076:	fa01 f202 	lsl.w	r2, r1, r2
 800107a:	4013      	ands	r3, r2
 800107c:	2b00      	cmp	r3, #0
 800107e:	d1ab      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x284>
 8001080:	e003      	b.n	800108a <HAL_RCC_OscConfig+0x336>
 8001082:	bf00      	nop
 8001084:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001088:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800108a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800108e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	f000 817d 	beq.w	800139a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80010a0:	4ba6      	ldr	r3, [pc, #664]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f003 030c 	and.w	r3, r3, #12
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d00b      	beq.n	80010c4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010ac:	4ba3      	ldr	r3, [pc, #652]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f003 030c 	and.w	r3, r3, #12
 80010b4:	2b08      	cmp	r3, #8
 80010b6:	d172      	bne.n	800119e <HAL_RCC_OscConfig+0x44a>
 80010b8:	4ba0      	ldr	r3, [pc, #640]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d16c      	bne.n	800119e <HAL_RCC_OscConfig+0x44a>
 80010c4:	2302      	movs	r3, #2
 80010c6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ca:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80010ce:	fa93 f3a3 	rbit	r3, r3
 80010d2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80010d6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010da:	fab3 f383 	clz	r3, r3
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	095b      	lsrs	r3, r3, #5
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	f043 0301 	orr.w	r3, r3, #1
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d102      	bne.n	80010f4 <HAL_RCC_OscConfig+0x3a0>
 80010ee:	4b93      	ldr	r3, [pc, #588]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	e013      	b.n	800111c <HAL_RCC_OscConfig+0x3c8>
 80010f4:	2302      	movs	r3, #2
 80010f6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010fa:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80010fe:	fa93 f3a3 	rbit	r3, r3
 8001102:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001106:	2302      	movs	r3, #2
 8001108:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800110c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001110:	fa93 f3a3 	rbit	r3, r3
 8001114:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001118:	4b88      	ldr	r3, [pc, #544]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 800111a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111c:	2202      	movs	r2, #2
 800111e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001122:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001126:	fa92 f2a2 	rbit	r2, r2
 800112a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800112e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001132:	fab2 f282 	clz	r2, r2
 8001136:	b2d2      	uxtb	r2, r2
 8001138:	f042 0220 	orr.w	r2, r2, #32
 800113c:	b2d2      	uxtb	r2, r2
 800113e:	f002 021f 	and.w	r2, r2, #31
 8001142:	2101      	movs	r1, #1
 8001144:	fa01 f202 	lsl.w	r2, r1, r2
 8001148:	4013      	ands	r3, r2
 800114a:	2b00      	cmp	r3, #0
 800114c:	d00a      	beq.n	8001164 <HAL_RCC_OscConfig+0x410>
 800114e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001152:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	691b      	ldr	r3, [r3, #16]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d002      	beq.n	8001164 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	f000 be2e 	b.w	8001dc0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001164:	4b75      	ldr	r3, [pc, #468]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800116c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001170:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	21f8      	movs	r1, #248	; 0xf8
 800117a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800117e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001182:	fa91 f1a1 	rbit	r1, r1
 8001186:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800118a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800118e:	fab1 f181 	clz	r1, r1
 8001192:	b2c9      	uxtb	r1, r1
 8001194:	408b      	lsls	r3, r1
 8001196:	4969      	ldr	r1, [pc, #420]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 8001198:	4313      	orrs	r3, r2
 800119a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800119c:	e0fd      	b.n	800139a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800119e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	691b      	ldr	r3, [r3, #16]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	f000 8088 	beq.w	80012c0 <HAL_RCC_OscConfig+0x56c>
 80011b0:	2301      	movs	r3, #1
 80011b2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80011ba:	fa93 f3a3 	rbit	r3, r3
 80011be:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80011c2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011c6:	fab3 f383 	clz	r3, r3
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	461a      	mov	r2, r3
 80011d8:	2301      	movs	r3, #1
 80011da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011dc:	f7ff fafa 	bl	80007d4 <HAL_GetTick>
 80011e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e4:	e00a      	b.n	80011fc <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011e6:	f7ff faf5 	bl	80007d4 <HAL_GetTick>
 80011ea:	4602      	mov	r2, r0
 80011ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	2b02      	cmp	r3, #2
 80011f4:	d902      	bls.n	80011fc <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80011f6:	2303      	movs	r3, #3
 80011f8:	f000 bde2 	b.w	8001dc0 <HAL_RCC_OscConfig+0x106c>
 80011fc:	2302      	movs	r3, #2
 80011fe:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001202:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001206:	fa93 f3a3 	rbit	r3, r3
 800120a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800120e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001212:	fab3 f383 	clz	r3, r3
 8001216:	b2db      	uxtb	r3, r3
 8001218:	095b      	lsrs	r3, r3, #5
 800121a:	b2db      	uxtb	r3, r3
 800121c:	f043 0301 	orr.w	r3, r3, #1
 8001220:	b2db      	uxtb	r3, r3
 8001222:	2b01      	cmp	r3, #1
 8001224:	d102      	bne.n	800122c <HAL_RCC_OscConfig+0x4d8>
 8001226:	4b45      	ldr	r3, [pc, #276]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	e013      	b.n	8001254 <HAL_RCC_OscConfig+0x500>
 800122c:	2302      	movs	r3, #2
 800122e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001232:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001236:	fa93 f3a3 	rbit	r3, r3
 800123a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800123e:	2302      	movs	r3, #2
 8001240:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001244:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001248:	fa93 f3a3 	rbit	r3, r3
 800124c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001250:	4b3a      	ldr	r3, [pc, #232]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 8001252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001254:	2202      	movs	r2, #2
 8001256:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800125a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800125e:	fa92 f2a2 	rbit	r2, r2
 8001262:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001266:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800126a:	fab2 f282 	clz	r2, r2
 800126e:	b2d2      	uxtb	r2, r2
 8001270:	f042 0220 	orr.w	r2, r2, #32
 8001274:	b2d2      	uxtb	r2, r2
 8001276:	f002 021f 	and.w	r2, r2, #31
 800127a:	2101      	movs	r1, #1
 800127c:	fa01 f202 	lsl.w	r2, r1, r2
 8001280:	4013      	ands	r3, r2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d0af      	beq.n	80011e6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001286:	4b2d      	ldr	r3, [pc, #180]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800128e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001292:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	695b      	ldr	r3, [r3, #20]
 800129a:	21f8      	movs	r1, #248	; 0xf8
 800129c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012a0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80012a4:	fa91 f1a1 	rbit	r1, r1
 80012a8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80012ac:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80012b0:	fab1 f181 	clz	r1, r1
 80012b4:	b2c9      	uxtb	r1, r1
 80012b6:	408b      	lsls	r3, r1
 80012b8:	4920      	ldr	r1, [pc, #128]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 80012ba:	4313      	orrs	r3, r2
 80012bc:	600b      	str	r3, [r1, #0]
 80012be:	e06c      	b.n	800139a <HAL_RCC_OscConfig+0x646>
 80012c0:	2301      	movs	r3, #1
 80012c2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80012ca:	fa93 f3a3 	rbit	r3, r3
 80012ce:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80012d2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012d6:	fab3 f383 	clz	r3, r3
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012e0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	461a      	mov	r2, r3
 80012e8:	2300      	movs	r3, #0
 80012ea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ec:	f7ff fa72 	bl	80007d4 <HAL_GetTick>
 80012f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012f4:	e00a      	b.n	800130c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012f6:	f7ff fa6d 	bl	80007d4 <HAL_GetTick>
 80012fa:	4602      	mov	r2, r0
 80012fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	2b02      	cmp	r3, #2
 8001304:	d902      	bls.n	800130c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	f000 bd5a 	b.w	8001dc0 <HAL_RCC_OscConfig+0x106c>
 800130c:	2302      	movs	r3, #2
 800130e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001312:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001316:	fa93 f3a3 	rbit	r3, r3
 800131a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800131e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001322:	fab3 f383 	clz	r3, r3
 8001326:	b2db      	uxtb	r3, r3
 8001328:	095b      	lsrs	r3, r3, #5
 800132a:	b2db      	uxtb	r3, r3
 800132c:	f043 0301 	orr.w	r3, r3, #1
 8001330:	b2db      	uxtb	r3, r3
 8001332:	2b01      	cmp	r3, #1
 8001334:	d104      	bne.n	8001340 <HAL_RCC_OscConfig+0x5ec>
 8001336:	4b01      	ldr	r3, [pc, #4]	; (800133c <HAL_RCC_OscConfig+0x5e8>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	e015      	b.n	8001368 <HAL_RCC_OscConfig+0x614>
 800133c:	40021000 	.word	0x40021000
 8001340:	2302      	movs	r3, #2
 8001342:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001346:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800134a:	fa93 f3a3 	rbit	r3, r3
 800134e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001352:	2302      	movs	r3, #2
 8001354:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001358:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800135c:	fa93 f3a3 	rbit	r3, r3
 8001360:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001364:	4bc8      	ldr	r3, [pc, #800]	; (8001688 <HAL_RCC_OscConfig+0x934>)
 8001366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001368:	2202      	movs	r2, #2
 800136a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800136e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001372:	fa92 f2a2 	rbit	r2, r2
 8001376:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800137a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800137e:	fab2 f282 	clz	r2, r2
 8001382:	b2d2      	uxtb	r2, r2
 8001384:	f042 0220 	orr.w	r2, r2, #32
 8001388:	b2d2      	uxtb	r2, r2
 800138a:	f002 021f 	and.w	r2, r2, #31
 800138e:	2101      	movs	r1, #1
 8001390:	fa01 f202 	lsl.w	r2, r1, r2
 8001394:	4013      	ands	r3, r2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d1ad      	bne.n	80012f6 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800139a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800139e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0308 	and.w	r3, r3, #8
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	f000 8110 	beq.w	80015d0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013b4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	699b      	ldr	r3, [r3, #24]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d079      	beq.n	80014b4 <HAL_RCC_OscConfig+0x760>
 80013c0:	2301      	movs	r3, #1
 80013c2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013c6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80013ca:	fa93 f3a3 	rbit	r3, r3
 80013ce:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80013d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013d6:	fab3 f383 	clz	r3, r3
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	461a      	mov	r2, r3
 80013de:	4bab      	ldr	r3, [pc, #684]	; (800168c <HAL_RCC_OscConfig+0x938>)
 80013e0:	4413      	add	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	461a      	mov	r2, r3
 80013e6:	2301      	movs	r3, #1
 80013e8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ea:	f7ff f9f3 	bl	80007d4 <HAL_GetTick>
 80013ee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013f2:	e00a      	b.n	800140a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013f4:	f7ff f9ee 	bl	80007d4 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	2b02      	cmp	r3, #2
 8001402:	d902      	bls.n	800140a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	f000 bcdb 	b.w	8001dc0 <HAL_RCC_OscConfig+0x106c>
 800140a:	2302      	movs	r3, #2
 800140c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001410:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001414:	fa93 f3a3 	rbit	r3, r3
 8001418:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800141c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001420:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001424:	2202      	movs	r2, #2
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800142c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	fa93 f2a3 	rbit	r2, r3
 8001436:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800143a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001444:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001448:	2202      	movs	r2, #2
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001450:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	fa93 f2a3 	rbit	r2, r3
 800145a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800145e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001462:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001464:	4b88      	ldr	r3, [pc, #544]	; (8001688 <HAL_RCC_OscConfig+0x934>)
 8001466:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001468:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800146c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001470:	2102      	movs	r1, #2
 8001472:	6019      	str	r1, [r3, #0]
 8001474:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001478:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	fa93 f1a3 	rbit	r1, r3
 8001482:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001486:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800148a:	6019      	str	r1, [r3, #0]
  return result;
 800148c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001490:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	fab3 f383 	clz	r3, r3
 800149a:	b2db      	uxtb	r3, r3
 800149c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	f003 031f 	and.w	r3, r3, #31
 80014a6:	2101      	movs	r1, #1
 80014a8:	fa01 f303 	lsl.w	r3, r1, r3
 80014ac:	4013      	ands	r3, r2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d0a0      	beq.n	80013f4 <HAL_RCC_OscConfig+0x6a0>
 80014b2:	e08d      	b.n	80015d0 <HAL_RCC_OscConfig+0x87c>
 80014b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014b8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80014bc:	2201      	movs	r2, #1
 80014be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014c4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	fa93 f2a3 	rbit	r2, r3
 80014ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014d2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80014d6:	601a      	str	r2, [r3, #0]
  return result;
 80014d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014dc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80014e0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014e2:	fab3 f383 	clz	r3, r3
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b68      	ldr	r3, [pc, #416]	; (800168c <HAL_RCC_OscConfig+0x938>)
 80014ec:	4413      	add	r3, r2
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	461a      	mov	r2, r3
 80014f2:	2300      	movs	r3, #0
 80014f4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014f6:	f7ff f96d 	bl	80007d4 <HAL_GetTick>
 80014fa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014fe:	e00a      	b.n	8001516 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001500:	f7ff f968 	bl	80007d4 <HAL_GetTick>
 8001504:	4602      	mov	r2, r0
 8001506:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800150a:	1ad3      	subs	r3, r2, r3
 800150c:	2b02      	cmp	r3, #2
 800150e:	d902      	bls.n	8001516 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001510:	2303      	movs	r3, #3
 8001512:	f000 bc55 	b.w	8001dc0 <HAL_RCC_OscConfig+0x106c>
 8001516:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800151a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800151e:	2202      	movs	r2, #2
 8001520:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001522:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001526:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	fa93 f2a3 	rbit	r2, r3
 8001530:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001534:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001538:	601a      	str	r2, [r3, #0]
 800153a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800153e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001542:	2202      	movs	r2, #2
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800154a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	fa93 f2a3 	rbit	r2, r3
 8001554:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001558:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001562:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001566:	2202      	movs	r2, #2
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800156e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	fa93 f2a3 	rbit	r2, r3
 8001578:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800157c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001580:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001582:	4b41      	ldr	r3, [pc, #260]	; (8001688 <HAL_RCC_OscConfig+0x934>)
 8001584:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001586:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800158a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800158e:	2102      	movs	r1, #2
 8001590:	6019      	str	r1, [r3, #0]
 8001592:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001596:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	fa93 f1a3 	rbit	r1, r3
 80015a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015a4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80015a8:	6019      	str	r1, [r3, #0]
  return result;
 80015aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015ae:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	fab3 f383 	clz	r3, r3
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	f003 031f 	and.w	r3, r3, #31
 80015c4:	2101      	movs	r1, #1
 80015c6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ca:	4013      	ands	r3, r2
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d197      	bne.n	8001500 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0304 	and.w	r3, r3, #4
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	f000 81a1 	beq.w	8001928 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015e6:	2300      	movs	r3, #0
 80015e8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ec:	4b26      	ldr	r3, [pc, #152]	; (8001688 <HAL_RCC_OscConfig+0x934>)
 80015ee:	69db      	ldr	r3, [r3, #28]
 80015f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d116      	bne.n	8001626 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015f8:	4b23      	ldr	r3, [pc, #140]	; (8001688 <HAL_RCC_OscConfig+0x934>)
 80015fa:	69db      	ldr	r3, [r3, #28]
 80015fc:	4a22      	ldr	r2, [pc, #136]	; (8001688 <HAL_RCC_OscConfig+0x934>)
 80015fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001602:	61d3      	str	r3, [r2, #28]
 8001604:	4b20      	ldr	r3, [pc, #128]	; (8001688 <HAL_RCC_OscConfig+0x934>)
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800160c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001610:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001614:	601a      	str	r2, [r3, #0]
 8001616:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800161a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800161e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001620:	2301      	movs	r3, #1
 8001622:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001626:	4b1a      	ldr	r3, [pc, #104]	; (8001690 <HAL_RCC_OscConfig+0x93c>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800162e:	2b00      	cmp	r3, #0
 8001630:	d11a      	bne.n	8001668 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001632:	4b17      	ldr	r3, [pc, #92]	; (8001690 <HAL_RCC_OscConfig+0x93c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a16      	ldr	r2, [pc, #88]	; (8001690 <HAL_RCC_OscConfig+0x93c>)
 8001638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800163c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800163e:	f7ff f8c9 	bl	80007d4 <HAL_GetTick>
 8001642:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001646:	e009      	b.n	800165c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001648:	f7ff f8c4 	bl	80007d4 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b64      	cmp	r3, #100	; 0x64
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e3b1      	b.n	8001dc0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <HAL_RCC_OscConfig+0x93c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001664:	2b00      	cmp	r3, #0
 8001666:	d0ef      	beq.n	8001648 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001668:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800166c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d10d      	bne.n	8001694 <HAL_RCC_OscConfig+0x940>
 8001678:	4b03      	ldr	r3, [pc, #12]	; (8001688 <HAL_RCC_OscConfig+0x934>)
 800167a:	6a1b      	ldr	r3, [r3, #32]
 800167c:	4a02      	ldr	r2, [pc, #8]	; (8001688 <HAL_RCC_OscConfig+0x934>)
 800167e:	f043 0301 	orr.w	r3, r3, #1
 8001682:	6213      	str	r3, [r2, #32]
 8001684:	e03c      	b.n	8001700 <HAL_RCC_OscConfig+0x9ac>
 8001686:	bf00      	nop
 8001688:	40021000 	.word	0x40021000
 800168c:	10908120 	.word	0x10908120
 8001690:	40007000 	.word	0x40007000
 8001694:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001698:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d10c      	bne.n	80016be <HAL_RCC_OscConfig+0x96a>
 80016a4:	4bc1      	ldr	r3, [pc, #772]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016a6:	6a1b      	ldr	r3, [r3, #32]
 80016a8:	4ac0      	ldr	r2, [pc, #768]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016aa:	f023 0301 	bic.w	r3, r3, #1
 80016ae:	6213      	str	r3, [r2, #32]
 80016b0:	4bbe      	ldr	r3, [pc, #760]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016b2:	6a1b      	ldr	r3, [r3, #32]
 80016b4:	4abd      	ldr	r2, [pc, #756]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016b6:	f023 0304 	bic.w	r3, r3, #4
 80016ba:	6213      	str	r3, [r2, #32]
 80016bc:	e020      	b.n	8001700 <HAL_RCC_OscConfig+0x9ac>
 80016be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016c2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	68db      	ldr	r3, [r3, #12]
 80016ca:	2b05      	cmp	r3, #5
 80016cc:	d10c      	bne.n	80016e8 <HAL_RCC_OscConfig+0x994>
 80016ce:	4bb7      	ldr	r3, [pc, #732]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016d0:	6a1b      	ldr	r3, [r3, #32]
 80016d2:	4ab6      	ldr	r2, [pc, #728]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016d4:	f043 0304 	orr.w	r3, r3, #4
 80016d8:	6213      	str	r3, [r2, #32]
 80016da:	4bb4      	ldr	r3, [pc, #720]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016dc:	6a1b      	ldr	r3, [r3, #32]
 80016de:	4ab3      	ldr	r2, [pc, #716]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	6213      	str	r3, [r2, #32]
 80016e6:	e00b      	b.n	8001700 <HAL_RCC_OscConfig+0x9ac>
 80016e8:	4bb0      	ldr	r3, [pc, #704]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016ea:	6a1b      	ldr	r3, [r3, #32]
 80016ec:	4aaf      	ldr	r2, [pc, #700]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016ee:	f023 0301 	bic.w	r3, r3, #1
 80016f2:	6213      	str	r3, [r2, #32]
 80016f4:	4bad      	ldr	r3, [pc, #692]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016f6:	6a1b      	ldr	r3, [r3, #32]
 80016f8:	4aac      	ldr	r2, [pc, #688]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80016fa:	f023 0304 	bic.w	r3, r3, #4
 80016fe:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001700:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001704:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	2b00      	cmp	r3, #0
 800170e:	f000 8081 	beq.w	8001814 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001712:	f7ff f85f 	bl	80007d4 <HAL_GetTick>
 8001716:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800171a:	e00b      	b.n	8001734 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800171c:	f7ff f85a 	bl	80007d4 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	f241 3288 	movw	r2, #5000	; 0x1388
 800172c:	4293      	cmp	r3, r2
 800172e:	d901      	bls.n	8001734 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e345      	b.n	8001dc0 <HAL_RCC_OscConfig+0x106c>
 8001734:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001738:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800173c:	2202      	movs	r2, #2
 800173e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001740:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001744:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	fa93 f2a3 	rbit	r2, r3
 800174e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001752:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800175c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001760:	2202      	movs	r2, #2
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001768:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	fa93 f2a3 	rbit	r2, r3
 8001772:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001776:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800177a:	601a      	str	r2, [r3, #0]
  return result;
 800177c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001780:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001784:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001786:	fab3 f383 	clz	r3, r3
 800178a:	b2db      	uxtb	r3, r3
 800178c:	095b      	lsrs	r3, r3, #5
 800178e:	b2db      	uxtb	r3, r3
 8001790:	f043 0302 	orr.w	r3, r3, #2
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b02      	cmp	r3, #2
 8001798:	d102      	bne.n	80017a0 <HAL_RCC_OscConfig+0xa4c>
 800179a:	4b84      	ldr	r3, [pc, #528]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 800179c:	6a1b      	ldr	r3, [r3, #32]
 800179e:	e013      	b.n	80017c8 <HAL_RCC_OscConfig+0xa74>
 80017a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017a4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80017a8:	2202      	movs	r2, #2
 80017aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017b0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	fa93 f2a3 	rbit	r2, r3
 80017ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017be:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	4b79      	ldr	r3, [pc, #484]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80017c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017cc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80017d0:	2102      	movs	r1, #2
 80017d2:	6011      	str	r1, [r2, #0]
 80017d4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017d8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80017dc:	6812      	ldr	r2, [r2, #0]
 80017de:	fa92 f1a2 	rbit	r1, r2
 80017e2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017e6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80017ea:	6011      	str	r1, [r2, #0]
  return result;
 80017ec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80017f0:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80017f4:	6812      	ldr	r2, [r2, #0]
 80017f6:	fab2 f282 	clz	r2, r2
 80017fa:	b2d2      	uxtb	r2, r2
 80017fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001800:	b2d2      	uxtb	r2, r2
 8001802:	f002 021f 	and.w	r2, r2, #31
 8001806:	2101      	movs	r1, #1
 8001808:	fa01 f202 	lsl.w	r2, r1, r2
 800180c:	4013      	ands	r3, r2
 800180e:	2b00      	cmp	r3, #0
 8001810:	d084      	beq.n	800171c <HAL_RCC_OscConfig+0x9c8>
 8001812:	e07f      	b.n	8001914 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001814:	f7fe ffde 	bl	80007d4 <HAL_GetTick>
 8001818:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800181c:	e00b      	b.n	8001836 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800181e:	f7fe ffd9 	bl	80007d4 <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	f241 3288 	movw	r2, #5000	; 0x1388
 800182e:	4293      	cmp	r3, r2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e2c4      	b.n	8001dc0 <HAL_RCC_OscConfig+0x106c>
 8001836:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800183a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800183e:	2202      	movs	r2, #2
 8001840:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001842:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001846:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	fa93 f2a3 	rbit	r2, r3
 8001850:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001854:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800185e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001862:	2202      	movs	r2, #2
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800186a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	fa93 f2a3 	rbit	r2, r3
 8001874:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001878:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800187c:	601a      	str	r2, [r3, #0]
  return result;
 800187e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001882:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001886:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001888:	fab3 f383 	clz	r3, r3
 800188c:	b2db      	uxtb	r3, r3
 800188e:	095b      	lsrs	r3, r3, #5
 8001890:	b2db      	uxtb	r3, r3
 8001892:	f043 0302 	orr.w	r3, r3, #2
 8001896:	b2db      	uxtb	r3, r3
 8001898:	2b02      	cmp	r3, #2
 800189a:	d102      	bne.n	80018a2 <HAL_RCC_OscConfig+0xb4e>
 800189c:	4b43      	ldr	r3, [pc, #268]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 800189e:	6a1b      	ldr	r3, [r3, #32]
 80018a0:	e013      	b.n	80018ca <HAL_RCC_OscConfig+0xb76>
 80018a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80018aa:	2202      	movs	r2, #2
 80018ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018b2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	fa93 f2a3 	rbit	r2, r3
 80018bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018c0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	4b39      	ldr	r3, [pc, #228]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 80018c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018ce:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80018d2:	2102      	movs	r1, #2
 80018d4:	6011      	str	r1, [r2, #0]
 80018d6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018da:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80018de:	6812      	ldr	r2, [r2, #0]
 80018e0:	fa92 f1a2 	rbit	r1, r2
 80018e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018e8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80018ec:	6011      	str	r1, [r2, #0]
  return result;
 80018ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018f2:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	fab2 f282 	clz	r2, r2
 80018fc:	b2d2      	uxtb	r2, r2
 80018fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001902:	b2d2      	uxtb	r2, r2
 8001904:	f002 021f 	and.w	r2, r2, #31
 8001908:	2101      	movs	r1, #1
 800190a:	fa01 f202 	lsl.w	r2, r1, r2
 800190e:	4013      	ands	r3, r2
 8001910:	2b00      	cmp	r3, #0
 8001912:	d184      	bne.n	800181e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001914:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001918:	2b01      	cmp	r3, #1
 800191a:	d105      	bne.n	8001928 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800191c:	4b23      	ldr	r3, [pc, #140]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 800191e:	69db      	ldr	r3, [r3, #28]
 8001920:	4a22      	ldr	r2, [pc, #136]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 8001922:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001926:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001928:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800192c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	69db      	ldr	r3, [r3, #28]
 8001934:	2b00      	cmp	r3, #0
 8001936:	f000 8242 	beq.w	8001dbe <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800193a:	4b1c      	ldr	r3, [pc, #112]	; (80019ac <HAL_RCC_OscConfig+0xc58>)
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f003 030c 	and.w	r3, r3, #12
 8001942:	2b08      	cmp	r3, #8
 8001944:	f000 8213 	beq.w	8001d6e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001948:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	69db      	ldr	r3, [r3, #28]
 8001954:	2b02      	cmp	r3, #2
 8001956:	f040 8162 	bne.w	8001c1e <HAL_RCC_OscConfig+0xeca>
 800195a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800195e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001962:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001966:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001968:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800196c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	fa93 f2a3 	rbit	r2, r3
 8001976:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800197a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800197e:	601a      	str	r2, [r3, #0]
  return result;
 8001980:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001984:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001988:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800198a:	fab3 f383 	clz	r3, r3
 800198e:	b2db      	uxtb	r3, r3
 8001990:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001994:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	461a      	mov	r2, r3
 800199c:	2300      	movs	r3, #0
 800199e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a0:	f7fe ff18 	bl	80007d4 <HAL_GetTick>
 80019a4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019a8:	e00c      	b.n	80019c4 <HAL_RCC_OscConfig+0xc70>
 80019aa:	bf00      	nop
 80019ac:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019b0:	f7fe ff10 	bl	80007d4 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b02      	cmp	r3, #2
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e1fd      	b.n	8001dc0 <HAL_RCC_OscConfig+0x106c>
 80019c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019c8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80019cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019d6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	fa93 f2a3 	rbit	r2, r3
 80019e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80019e8:	601a      	str	r2, [r3, #0]
  return result;
 80019ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019ee:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80019f2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019f4:	fab3 f383 	clz	r3, r3
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	095b      	lsrs	r3, r3, #5
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	f043 0301 	orr.w	r3, r3, #1
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	2b01      	cmp	r3, #1
 8001a06:	d102      	bne.n	8001a0e <HAL_RCC_OscConfig+0xcba>
 8001a08:	4bb0      	ldr	r3, [pc, #704]	; (8001ccc <HAL_RCC_OscConfig+0xf78>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	e027      	b.n	8001a5e <HAL_RCC_OscConfig+0xd0a>
 8001a0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a12:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001a16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a20:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	fa93 f2a3 	rbit	r2, r3
 8001a2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a2e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a38:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a3c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a46:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	fa93 f2a3 	rbit	r2, r3
 8001a50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a54:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001a58:	601a      	str	r2, [r3, #0]
 8001a5a:	4b9c      	ldr	r3, [pc, #624]	; (8001ccc <HAL_RCC_OscConfig+0xf78>)
 8001a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a5e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a62:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001a66:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a6a:	6011      	str	r1, [r2, #0]
 8001a6c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a70:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001a74:	6812      	ldr	r2, [r2, #0]
 8001a76:	fa92 f1a2 	rbit	r1, r2
 8001a7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a7e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001a82:	6011      	str	r1, [r2, #0]
  return result;
 8001a84:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a88:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001a8c:	6812      	ldr	r2, [r2, #0]
 8001a8e:	fab2 f282 	clz	r2, r2
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	f042 0220 	orr.w	r2, r2, #32
 8001a98:	b2d2      	uxtb	r2, r2
 8001a9a:	f002 021f 	and.w	r2, r2, #31
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	fa01 f202 	lsl.w	r2, r1, r2
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d182      	bne.n	80019b0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aaa:	4b88      	ldr	r3, [pc, #544]	; (8001ccc <HAL_RCC_OscConfig+0xf78>)
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ab2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ab6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ac2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	6a1b      	ldr	r3, [r3, #32]
 8001aca:	430b      	orrs	r3, r1
 8001acc:	497f      	ldr	r1, [pc, #508]	; (8001ccc <HAL_RCC_OscConfig+0xf78>)
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	604b      	str	r3, [r1, #4]
 8001ad2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ad6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001ada:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ade:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ae4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	fa93 f2a3 	rbit	r2, r3
 8001aee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001af2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001af6:	601a      	str	r2, [r3, #0]
  return result;
 8001af8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001afc:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001b00:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b02:	fab3 f383 	clz	r3, r3
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b0c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	461a      	mov	r2, r3
 8001b14:	2301      	movs	r3, #1
 8001b16:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b18:	f7fe fe5c 	bl	80007d4 <HAL_GetTick>
 8001b1c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b20:	e009      	b.n	8001b36 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b22:	f7fe fe57 	bl	80007d4 <HAL_GetTick>
 8001b26:	4602      	mov	r2, r0
 8001b28:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e144      	b.n	8001dc0 <HAL_RCC_OscConfig+0x106c>
 8001b36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b3a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001b3e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b48:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	fa93 f2a3 	rbit	r2, r3
 8001b52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b56:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001b5a:	601a      	str	r2, [r3, #0]
  return result;
 8001b5c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b60:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001b64:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b66:	fab3 f383 	clz	r3, r3
 8001b6a:	b2db      	uxtb	r3, r3
 8001b6c:	095b      	lsrs	r3, r3, #5
 8001b6e:	b2db      	uxtb	r3, r3
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d102      	bne.n	8001b80 <HAL_RCC_OscConfig+0xe2c>
 8001b7a:	4b54      	ldr	r3, [pc, #336]	; (8001ccc <HAL_RCC_OscConfig+0xf78>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	e027      	b.n	8001bd0 <HAL_RCC_OscConfig+0xe7c>
 8001b80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b84:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001b88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b92:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	fa93 f2a3 	rbit	r2, r3
 8001b9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ba0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001baa:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001bae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bb8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	fa93 f2a3 	rbit	r2, r3
 8001bc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bc6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	4b3f      	ldr	r3, [pc, #252]	; (8001ccc <HAL_RCC_OscConfig+0xf78>)
 8001bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bd4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001bd8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001bdc:	6011      	str	r1, [r2, #0]
 8001bde:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001be2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001be6:	6812      	ldr	r2, [r2, #0]
 8001be8:	fa92 f1a2 	rbit	r1, r2
 8001bec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bf0:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001bf4:	6011      	str	r1, [r2, #0]
  return result;
 8001bf6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001bfa:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001bfe:	6812      	ldr	r2, [r2, #0]
 8001c00:	fab2 f282 	clz	r2, r2
 8001c04:	b2d2      	uxtb	r2, r2
 8001c06:	f042 0220 	orr.w	r2, r2, #32
 8001c0a:	b2d2      	uxtb	r2, r2
 8001c0c:	f002 021f 	and.w	r2, r2, #31
 8001c10:	2101      	movs	r1, #1
 8001c12:	fa01 f202 	lsl.w	r2, r1, r2
 8001c16:	4013      	ands	r3, r2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d082      	beq.n	8001b22 <HAL_RCC_OscConfig+0xdce>
 8001c1c:	e0cf      	b.n	8001dbe <HAL_RCC_OscConfig+0x106a>
 8001c1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c22:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001c26:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c30:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	fa93 f2a3 	rbit	r2, r3
 8001c3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c3e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001c42:	601a      	str	r2, [r3, #0]
  return result;
 8001c44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c48:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001c4c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c4e:	fab3 f383 	clz	r3, r3
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c58:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	461a      	mov	r2, r3
 8001c60:	2300      	movs	r3, #0
 8001c62:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c64:	f7fe fdb6 	bl	80007d4 <HAL_GetTick>
 8001c68:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c6c:	e009      	b.n	8001c82 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c6e:	f7fe fdb1 	bl	80007d4 <HAL_GetTick>
 8001c72:	4602      	mov	r2, r0
 8001c74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e09e      	b.n	8001dc0 <HAL_RCC_OscConfig+0x106c>
 8001c82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c86:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001c8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c94:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	fa93 f2a3 	rbit	r2, r3
 8001c9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ca2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001ca6:	601a      	str	r2, [r3, #0]
  return result;
 8001ca8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cac:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001cb0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cb2:	fab3 f383 	clz	r3, r3
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	095b      	lsrs	r3, r3, #5
 8001cba:	b2db      	uxtb	r3, r3
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d104      	bne.n	8001cd0 <HAL_RCC_OscConfig+0xf7c>
 8001cc6:	4b01      	ldr	r3, [pc, #4]	; (8001ccc <HAL_RCC_OscConfig+0xf78>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	e029      	b.n	8001d20 <HAL_RCC_OscConfig+0xfcc>
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cd4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001cd8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ce2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	fa93 f2a3 	rbit	r2, r3
 8001cec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cf0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cfa:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001cfe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d08:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	fa93 f2a3 	rbit	r2, r3
 8001d12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d16:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	4b2b      	ldr	r3, [pc, #172]	; (8001dcc <HAL_RCC_OscConfig+0x1078>)
 8001d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d20:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d24:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001d28:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001d2c:	6011      	str	r1, [r2, #0]
 8001d2e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d32:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001d36:	6812      	ldr	r2, [r2, #0]
 8001d38:	fa92 f1a2 	rbit	r1, r2
 8001d3c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d40:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001d44:	6011      	str	r1, [r2, #0]
  return result;
 8001d46:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001d4a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001d4e:	6812      	ldr	r2, [r2, #0]
 8001d50:	fab2 f282 	clz	r2, r2
 8001d54:	b2d2      	uxtb	r2, r2
 8001d56:	f042 0220 	orr.w	r2, r2, #32
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	f002 021f 	and.w	r2, r2, #31
 8001d60:	2101      	movs	r1, #1
 8001d62:	fa01 f202 	lsl.w	r2, r1, r2
 8001d66:	4013      	ands	r3, r2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d180      	bne.n	8001c6e <HAL_RCC_OscConfig+0xf1a>
 8001d6c:	e027      	b.n	8001dbe <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d72:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	69db      	ldr	r3, [r3, #28]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d101      	bne.n	8001d82 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e01e      	b.n	8001dc0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d82:	4b12      	ldr	r3, [pc, #72]	; (8001dcc <HAL_RCC_OscConfig+0x1078>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001d8a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001d8e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6a1b      	ldr	r3, [r3, #32]
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d10b      	bne.n	8001dba <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001da2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001da6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001daa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d001      	beq.n	8001dbe <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e000      	b.n	8001dc0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40021000 	.word	0x40021000

08001dd0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b09e      	sub	sp, #120	; 0x78
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d101      	bne.n	8001de8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e162      	b.n	80020ae <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001de8:	4b90      	ldr	r3, [pc, #576]	; (800202c <HAL_RCC_ClockConfig+0x25c>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0307 	and.w	r3, r3, #7
 8001df0:	683a      	ldr	r2, [r7, #0]
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d910      	bls.n	8001e18 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001df6:	4b8d      	ldr	r3, [pc, #564]	; (800202c <HAL_RCC_ClockConfig+0x25c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f023 0207 	bic.w	r2, r3, #7
 8001dfe:	498b      	ldr	r1, [pc, #556]	; (800202c <HAL_RCC_ClockConfig+0x25c>)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e06:	4b89      	ldr	r3, [pc, #548]	; (800202c <HAL_RCC_ClockConfig+0x25c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d001      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e14a      	b.n	80020ae <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0302 	and.w	r3, r3, #2
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d008      	beq.n	8001e36 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e24:	4b82      	ldr	r3, [pc, #520]	; (8002030 <HAL_RCC_ClockConfig+0x260>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	497f      	ldr	r1, [pc, #508]	; (8002030 <HAL_RCC_ClockConfig+0x260>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0301 	and.w	r3, r3, #1
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f000 80dc 	beq.w	8001ffc <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d13c      	bne.n	8001ec6 <HAL_RCC_ClockConfig+0xf6>
 8001e4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e50:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e52:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001e54:	fa93 f3a3 	rbit	r3, r3
 8001e58:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001e5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e5c:	fab3 f383 	clz	r3, r3
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	095b      	lsrs	r3, r3, #5
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	f043 0301 	orr.w	r3, r3, #1
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d102      	bne.n	8001e76 <HAL_RCC_ClockConfig+0xa6>
 8001e70:	4b6f      	ldr	r3, [pc, #444]	; (8002030 <HAL_RCC_ClockConfig+0x260>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	e00f      	b.n	8001e96 <HAL_RCC_ClockConfig+0xc6>
 8001e76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e7a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001e7e:	fa93 f3a3 	rbit	r3, r3
 8001e82:	667b      	str	r3, [r7, #100]	; 0x64
 8001e84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001e88:	663b      	str	r3, [r7, #96]	; 0x60
 8001e8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e8c:	fa93 f3a3 	rbit	r3, r3
 8001e90:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001e92:	4b67      	ldr	r3, [pc, #412]	; (8002030 <HAL_RCC_ClockConfig+0x260>)
 8001e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e96:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001e9a:	65ba      	str	r2, [r7, #88]	; 0x58
 8001e9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001e9e:	fa92 f2a2 	rbit	r2, r2
 8001ea2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001ea4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ea6:	fab2 f282 	clz	r2, r2
 8001eaa:	b2d2      	uxtb	r2, r2
 8001eac:	f042 0220 	orr.w	r2, r2, #32
 8001eb0:	b2d2      	uxtb	r2, r2
 8001eb2:	f002 021f 	and.w	r2, r2, #31
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d17b      	bne.n	8001fba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e0f3      	b.n	80020ae <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d13c      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x178>
 8001ece:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ed2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ed6:	fa93 f3a3 	rbit	r3, r3
 8001eda:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001edc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ede:	fab3 f383 	clz	r3, r3
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	095b      	lsrs	r3, r3, #5
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	f043 0301 	orr.w	r3, r3, #1
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d102      	bne.n	8001ef8 <HAL_RCC_ClockConfig+0x128>
 8001ef2:	4b4f      	ldr	r3, [pc, #316]	; (8002030 <HAL_RCC_ClockConfig+0x260>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	e00f      	b.n	8001f18 <HAL_RCC_ClockConfig+0x148>
 8001ef8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001efc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001efe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f00:	fa93 f3a3 	rbit	r3, r3
 8001f04:	647b      	str	r3, [r7, #68]	; 0x44
 8001f06:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f0a:	643b      	str	r3, [r7, #64]	; 0x40
 8001f0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001f0e:	fa93 f3a3 	rbit	r3, r3
 8001f12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f14:	4b46      	ldr	r3, [pc, #280]	; (8002030 <HAL_RCC_ClockConfig+0x260>)
 8001f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f1c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001f1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001f20:	fa92 f2a2 	rbit	r2, r2
 8001f24:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001f26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001f28:	fab2 f282 	clz	r2, r2
 8001f2c:	b2d2      	uxtb	r2, r2
 8001f2e:	f042 0220 	orr.w	r2, r2, #32
 8001f32:	b2d2      	uxtb	r2, r2
 8001f34:	f002 021f 	and.w	r2, r2, #31
 8001f38:	2101      	movs	r1, #1
 8001f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f3e:	4013      	ands	r3, r2
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d13a      	bne.n	8001fba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e0b2      	b.n	80020ae <HAL_RCC_ClockConfig+0x2de>
 8001f48:	2302      	movs	r3, #2
 8001f4a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f4e:	fa93 f3a3 	rbit	r3, r3
 8001f52:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f56:	fab3 f383 	clz	r3, r3
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	095b      	lsrs	r3, r3, #5
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	f043 0301 	orr.w	r3, r3, #1
 8001f64:	b2db      	uxtb	r3, r3
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d102      	bne.n	8001f70 <HAL_RCC_ClockConfig+0x1a0>
 8001f6a:	4b31      	ldr	r3, [pc, #196]	; (8002030 <HAL_RCC_ClockConfig+0x260>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	e00d      	b.n	8001f8c <HAL_RCC_ClockConfig+0x1bc>
 8001f70:	2302      	movs	r3, #2
 8001f72:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f76:	fa93 f3a3 	rbit	r3, r3
 8001f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	623b      	str	r3, [r7, #32]
 8001f80:	6a3b      	ldr	r3, [r7, #32]
 8001f82:	fa93 f3a3 	rbit	r3, r3
 8001f86:	61fb      	str	r3, [r7, #28]
 8001f88:	4b29      	ldr	r3, [pc, #164]	; (8002030 <HAL_RCC_ClockConfig+0x260>)
 8001f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f8c:	2202      	movs	r2, #2
 8001f8e:	61ba      	str	r2, [r7, #24]
 8001f90:	69ba      	ldr	r2, [r7, #24]
 8001f92:	fa92 f2a2 	rbit	r2, r2
 8001f96:	617a      	str	r2, [r7, #20]
  return result;
 8001f98:	697a      	ldr	r2, [r7, #20]
 8001f9a:	fab2 f282 	clz	r2, r2
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	f042 0220 	orr.w	r2, r2, #32
 8001fa4:	b2d2      	uxtb	r2, r2
 8001fa6:	f002 021f 	and.w	r2, r2, #31
 8001faa:	2101      	movs	r1, #1
 8001fac:	fa01 f202 	lsl.w	r2, r1, r2
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e079      	b.n	80020ae <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fba:	4b1d      	ldr	r3, [pc, #116]	; (8002030 <HAL_RCC_ClockConfig+0x260>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f023 0203 	bic.w	r2, r3, #3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	491a      	ldr	r1, [pc, #104]	; (8002030 <HAL_RCC_ClockConfig+0x260>)
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fcc:	f7fe fc02 	bl	80007d4 <HAL_GetTick>
 8001fd0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fd2:	e00a      	b.n	8001fea <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fd4:	f7fe fbfe 	bl	80007d4 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e061      	b.n	80020ae <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fea:	4b11      	ldr	r3, [pc, #68]	; (8002030 <HAL_RCC_ClockConfig+0x260>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f003 020c 	and.w	r2, r3, #12
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d1eb      	bne.n	8001fd4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ffc:	4b0b      	ldr	r3, [pc, #44]	; (800202c <HAL_RCC_ClockConfig+0x25c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f003 0307 	and.w	r3, r3, #7
 8002004:	683a      	ldr	r2, [r7, #0]
 8002006:	429a      	cmp	r2, r3
 8002008:	d214      	bcs.n	8002034 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800200a:	4b08      	ldr	r3, [pc, #32]	; (800202c <HAL_RCC_ClockConfig+0x25c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f023 0207 	bic.w	r2, r3, #7
 8002012:	4906      	ldr	r1, [pc, #24]	; (800202c <HAL_RCC_ClockConfig+0x25c>)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	4313      	orrs	r3, r2
 8002018:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800201a:	4b04      	ldr	r3, [pc, #16]	; (800202c <HAL_RCC_ClockConfig+0x25c>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	429a      	cmp	r2, r3
 8002026:	d005      	beq.n	8002034 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e040      	b.n	80020ae <HAL_RCC_ClockConfig+0x2de>
 800202c:	40022000 	.word	0x40022000
 8002030:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f003 0304 	and.w	r3, r3, #4
 800203c:	2b00      	cmp	r3, #0
 800203e:	d008      	beq.n	8002052 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002040:	4b1d      	ldr	r3, [pc, #116]	; (80020b8 <HAL_RCC_ClockConfig+0x2e8>)
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	491a      	ldr	r1, [pc, #104]	; (80020b8 <HAL_RCC_ClockConfig+0x2e8>)
 800204e:	4313      	orrs	r3, r2
 8002050:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f003 0308 	and.w	r3, r3, #8
 800205a:	2b00      	cmp	r3, #0
 800205c:	d009      	beq.n	8002072 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800205e:	4b16      	ldr	r3, [pc, #88]	; (80020b8 <HAL_RCC_ClockConfig+0x2e8>)
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	4912      	ldr	r1, [pc, #72]	; (80020b8 <HAL_RCC_ClockConfig+0x2e8>)
 800206e:	4313      	orrs	r3, r2
 8002070:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002072:	f000 f829 	bl	80020c8 <HAL_RCC_GetSysClockFreq>
 8002076:	4601      	mov	r1, r0
 8002078:	4b0f      	ldr	r3, [pc, #60]	; (80020b8 <HAL_RCC_ClockConfig+0x2e8>)
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002080:	22f0      	movs	r2, #240	; 0xf0
 8002082:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002084:	693a      	ldr	r2, [r7, #16]
 8002086:	fa92 f2a2 	rbit	r2, r2
 800208a:	60fa      	str	r2, [r7, #12]
  return result;
 800208c:	68fa      	ldr	r2, [r7, #12]
 800208e:	fab2 f282 	clz	r2, r2
 8002092:	b2d2      	uxtb	r2, r2
 8002094:	40d3      	lsrs	r3, r2
 8002096:	4a09      	ldr	r2, [pc, #36]	; (80020bc <HAL_RCC_ClockConfig+0x2ec>)
 8002098:	5cd3      	ldrb	r3, [r2, r3]
 800209a:	fa21 f303 	lsr.w	r3, r1, r3
 800209e:	4a08      	ldr	r2, [pc, #32]	; (80020c0 <HAL_RCC_ClockConfig+0x2f0>)
 80020a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80020a2:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <HAL_RCC_ClockConfig+0x2f4>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7fe fb50 	bl	800074c <HAL_InitTick>
  
  return HAL_OK;
 80020ac:	2300      	movs	r3, #0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	3778      	adds	r7, #120	; 0x78
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	40021000 	.word	0x40021000
 80020bc:	08002b00 	.word	0x08002b00
 80020c0:	20000000 	.word	0x20000000
 80020c4:	20000004 	.word	0x20000004

080020c8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b08b      	sub	sp, #44	; 0x2c
 80020cc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020ce:	2300      	movs	r3, #0
 80020d0:	61fb      	str	r3, [r7, #28]
 80020d2:	2300      	movs	r3, #0
 80020d4:	61bb      	str	r3, [r7, #24]
 80020d6:	2300      	movs	r3, #0
 80020d8:	627b      	str	r3, [r7, #36]	; 0x24
 80020da:	2300      	movs	r3, #0
 80020dc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80020de:	2300      	movs	r3, #0
 80020e0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80020e2:	4b29      	ldr	r3, [pc, #164]	; (8002188 <HAL_RCC_GetSysClockFreq+0xc0>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	f003 030c 	and.w	r3, r3, #12
 80020ee:	2b04      	cmp	r3, #4
 80020f0:	d002      	beq.n	80020f8 <HAL_RCC_GetSysClockFreq+0x30>
 80020f2:	2b08      	cmp	r3, #8
 80020f4:	d003      	beq.n	80020fe <HAL_RCC_GetSysClockFreq+0x36>
 80020f6:	e03c      	b.n	8002172 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020f8:	4b24      	ldr	r3, [pc, #144]	; (800218c <HAL_RCC_GetSysClockFreq+0xc4>)
 80020fa:	623b      	str	r3, [r7, #32]
      break;
 80020fc:	e03c      	b.n	8002178 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002104:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002108:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210a:	68ba      	ldr	r2, [r7, #8]
 800210c:	fa92 f2a2 	rbit	r2, r2
 8002110:	607a      	str	r2, [r7, #4]
  return result;
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	fab2 f282 	clz	r2, r2
 8002118:	b2d2      	uxtb	r2, r2
 800211a:	40d3      	lsrs	r3, r2
 800211c:	4a1c      	ldr	r2, [pc, #112]	; (8002190 <HAL_RCC_GetSysClockFreq+0xc8>)
 800211e:	5cd3      	ldrb	r3, [r2, r3]
 8002120:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002122:	4b19      	ldr	r3, [pc, #100]	; (8002188 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002126:	f003 030f 	and.w	r3, r3, #15
 800212a:	220f      	movs	r2, #15
 800212c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	fa92 f2a2 	rbit	r2, r2
 8002134:	60fa      	str	r2, [r7, #12]
  return result;
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	fab2 f282 	clz	r2, r2
 800213c:	b2d2      	uxtb	r2, r2
 800213e:	40d3      	lsrs	r3, r2
 8002140:	4a14      	ldr	r2, [pc, #80]	; (8002194 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002142:	5cd3      	ldrb	r3, [r2, r3]
 8002144:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d008      	beq.n	8002162 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002150:	4a0e      	ldr	r2, [pc, #56]	; (800218c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	fbb2 f2f3 	udiv	r2, r2, r3
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	fb02 f303 	mul.w	r3, r2, r3
 800215e:	627b      	str	r3, [r7, #36]	; 0x24
 8002160:	e004      	b.n	800216c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	4a0c      	ldr	r2, [pc, #48]	; (8002198 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002166:	fb02 f303 	mul.w	r3, r2, r3
 800216a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800216c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800216e:	623b      	str	r3, [r7, #32]
      break;
 8002170:	e002      	b.n	8002178 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002172:	4b06      	ldr	r3, [pc, #24]	; (800218c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002174:	623b      	str	r3, [r7, #32]
      break;
 8002176:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002178:	6a3b      	ldr	r3, [r7, #32]
}
 800217a:	4618      	mov	r0, r3
 800217c:	372c      	adds	r7, #44	; 0x2c
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	40021000 	.word	0x40021000
 800218c:	007a1200 	.word	0x007a1200
 8002190:	08002b10 	.word	0x08002b10
 8002194:	08002b20 	.word	0x08002b20
 8002198:	003d0900 	.word	0x003d0900

0800219c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b092      	sub	sp, #72	; 0x48
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021a4:	2300      	movs	r3, #0
 80021a6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80021a8:	2300      	movs	r3, #0
 80021aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80021ac:	2300      	movs	r3, #0
 80021ae:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	f000 80d4 	beq.w	8002368 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021c0:	4b4e      	ldr	r3, [pc, #312]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021c2:	69db      	ldr	r3, [r3, #28]
 80021c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d10e      	bne.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021cc:	4b4b      	ldr	r3, [pc, #300]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021ce:	69db      	ldr	r3, [r3, #28]
 80021d0:	4a4a      	ldr	r2, [pc, #296]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021d6:	61d3      	str	r3, [r2, #28]
 80021d8:	4b48      	ldr	r3, [pc, #288]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021e0:	60bb      	str	r3, [r7, #8]
 80021e2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80021e4:	2301      	movs	r3, #1
 80021e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ea:	4b45      	ldr	r3, [pc, #276]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d118      	bne.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021f6:	4b42      	ldr	r3, [pc, #264]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a41      	ldr	r2, [pc, #260]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80021fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002200:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002202:	f7fe fae7 	bl	80007d4 <HAL_GetTick>
 8002206:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002208:	e008      	b.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800220a:	f7fe fae3 	bl	80007d4 <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b64      	cmp	r3, #100	; 0x64
 8002216:	d901      	bls.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e169      	b.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800221c:	4b38      	ldr	r3, [pc, #224]	; (8002300 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002224:	2b00      	cmp	r3, #0
 8002226:	d0f0      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002228:	4b34      	ldr	r3, [pc, #208]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800222a:	6a1b      	ldr	r3, [r3, #32]
 800222c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002230:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002232:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 8084 	beq.w	8002342 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002242:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002244:	429a      	cmp	r2, r3
 8002246:	d07c      	beq.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002248:	4b2c      	ldr	r3, [pc, #176]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800224a:	6a1b      	ldr	r3, [r3, #32]
 800224c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002250:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002252:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002256:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800225a:	fa93 f3a3 	rbit	r3, r3
 800225e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002262:	fab3 f383 	clz	r3, r3
 8002266:	b2db      	uxtb	r3, r3
 8002268:	461a      	mov	r2, r3
 800226a:	4b26      	ldr	r3, [pc, #152]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800226c:	4413      	add	r3, r2
 800226e:	009b      	lsls	r3, r3, #2
 8002270:	461a      	mov	r2, r3
 8002272:	2301      	movs	r3, #1
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800227a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800227e:	fa93 f3a3 	rbit	r3, r3
 8002282:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002286:	fab3 f383 	clz	r3, r3
 800228a:	b2db      	uxtb	r3, r3
 800228c:	461a      	mov	r2, r3
 800228e:	4b1d      	ldr	r3, [pc, #116]	; (8002304 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002290:	4413      	add	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	461a      	mov	r2, r3
 8002296:	2300      	movs	r3, #0
 8002298:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800229a:	4a18      	ldr	r2, [pc, #96]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800229c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800229e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80022a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d04b      	beq.n	8002342 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022aa:	f7fe fa93 	bl	80007d4 <HAL_GetTick>
 80022ae:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022b0:	e00a      	b.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022b2:	f7fe fa8f 	bl	80007d4 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e113      	b.n	80024f0 <HAL_RCCEx_PeriphCLKConfig+0x354>
 80022c8:	2302      	movs	r3, #2
 80022ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ce:	fa93 f3a3 	rbit	r3, r3
 80022d2:	627b      	str	r3, [r7, #36]	; 0x24
 80022d4:	2302      	movs	r3, #2
 80022d6:	623b      	str	r3, [r7, #32]
 80022d8:	6a3b      	ldr	r3, [r7, #32]
 80022da:	fa93 f3a3 	rbit	r3, r3
 80022de:	61fb      	str	r3, [r7, #28]
  return result;
 80022e0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022e2:	fab3 f383 	clz	r3, r3
 80022e6:	b2db      	uxtb	r3, r3
 80022e8:	095b      	lsrs	r3, r3, #5
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	f043 0302 	orr.w	r3, r3, #2
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d108      	bne.n	8002308 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80022f6:	4b01      	ldr	r3, [pc, #4]	; (80022fc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022f8:	6a1b      	ldr	r3, [r3, #32]
 80022fa:	e00d      	b.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80022fc:	40021000 	.word	0x40021000
 8002300:	40007000 	.word	0x40007000
 8002304:	10908100 	.word	0x10908100
 8002308:	2302      	movs	r3, #2
 800230a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800230c:	69bb      	ldr	r3, [r7, #24]
 800230e:	fa93 f3a3 	rbit	r3, r3
 8002312:	617b      	str	r3, [r7, #20]
 8002314:	4b78      	ldr	r3, [pc, #480]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002318:	2202      	movs	r2, #2
 800231a:	613a      	str	r2, [r7, #16]
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	fa92 f2a2 	rbit	r2, r2
 8002322:	60fa      	str	r2, [r7, #12]
  return result;
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	fab2 f282 	clz	r2, r2
 800232a:	b2d2      	uxtb	r2, r2
 800232c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002330:	b2d2      	uxtb	r2, r2
 8002332:	f002 021f 	and.w	r2, r2, #31
 8002336:	2101      	movs	r1, #1
 8002338:	fa01 f202 	lsl.w	r2, r1, r2
 800233c:	4013      	ands	r3, r2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d0b7      	beq.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002342:	4b6d      	ldr	r3, [pc, #436]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002344:	6a1b      	ldr	r3, [r3, #32]
 8002346:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	496a      	ldr	r1, [pc, #424]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002350:	4313      	orrs	r3, r2
 8002352:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002354:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002358:	2b01      	cmp	r3, #1
 800235a:	d105      	bne.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800235c:	4b66      	ldr	r3, [pc, #408]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800235e:	69db      	ldr	r3, [r3, #28]
 8002360:	4a65      	ldr	r2, [pc, #404]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002362:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002366:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0301 	and.w	r3, r3, #1
 8002370:	2b00      	cmp	r3, #0
 8002372:	d008      	beq.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002374:	4b60      	ldr	r3, [pc, #384]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002378:	f023 0203 	bic.w	r2, r3, #3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	495d      	ldr	r1, [pc, #372]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002382:	4313      	orrs	r3, r2
 8002384:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	2b00      	cmp	r3, #0
 8002390:	d008      	beq.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002392:	4b59      	ldr	r3, [pc, #356]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002396:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	4956      	ldr	r1, [pc, #344]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80023a0:	4313      	orrs	r3, r2
 80023a2:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d008      	beq.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023b0:	4b51      	ldr	r3, [pc, #324]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80023b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	494e      	ldr	r1, [pc, #312]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0320 	and.w	r3, r3, #32
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d008      	beq.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023ce:	4b4a      	ldr	r3, [pc, #296]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	f023 0210 	bic.w	r2, r3, #16
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	69db      	ldr	r3, [r3, #28]
 80023da:	4947      	ldr	r1, [pc, #284]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80023dc:	4313      	orrs	r3, r2
 80023de:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d008      	beq.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80023ec:	4b42      	ldr	r3, [pc, #264]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f8:	493f      	ldr	r1, [pc, #252]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002406:	2b00      	cmp	r3, #0
 8002408:	d008      	beq.n	800241c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800240a:	4b3b      	ldr	r3, [pc, #236]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240e:	f023 0220 	bic.w	r2, r3, #32
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a1b      	ldr	r3, [r3, #32]
 8002416:	4938      	ldr	r1, [pc, #224]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002418:	4313      	orrs	r3, r2
 800241a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 0308 	and.w	r3, r3, #8
 8002424:	2b00      	cmp	r3, #0
 8002426:	d008      	beq.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002428:	4b33      	ldr	r3, [pc, #204]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800242a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	695b      	ldr	r3, [r3, #20]
 8002434:	4930      	ldr	r1, [pc, #192]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002436:	4313      	orrs	r3, r2
 8002438:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0310 	and.w	r3, r3, #16
 8002442:	2b00      	cmp	r3, #0
 8002444:	d008      	beq.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002446:	4b2c      	ldr	r3, [pc, #176]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800244a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	4929      	ldr	r1, [pc, #164]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002454:	4313      	orrs	r3, r2
 8002456:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002460:	2b00      	cmp	r3, #0
 8002462:	d008      	beq.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002464:	4b24      	ldr	r3, [pc, #144]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002470:	4921      	ldr	r1, [pc, #132]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002472:	4313      	orrs	r3, r2
 8002474:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800247e:	2b00      	cmp	r3, #0
 8002480:	d008      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002482:	4b1d      	ldr	r3, [pc, #116]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002486:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248e:	491a      	ldr	r1, [pc, #104]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002490:	4313      	orrs	r3, r2
 8002492:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800249c:	2b00      	cmp	r3, #0
 800249e:	d008      	beq.n	80024b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80024a0:	4b15      	ldr	r3, [pc, #84]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a4:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ac:	4912      	ldr	r1, [pc, #72]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d008      	beq.n	80024d0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80024be:	4b0e      	ldr	r3, [pc, #56]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ca:	490b      	ldr	r1, [pc, #44]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d008      	beq.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80024dc:	4b06      	ldr	r3, [pc, #24]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024e8:	4903      	ldr	r1, [pc, #12]	; (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80024ea:	4313      	orrs	r3, r2
 80024ec:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3748      	adds	r7, #72	; 0x48
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40021000 	.word	0x40021000

080024fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d101      	bne.n	800250e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e049      	b.n	80025a2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002514:	b2db      	uxtb	r3, r3
 8002516:	2b00      	cmp	r3, #0
 8002518:	d106      	bne.n	8002528 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f7fe f876 	bl	8000614 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2202      	movs	r2, #2
 800252c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3304      	adds	r3, #4
 8002538:	4619      	mov	r1, r3
 800253a:	4610      	mov	r0, r2
 800253c:	f000 f8fe 	bl	800273c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2201      	movs	r2, #1
 8002574:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2201      	movs	r2, #1
 800258c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80025a0:	2300      	movs	r3, #0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b084      	sub	sp, #16
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
 80025b2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025b4:	2300      	movs	r3, #0
 80025b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d101      	bne.n	80025c6 <HAL_TIM_ConfigClockSource+0x1c>
 80025c2:	2302      	movs	r3, #2
 80025c4:	e0b6      	b.n	8002734 <HAL_TIM_ConfigClockSource+0x18a>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2202      	movs	r2, #2
 80025d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025e4:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80025e8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025f0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	68ba      	ldr	r2, [r7, #8]
 80025f8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002602:	d03e      	beq.n	8002682 <HAL_TIM_ConfigClockSource+0xd8>
 8002604:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002608:	f200 8087 	bhi.w	800271a <HAL_TIM_ConfigClockSource+0x170>
 800260c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002610:	f000 8086 	beq.w	8002720 <HAL_TIM_ConfigClockSource+0x176>
 8002614:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002618:	d87f      	bhi.n	800271a <HAL_TIM_ConfigClockSource+0x170>
 800261a:	2b70      	cmp	r3, #112	; 0x70
 800261c:	d01a      	beq.n	8002654 <HAL_TIM_ConfigClockSource+0xaa>
 800261e:	2b70      	cmp	r3, #112	; 0x70
 8002620:	d87b      	bhi.n	800271a <HAL_TIM_ConfigClockSource+0x170>
 8002622:	2b60      	cmp	r3, #96	; 0x60
 8002624:	d050      	beq.n	80026c8 <HAL_TIM_ConfigClockSource+0x11e>
 8002626:	2b60      	cmp	r3, #96	; 0x60
 8002628:	d877      	bhi.n	800271a <HAL_TIM_ConfigClockSource+0x170>
 800262a:	2b50      	cmp	r3, #80	; 0x50
 800262c:	d03c      	beq.n	80026a8 <HAL_TIM_ConfigClockSource+0xfe>
 800262e:	2b50      	cmp	r3, #80	; 0x50
 8002630:	d873      	bhi.n	800271a <HAL_TIM_ConfigClockSource+0x170>
 8002632:	2b40      	cmp	r3, #64	; 0x40
 8002634:	d058      	beq.n	80026e8 <HAL_TIM_ConfigClockSource+0x13e>
 8002636:	2b40      	cmp	r3, #64	; 0x40
 8002638:	d86f      	bhi.n	800271a <HAL_TIM_ConfigClockSource+0x170>
 800263a:	2b30      	cmp	r3, #48	; 0x30
 800263c:	d064      	beq.n	8002708 <HAL_TIM_ConfigClockSource+0x15e>
 800263e:	2b30      	cmp	r3, #48	; 0x30
 8002640:	d86b      	bhi.n	800271a <HAL_TIM_ConfigClockSource+0x170>
 8002642:	2b20      	cmp	r3, #32
 8002644:	d060      	beq.n	8002708 <HAL_TIM_ConfigClockSource+0x15e>
 8002646:	2b20      	cmp	r3, #32
 8002648:	d867      	bhi.n	800271a <HAL_TIM_ConfigClockSource+0x170>
 800264a:	2b00      	cmp	r3, #0
 800264c:	d05c      	beq.n	8002708 <HAL_TIM_ConfigClockSource+0x15e>
 800264e:	2b10      	cmp	r3, #16
 8002650:	d05a      	beq.n	8002708 <HAL_TIM_ConfigClockSource+0x15e>
 8002652:	e062      	b.n	800271a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002664:	f000 f974 	bl	8002950 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002676:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68ba      	ldr	r2, [r7, #8]
 800267e:	609a      	str	r2, [r3, #8]
      break;
 8002680:	e04f      	b.n	8002722 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002692:	f000 f95d 	bl	8002950 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	689a      	ldr	r2, [r3, #8]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026a4:	609a      	str	r2, [r3, #8]
      break;
 80026a6:	e03c      	b.n	8002722 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026b4:	461a      	mov	r2, r3
 80026b6:	f000 f8d1 	bl	800285c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2150      	movs	r1, #80	; 0x50
 80026c0:	4618      	mov	r0, r3
 80026c2:	f000 f92a 	bl	800291a <TIM_ITRx_SetConfig>
      break;
 80026c6:	e02c      	b.n	8002722 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80026d4:	461a      	mov	r2, r3
 80026d6:	f000 f8f0 	bl	80028ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2160      	movs	r1, #96	; 0x60
 80026e0:	4618      	mov	r0, r3
 80026e2:	f000 f91a 	bl	800291a <TIM_ITRx_SetConfig>
      break;
 80026e6:	e01c      	b.n	8002722 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026f4:	461a      	mov	r2, r3
 80026f6:	f000 f8b1 	bl	800285c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	2140      	movs	r1, #64	; 0x40
 8002700:	4618      	mov	r0, r3
 8002702:	f000 f90a 	bl	800291a <TIM_ITRx_SetConfig>
      break;
 8002706:	e00c      	b.n	8002722 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4619      	mov	r1, r3
 8002712:	4610      	mov	r0, r2
 8002714:	f000 f901 	bl	800291a <TIM_ITRx_SetConfig>
      break;
 8002718:	e003      	b.n	8002722 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	73fb      	strb	r3, [r7, #15]
      break;
 800271e:	e000      	b.n	8002722 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002720:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002732:	7bfb      	ldrb	r3, [r7, #15]
}
 8002734:	4618      	mov	r0, r3
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800273c:	b480      	push	{r7}
 800273e:	b085      	sub	sp, #20
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a3c      	ldr	r2, [pc, #240]	; (8002840 <TIM_Base_SetConfig+0x104>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d00f      	beq.n	8002774 <TIM_Base_SetConfig+0x38>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800275a:	d00b      	beq.n	8002774 <TIM_Base_SetConfig+0x38>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a39      	ldr	r2, [pc, #228]	; (8002844 <TIM_Base_SetConfig+0x108>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d007      	beq.n	8002774 <TIM_Base_SetConfig+0x38>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a38      	ldr	r2, [pc, #224]	; (8002848 <TIM_Base_SetConfig+0x10c>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d003      	beq.n	8002774 <TIM_Base_SetConfig+0x38>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	4a37      	ldr	r2, [pc, #220]	; (800284c <TIM_Base_SetConfig+0x110>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d108      	bne.n	8002786 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800277a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	68fa      	ldr	r2, [r7, #12]
 8002782:	4313      	orrs	r3, r2
 8002784:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a2d      	ldr	r2, [pc, #180]	; (8002840 <TIM_Base_SetConfig+0x104>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d01b      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002794:	d017      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a2a      	ldr	r2, [pc, #168]	; (8002844 <TIM_Base_SetConfig+0x108>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d013      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a29      	ldr	r2, [pc, #164]	; (8002848 <TIM_Base_SetConfig+0x10c>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d00f      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a28      	ldr	r2, [pc, #160]	; (800284c <TIM_Base_SetConfig+0x110>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d00b      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a27      	ldr	r2, [pc, #156]	; (8002850 <TIM_Base_SetConfig+0x114>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d007      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a26      	ldr	r2, [pc, #152]	; (8002854 <TIM_Base_SetConfig+0x118>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d003      	beq.n	80027c6 <TIM_Base_SetConfig+0x8a>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a25      	ldr	r2, [pc, #148]	; (8002858 <TIM_Base_SetConfig+0x11c>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d108      	bne.n	80027d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80027cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	695b      	ldr	r3, [r3, #20]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68fa      	ldr	r2, [r7, #12]
 80027ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	689a      	ldr	r2, [r3, #8]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	4a10      	ldr	r2, [pc, #64]	; (8002840 <TIM_Base_SetConfig+0x104>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d00f      	beq.n	8002824 <TIM_Base_SetConfig+0xe8>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	4a11      	ldr	r2, [pc, #68]	; (800284c <TIM_Base_SetConfig+0x110>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d00b      	beq.n	8002824 <TIM_Base_SetConfig+0xe8>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a10      	ldr	r2, [pc, #64]	; (8002850 <TIM_Base_SetConfig+0x114>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d007      	beq.n	8002824 <TIM_Base_SetConfig+0xe8>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a0f      	ldr	r2, [pc, #60]	; (8002854 <TIM_Base_SetConfig+0x118>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d003      	beq.n	8002824 <TIM_Base_SetConfig+0xe8>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a0e      	ldr	r2, [pc, #56]	; (8002858 <TIM_Base_SetConfig+0x11c>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d103      	bne.n	800282c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	691a      	ldr	r2, [r3, #16]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2201      	movs	r2, #1
 8002830:	615a      	str	r2, [r3, #20]
}
 8002832:	bf00      	nop
 8002834:	3714      	adds	r7, #20
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	40012c00 	.word	0x40012c00
 8002844:	40000400 	.word	0x40000400
 8002848:	40000800 	.word	0x40000800
 800284c:	40013400 	.word	0x40013400
 8002850:	40014000 	.word	0x40014000
 8002854:	40014400 	.word	0x40014400
 8002858:	40014800 	.word	0x40014800

0800285c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800285c:	b480      	push	{r7}
 800285e:	b087      	sub	sp, #28
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6a1b      	ldr	r3, [r3, #32]
 800286c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6a1b      	ldr	r3, [r3, #32]
 8002872:	f023 0201 	bic.w	r2, r3, #1
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002886:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	011b      	lsls	r3, r3, #4
 800288c:	693a      	ldr	r2, [r7, #16]
 800288e:	4313      	orrs	r3, r2
 8002890:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	f023 030a 	bic.w	r3, r3, #10
 8002898:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800289a:	697a      	ldr	r2, [r7, #20]
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	4313      	orrs	r3, r2
 80028a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	693a      	ldr	r2, [r7, #16]
 80028a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	697a      	ldr	r2, [r7, #20]
 80028ac:	621a      	str	r2, [r3, #32]
}
 80028ae:	bf00      	nop
 80028b0:	371c      	adds	r7, #28
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr

080028ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028ba:	b480      	push	{r7}
 80028bc:	b087      	sub	sp, #28
 80028be:	af00      	add	r7, sp, #0
 80028c0:	60f8      	str	r0, [r7, #12]
 80028c2:	60b9      	str	r1, [r7, #8]
 80028c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6a1b      	ldr	r3, [r3, #32]
 80028ca:	f023 0210 	bic.w	r2, r3, #16
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	699b      	ldr	r3, [r3, #24]
 80028d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6a1b      	ldr	r3, [r3, #32]
 80028dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80028e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	031b      	lsls	r3, r3, #12
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80028f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	011b      	lsls	r3, r3, #4
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	4313      	orrs	r3, r2
 8002900:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	697a      	ldr	r2, [r7, #20]
 8002906:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	621a      	str	r2, [r3, #32]
}
 800290e:	bf00      	nop
 8002910:	371c      	adds	r7, #28
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr

0800291a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800291a:	b480      	push	{r7}
 800291c:	b085      	sub	sp, #20
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
 8002922:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002930:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002932:	683a      	ldr	r2, [r7, #0]
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	4313      	orrs	r3, r2
 8002938:	f043 0307 	orr.w	r3, r3, #7
 800293c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	68fa      	ldr	r2, [r7, #12]
 8002942:	609a      	str	r2, [r3, #8]
}
 8002944:	bf00      	nop
 8002946:	3714      	adds	r7, #20
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002950:	b480      	push	{r7}
 8002952:	b087      	sub	sp, #28
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
 800295c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800296a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	021a      	lsls	r2, r3, #8
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	431a      	orrs	r2, r3
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	4313      	orrs	r3, r2
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	4313      	orrs	r3, r2
 800297c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	697a      	ldr	r2, [r7, #20]
 8002982:	609a      	str	r2, [r3, #8]
}
 8002984:	bf00      	nop
 8002986:	371c      	adds	r7, #28
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d101      	bne.n	80029a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80029a4:	2302      	movs	r3, #2
 80029a6:	e063      	b.n	8002a70 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2202      	movs	r2, #2
 80029b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a2b      	ldr	r2, [pc, #172]	; (8002a7c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d004      	beq.n	80029dc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a2a      	ldr	r2, [pc, #168]	; (8002a80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d108      	bne.n	80029ee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80029e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029f4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68fa      	ldr	r2, [r7, #12]
 80029fc:	4313      	orrs	r3, r2
 80029fe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68fa      	ldr	r2, [r7, #12]
 8002a06:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a1b      	ldr	r2, [pc, #108]	; (8002a7c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d018      	beq.n	8002a44 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a1a:	d013      	beq.n	8002a44 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a18      	ldr	r2, [pc, #96]	; (8002a84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d00e      	beq.n	8002a44 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a17      	ldr	r2, [pc, #92]	; (8002a88 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d009      	beq.n	8002a44 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a12      	ldr	r2, [pc, #72]	; (8002a80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d004      	beq.n	8002a44 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4a13      	ldr	r2, [pc, #76]	; (8002a8c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d10c      	bne.n	8002a5e <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a4a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	68ba      	ldr	r2, [r7, #8]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68ba      	ldr	r2, [r7, #8]
 8002a5c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2201      	movs	r2, #1
 8002a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	40012c00 	.word	0x40012c00
 8002a80:	40013400 	.word	0x40013400
 8002a84:	40000400 	.word	0x40000400
 8002a88:	40000800 	.word	0x40000800
 8002a8c:	40014000 	.word	0x40014000

08002a90 <memset>:
 8002a90:	4402      	add	r2, r0
 8002a92:	4603      	mov	r3, r0
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d100      	bne.n	8002a9a <memset+0xa>
 8002a98:	4770      	bx	lr
 8002a9a:	f803 1b01 	strb.w	r1, [r3], #1
 8002a9e:	e7f9      	b.n	8002a94 <memset+0x4>

08002aa0 <__libc_init_array>:
 8002aa0:	b570      	push	{r4, r5, r6, lr}
 8002aa2:	4d0d      	ldr	r5, [pc, #52]	; (8002ad8 <__libc_init_array+0x38>)
 8002aa4:	4c0d      	ldr	r4, [pc, #52]	; (8002adc <__libc_init_array+0x3c>)
 8002aa6:	1b64      	subs	r4, r4, r5
 8002aa8:	10a4      	asrs	r4, r4, #2
 8002aaa:	2600      	movs	r6, #0
 8002aac:	42a6      	cmp	r6, r4
 8002aae:	d109      	bne.n	8002ac4 <__libc_init_array+0x24>
 8002ab0:	4d0b      	ldr	r5, [pc, #44]	; (8002ae0 <__libc_init_array+0x40>)
 8002ab2:	4c0c      	ldr	r4, [pc, #48]	; (8002ae4 <__libc_init_array+0x44>)
 8002ab4:	f000 f818 	bl	8002ae8 <_init>
 8002ab8:	1b64      	subs	r4, r4, r5
 8002aba:	10a4      	asrs	r4, r4, #2
 8002abc:	2600      	movs	r6, #0
 8002abe:	42a6      	cmp	r6, r4
 8002ac0:	d105      	bne.n	8002ace <__libc_init_array+0x2e>
 8002ac2:	bd70      	pop	{r4, r5, r6, pc}
 8002ac4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ac8:	4798      	blx	r3
 8002aca:	3601      	adds	r6, #1
 8002acc:	e7ee      	b.n	8002aac <__libc_init_array+0xc>
 8002ace:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ad2:	4798      	blx	r3
 8002ad4:	3601      	adds	r6, #1
 8002ad6:	e7f2      	b.n	8002abe <__libc_init_array+0x1e>
 8002ad8:	08002b30 	.word	0x08002b30
 8002adc:	08002b30 	.word	0x08002b30
 8002ae0:	08002b30 	.word	0x08002b30
 8002ae4:	08002b34 	.word	0x08002b34

08002ae8 <_init>:
 8002ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aea:	bf00      	nop
 8002aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aee:	bc08      	pop	{r3}
 8002af0:	469e      	mov	lr, r3
 8002af2:	4770      	bx	lr

08002af4 <_fini>:
 8002af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002af6:	bf00      	nop
 8002af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002afa:	bc08      	pop	{r3}
 8002afc:	469e      	mov	lr, r3
 8002afe:	4770      	bx	lr
