Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 13 12:03:10 2023
| Host         : LAPTOP-LQMFOCT1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digital_clock_timing_summary_routed.rpt -pb digital_clock_timing_summary_routed.pb -rpx digital_clock_timing_summary_routed.rpx -warn_on_violation
| Design       : digital_clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.712        0.000                      0                  521        0.132        0.000                      0                  521        4.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.712        0.000                      0                  521        0.132        0.000                      0                  521        4.500        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 alarm_hrs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.822ns (18.335%)  route 3.661ns (81.665%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  alarm_hrs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  alarm_hrs_reg[2]/Q
                         net (fo=9, routed)           1.034     6.623    alarm_hrs_reg_n_0_[2]
    SLICE_X62Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.747 f  blink_cnt[0]_i_4/O
                         net (fo=1, routed)           0.667     7.414    blink_cnt[0]_i_4_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.538 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.746    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.864 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.752     9.616    blink_cnt[0]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491    14.832    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[10]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y74         FDRE (Setup_fdre_C_R)       -0.726    14.329    blink_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 alarm_hrs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.822ns (18.335%)  route 3.661ns (81.665%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  alarm_hrs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  alarm_hrs_reg[2]/Q
                         net (fo=9, routed)           1.034     6.623    alarm_hrs_reg_n_0_[2]
    SLICE_X62Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.747 f  blink_cnt[0]_i_4/O
                         net (fo=1, routed)           0.667     7.414    blink_cnt[0]_i_4_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.538 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.746    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.864 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.752     9.616    blink_cnt[0]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491    14.832    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[11]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y74         FDRE (Setup_fdre_C_R)       -0.726    14.329    blink_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 alarm_hrs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.822ns (18.335%)  route 3.661ns (81.665%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  alarm_hrs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  alarm_hrs_reg[2]/Q
                         net (fo=9, routed)           1.034     6.623    alarm_hrs_reg_n_0_[2]
    SLICE_X62Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.747 f  blink_cnt[0]_i_4/O
                         net (fo=1, routed)           0.667     7.414    blink_cnt[0]_i_4_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.538 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.746    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.864 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.752     9.616    blink_cnt[0]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491    14.832    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[8]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y74         FDRE (Setup_fdre_C_R)       -0.726    14.329    blink_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 alarm_hrs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.822ns (18.335%)  route 3.661ns (81.665%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.612     5.133    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  alarm_hrs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  alarm_hrs_reg[2]/Q
                         net (fo=9, routed)           1.034     6.623    alarm_hrs_reg_n_0_[2]
    SLICE_X62Y70         LUT4 (Prop_lut4_I2_O)        0.124     6.747 f  blink_cnt[0]_i_4/O
                         net (fo=1, routed)           0.667     7.414    blink_cnt[0]_i_4_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.538 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.746    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.864 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.752     9.616    blink_cnt[0]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491    14.832    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[9]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y74         FDRE (Setup_fdre_C_R)       -0.726    14.329    blink_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  4.712    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 hours_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.822ns (18.435%)  route 3.637ns (81.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  hours_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  hours_reg[4]/Q
                         net (fo=11, routed)          1.002     6.587    hours_led_OBUF[4]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.711 f  blink_cnt[0]_i_8/O
                         net (fo=1, routed)           0.706     7.417    blink_cnt[0]_i_8_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.541 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.749    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.867 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.720     9.588    blink_cnt[0]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491    14.832    clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[12]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDRE (Setup_fdre_C_R)       -0.726    14.329    blink_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 hours_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.822ns (18.435%)  route 3.637ns (81.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  hours_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  hours_reg[4]/Q
                         net (fo=11, routed)          1.002     6.587    hours_led_OBUF[4]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.711 f  blink_cnt[0]_i_8/O
                         net (fo=1, routed)           0.706     7.417    blink_cnt[0]_i_8_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.541 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.749    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.867 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.720     9.588    blink_cnt[0]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491    14.832    clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[13]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDRE (Setup_fdre_C_R)       -0.726    14.329    blink_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 hours_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.822ns (18.435%)  route 3.637ns (81.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  hours_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  hours_reg[4]/Q
                         net (fo=11, routed)          1.002     6.587    hours_led_OBUF[4]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.711 f  blink_cnt[0]_i_8/O
                         net (fo=1, routed)           0.706     7.417    blink_cnt[0]_i_8_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.541 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.749    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.867 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.720     9.588    blink_cnt[0]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491    14.832    clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[14]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDRE (Setup_fdre_C_R)       -0.726    14.329    blink_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 hours_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.822ns (18.435%)  route 3.637ns (81.565%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  hours_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  hours_reg[4]/Q
                         net (fo=11, routed)          1.002     6.587    hours_led_OBUF[4]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.711 f  blink_cnt[0]_i_8/O
                         net (fo=1, routed)           0.706     7.417    blink_cnt[0]_i_8_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.541 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.749    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.867 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.720     9.588    blink_cnt[0]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491    14.832    clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[15]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X60Y75         FDRE (Setup_fdre_C_R)       -0.726    14.329    blink_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 hours_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.822ns (18.644%)  route 3.587ns (81.356%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  hours_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  hours_reg[4]/Q
                         net (fo=11, routed)          1.002     6.587    hours_led_OBUF[4]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.711 f  blink_cnt[0]_i_8/O
                         net (fo=1, routed)           0.706     7.417    blink_cnt[0]_i_8_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.541 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.749    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.867 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.670     9.538    blink_cnt[0]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  blink_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.496    14.837    clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  blink_cnt_reg[24]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.726    14.334    blink_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  4.796    

Slack (MET) :             4.796ns  (required time - arrival time)
  Source:                 hours_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.822ns (18.644%)  route 3.587ns (81.356%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  hours_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  hours_reg[4]/Q
                         net (fo=11, routed)          1.002     6.587    hours_led_OBUF[4]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.124     6.711 f  blink_cnt[0]_i_8/O
                         net (fo=1, routed)           0.706     7.417    blink_cnt[0]_i_8_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.541 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.749    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.867 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.670     9.538    blink_cnt[0]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  blink_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.496    14.837    clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  blink_cnt_reg[25]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X60Y78         FDRE (Setup_fdre_C_R)       -0.726    14.334    blink_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.334    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  4.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.562     1.445    display/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  display/LED_out_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display/LED_out_reg[0][3]/Q
                         net (fo=1, routed)           0.080     1.666    display/LED_out_reg_n_0_[0][3]
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.711 r  display/IO_SSEG[3]_i_1/O
                         net (fo=1, routed)           0.000     1.711    display/IO_SSEG[3]_i_1_n_0
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.828     1.956    display/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[3]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X56Y65         FDRE (Hold_fdre_C_D)         0.121     1.579    display/IO_SSEG_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.562     1.445    display/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  display/LED_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display/LED_out_reg[0][0]/Q
                         net (fo=1, routed)           0.087     1.673    display/LED_out_reg_n_0_[0][0]
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.718 r  display/IO_SSEG[0]_i_1/O
                         net (fo=1, routed)           0.000     1.718    display/IO_SSEG[0]_i_1_n_0
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.828     1.956    display/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[0]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X56Y65         FDRE (Hold_fdre_C_D)         0.120     1.578    display/IO_SSEG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 display/LED_out_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.789%)  route 0.115ns (38.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.560     1.443    display/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  display/LED_out_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  display/LED_out_reg[3][1]/Q
                         net (fo=1, routed)           0.115     1.699    display/LED_out_reg_n_0_[3][1]
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.744 r  display/IO_SSEG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.744    display/IO_SSEG[1]_i_1_n_0
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.828     1.956    display/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[1]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X56Y65         FDRE (Hold_fdre_C_D)         0.121     1.599    display/IO_SSEG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 display/LED_out_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.562     1.445    display/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  display/LED_out_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  display/LED_out_reg[3][4]/Q
                         net (fo=1, routed)           0.082     1.691    display/LED_out_reg_n_0_[3][4]
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.736 r  display/IO_SSEG[4]_i_1/O
                         net (fo=1, routed)           0.000     1.736    display/IO_SSEG[4]_i_1_n_0
    SLICE_X57Y64         FDRE                                         r  display/IO_SSEG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.829     1.957    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/IO_SSEG_reg[4]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X57Y64         FDRE (Hold_fdre_C_D)         0.091     1.549    display/IO_SSEG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 display/LED_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/IO_SSEG_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.562     1.445    display/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  display/LED_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display/LED_out_reg[0][2]/Q
                         net (fo=1, routed)           0.138     1.724    display/LED_out_reg_n_0_[0][2]
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.769 r  display/IO_SSEG[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    display/IO_SSEG[2]_i_1_n_0
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.828     1.956    display/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[2]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X56Y65         FDRE (Hold_fdre_C_D)         0.121     1.579    display/IO_SSEG_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FSM_sequential_set_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.055%)  route 0.146ns (50.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  FSM_sequential_set_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  FSM_sequential_set_state_reg[0]/Q
                         net (fo=41, routed)          0.146     1.759    set_state_reg[0]
    SLICE_X58Y63         FDRE                                         r  state_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.856     1.984    clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  state_led_reg[0]/C
                         clock pessimism             -0.498     1.486    
    SLICE_X58Y63         FDRE (Hold_fdre_C_D)         0.070     1.556    state_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 stop_min_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_min_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.602%)  route 0.155ns (45.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  stop_min_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  stop_min_reg[2]/Q
                         net (fo=9, routed)           0.155     1.765    stop_min_reg_n_0_[2]
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  stop_min[4]_i_1/O
                         net (fo=1, routed)           0.000     1.810    stop_min[4]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  stop_min_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     1.983    clk_IBUF_BUFG
    SLICE_X64Y67         FDRE                                         r  stop_min_reg[4]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.121     1.605    stop_min_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 stop_sec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (55.010%)  route 0.155ns (44.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  stop_sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  stop_sec_reg[1]/Q
                         net (fo=9, routed)           0.155     1.767    stop_sec_reg_n_0_[1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I1_O)        0.048     1.815 r  stop_sec[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    stop_sec[3]_i_1_n_0
    SLICE_X62Y66         FDRE                                         r  stop_sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.856     1.984    clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  stop_sec_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.107     1.591    stop_sec_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 stop_sec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.614%)  route 0.155ns (45.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  stop_sec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  stop_sec_reg[1]/Q
                         net (fo=9, routed)           0.155     1.767    stop_sec_reg_n_0_[1]
    SLICE_X62Y66         LUT4 (Prop_lut4_I0_O)        0.045     1.812 r  stop_sec[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    stop_sec[2]_i_1_n_0
    SLICE_X62Y66         FDRE                                         r  stop_sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.856     1.984    clk_IBUF_BUFG
    SLICE_X62Y66         FDRE                                         r  stop_sec_reg[2]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X62Y66         FDRE (Hold_fdre_C_D)         0.091     1.575    stop_sec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 alarm_hrs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_hrs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.189ns (52.734%)  route 0.169ns (47.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X65Y71         FDRE                                         r  alarm_hrs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  alarm_hrs_reg[0]/Q
                         net (fo=8, routed)           0.169     1.777    alarm_hrs_reg_n_0_[0]
    SLICE_X65Y70         LUT5 (Prop_lut5_I3_O)        0.048     1.825 r  alarm_hrs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    alarm_hrs[1]_i_1_n_0
    SLICE_X65Y70         FDRE                                         r  alarm_hrs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.852     1.980    clk_IBUF_BUFG
    SLICE_X65Y70         FDRE                                         r  alarm_hrs_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.105     1.586    alarm_hrs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y65   FSM_sequential_set_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y65   FSM_sequential_set_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y71   alarm_hrs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y70   alarm_hrs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y71   alarm_hrs_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   alarm_hrs_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y71   alarm_hrs_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X61Y77   alarm_led_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y70   alarm_min_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y65   FSM_sequential_set_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y65   FSM_sequential_set_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y65   FSM_sequential_set_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y65   FSM_sequential_set_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y71   alarm_hrs_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y71   alarm_hrs_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   alarm_hrs_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   alarm_hrs_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y71   alarm_hrs_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y71   alarm_hrs_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y65   FSM_sequential_set_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y65   FSM_sequential_set_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y65   FSM_sequential_set_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y65   FSM_sequential_set_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y71   alarm_hrs_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y71   alarm_hrs_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   alarm_hrs_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y70   alarm_hrs_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y71   alarm_hrs_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y71   alarm_hrs_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alarm_led_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.027ns  (logic 3.961ns (43.876%)  route 5.066ns (56.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.608     5.129    clk_IBUF_BUFG
    SLICE_X61Y77         FDSE                                         r  alarm_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDSE (Prop_fdse_C_Q)         0.456     5.585 r  alarm_led_reg/Q
                         net (fo=1, routed)           5.066    10.651    alarm_led_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.156 r  alarm_led_OBUF_inst/O
                         net (fo=0)                   0.000    14.156    alarm_led
    U16                                                               r  alarm_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.718ns  (logic 3.965ns (45.483%)  route 4.753ns (54.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  state_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  state_led_reg[1]/Q
                         net (fo=1, routed)           4.753    10.349    state_led_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         3.509    13.858 r  state_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.858    state_led[1]
    V19                                                               r  state_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.579ns  (logic 3.957ns (46.122%)  route 4.622ns (53.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  state_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  state_led_reg[0]/Q
                         net (fo=1, routed)           4.622    10.219    state_led_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.720 r  state_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.720    state_led[0]
    U19                                                               r  state_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 3.987ns (50.994%)  route 3.832ns (49.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.554     5.075    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/IO_SSEG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  display/IO_SSEG_reg[6]/Q
                         net (fo=1, routed)           3.832     9.363    IO_SSEG_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    12.894 r  IO_SSEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.894    IO_SSEG[6]
    U7                                                                r  IO_SSEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.054ns (53.312%)  route 3.550ns (46.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.552     5.073    display/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  display/IO_SSEG_reg[3]/Q
                         net (fo=1, routed)           3.550     9.141    IO_SSEG_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.676 r  IO_SSEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.676    IO_SSEG[3]
    V8                                                                r  IO_SSEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 4.053ns (54.324%)  route 3.408ns (45.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.552     5.073    display/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  display/IO_SSEG_reg[2]/Q
                         net (fo=1, routed)           3.408     8.999    IO_SSEG_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.534 r  IO_SSEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.534    IO_SSEG[2]
    U8                                                                r  IO_SSEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.407ns  (logic 4.029ns (54.387%)  route 3.379ns (45.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.552     5.073    display/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  display/IO_SSEG_reg[0]/Q
                         net (fo=1, routed)           3.379     8.970    IO_SSEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.480 r  IO_SSEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.480    IO_SSEG[0]
    W7                                                                r  IO_SSEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 3.976ns (53.693%)  route 3.429ns (46.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.554     5.075    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/IO_SSEG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  display/IO_SSEG_reg[4]/Q
                         net (fo=1, routed)           3.429     8.960    IO_SSEG_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.480 r  IO_SSEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.480    IO_SSEG[4]
    U5                                                                r  IO_SSEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.404ns  (logic 3.960ns (53.492%)  route 3.443ns (46.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.554     5.075    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/IO_SSEG_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  display/IO_SSEG_reg[5]/Q
                         net (fo=1, routed)           3.443     8.974    IO_SSEG_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.479 r  IO_SSEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.479    IO_SSEG[5]
    V5                                                                r  IO_SSEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.302ns  (logic 4.047ns (55.424%)  route 3.255ns (44.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.552     5.073    display/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  display/IO_SSEG_reg[1]/Q
                         net (fo=1, routed)           3.255     8.846    IO_SSEG_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.375 r  IO_SSEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.375    IO_SSEG[1]
    W6                                                                r  IO_SSEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hours_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hours_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.834ns  (logic 1.360ns (74.157%)  route 0.474ns (25.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  hours_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  hours_reg[1]/Q
                         net (fo=13, routed)          0.474     2.080    hours_led_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.299 r  hours_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.299    hours_led[1]
    P3                                                                r  hours_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hours_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hours_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.357ns (71.520%)  route 0.541ns (28.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  hours_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  hours_reg[3]/Q
                         net (fo=13, routed)          0.541     2.147    hours_led_OBUF[3]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.363 r  hours_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.363    hours_led[3]
    P1                                                                r  hours_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hours_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hours_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.349ns (70.071%)  route 0.576ns (29.929%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  hours_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  hours_reg[2]/Q
                         net (fo=12, routed)          0.576     2.183    hours_led_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.391 r  hours_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.391    hours_led[2]
    N3                                                                r  hours_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hours_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hours_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.363ns (70.291%)  route 0.576ns (29.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  hours_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  hours_reg[4]/Q
                         net (fo=11, routed)          0.576     2.182    hours_led_OBUF[4]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.405 r  hours_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.405    hours_led[4]
    L1                                                                r  hours_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_SEL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG_SEL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.345ns (63.980%)  route 0.757ns (36.020%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.473    display/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  display/IO_SSEG_SEL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  display/IO_SSEG_SEL_reg[0]/Q
                         net (fo=1, routed)           0.757     2.371    IO_SSEG_SEL_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.576 r  IO_SSEG_SEL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.576    IO_SSEG_SEL[0]
    U2                                                                r  IO_SSEG_SEL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_SEL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG_SEL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.341ns (63.104%)  route 0.784ns (36.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.473    display/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  display/IO_SSEG_SEL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  display/IO_SSEG_SEL_reg[1]/Q
                         net (fo=1, routed)           0.784     2.398    IO_SSEG_SEL_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.599 r  IO_SSEG_SEL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.599    IO_SSEG_SEL[1]
    U4                                                                r  IO_SSEG_SEL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_SEL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG_SEL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.246ns  (logic 1.406ns (62.610%)  route 0.840ns (37.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.473    display/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  display/IO_SSEG_SEL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  display/IO_SSEG_SEL_reg[2]/Q
                         net (fo=1, routed)           0.840     2.441    IO_SSEG_SEL_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.278     3.719 r  IO_SSEG_SEL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.719    IO_SSEG_SEL[2]
    V4                                                                r  IO_SSEG_SEL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_SEL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG_SEL[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.375ns (60.529%)  route 0.897ns (39.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.589     1.472    display/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  display/IO_SSEG_SEL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  display/IO_SSEG_SEL_reg[3]/Q
                         net (fo=1, routed)           0.897     2.533    IO_SSEG_SEL_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.745 r  IO_SSEG_SEL_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.745    IO_SSEG_SEL[3]
    W4                                                                r  IO_SSEG_SEL[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hours_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hours_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.346ns (58.805%)  route 0.943ns (41.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.584     1.467    clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  hours_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  hours_reg[0]/Q
                         net (fo=11, routed)          0.943     2.551    hours_led_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.756 r  hours_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.756    hours_led[0]
    U3                                                                r  hours_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/IO_SSEG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IO_SSEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.376ns (55.709%)  route 1.094ns (44.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.562     1.445    display/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  display/IO_SSEG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  display/IO_SSEG_reg[0]/Q
                         net (fo=1, routed)           1.094     2.703    IO_SSEG_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.915 r  IO_SSEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.915    IO_SSEG[0]
    W7                                                                r  IO_SSEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           229 Endpoints
Min Delay           229 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.117ns  (logic 1.929ns (21.156%)  route 7.188ns (78.844%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=25, routed)          5.831     7.284    reset_IBUF
    SLICE_X61Y69         LUT3 (Prop_lut3_I0_O)        0.150     7.434 f  seconds[5]_i_5/O
                         net (fo=3, routed)           0.973     8.406    seconds[5]_i_5_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I4_O)        0.326     8.732 r  seconds[5]_i_3/O
                         net (fo=1, routed)           0.385     9.117    seconds[5]
    SLICE_X58Y68         FDRE                                         r  seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.498     4.839    clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  seconds_reg[5]/C

Slack:                    inf
  Source:                 but_D
                            (input port)
  Destination:            hours_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.058ns  (logic 1.700ns (18.773%)  route 7.357ns (81.227%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  but_D (IN)
                         net (fo=0)                   0.000     0.000    but_D
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  but_D_IBUF_inst/O
                         net (fo=20, routed)          5.908     7.360    but_D_IBUF
    SLICE_X61Y70         LUT4 (Prop_lut4_I2_O)        0.124     7.484 f  hours[4]_i_4/O
                         net (fo=1, routed)           0.812     8.296    hours[4]_i_4_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I0_O)        0.124     8.420 r  hours[4]_i_2/O
                         net (fo=5, routed)           0.637     9.058    hours[4]_i_2_n_0
    SLICE_X61Y69         FDRE                                         r  hours_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.497     4.838    clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  hours_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seconds_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.014ns  (logic 1.929ns (21.400%)  route 7.085ns (78.600%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=25, routed)          5.831     7.284    reset_IBUF
    SLICE_X61Y69         LUT3 (Prop_lut3_I0_O)        0.150     7.434 f  seconds[5]_i_5/O
                         net (fo=3, routed)           1.254     8.688    seconds[5]_i_5_n_0
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.326     9.014 r  seconds[3]_i_1/O
                         net (fo=1, routed)           0.000     9.014    seconds[3]_i_1_n_0
    SLICE_X58Y67         FDRE                                         r  seconds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.500     4.841    clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  seconds_reg[3]/C

Slack:                    inf
  Source:                 alarm_sw
                            (input port)
  Destination:            blink_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.000ns  (logic 1.825ns (20.277%)  route 7.175ns (79.723%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  alarm_sw (IN)
                         net (fo=0)                   0.000     0.000    alarm_sw
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  alarm_sw_IBUF_inst/O
                         net (fo=1, routed)           4.637     6.096    alarm_sw_IBUF
    SLICE_X61Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.220 f  blink_cnt[0]_i_9/O
                         net (fo=1, routed)           0.578     6.797    blink_cnt[0]_i_9_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.130    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.248 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.752     9.000    blink_cnt[0]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491     4.832    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[10]/C

Slack:                    inf
  Source:                 alarm_sw
                            (input port)
  Destination:            blink_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.000ns  (logic 1.825ns (20.277%)  route 7.175ns (79.723%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  alarm_sw (IN)
                         net (fo=0)                   0.000     0.000    alarm_sw
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  alarm_sw_IBUF_inst/O
                         net (fo=1, routed)           4.637     6.096    alarm_sw_IBUF
    SLICE_X61Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.220 f  blink_cnt[0]_i_9/O
                         net (fo=1, routed)           0.578     6.797    blink_cnt[0]_i_9_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.130    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.248 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.752     9.000    blink_cnt[0]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491     4.832    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[11]/C

Slack:                    inf
  Source:                 alarm_sw
                            (input port)
  Destination:            blink_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.000ns  (logic 1.825ns (20.277%)  route 7.175ns (79.723%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  alarm_sw (IN)
                         net (fo=0)                   0.000     0.000    alarm_sw
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  alarm_sw_IBUF_inst/O
                         net (fo=1, routed)           4.637     6.096    alarm_sw_IBUF
    SLICE_X61Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.220 f  blink_cnt[0]_i_9/O
                         net (fo=1, routed)           0.578     6.797    blink_cnt[0]_i_9_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.130    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.248 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.752     9.000    blink_cnt[0]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491     4.832    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[8]/C

Slack:                    inf
  Source:                 alarm_sw
                            (input port)
  Destination:            blink_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.000ns  (logic 1.825ns (20.277%)  route 7.175ns (79.723%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  alarm_sw (IN)
                         net (fo=0)                   0.000     0.000    alarm_sw
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  alarm_sw_IBUF_inst/O
                         net (fo=1, routed)           4.637     6.096    alarm_sw_IBUF
    SLICE_X61Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.220 f  blink_cnt[0]_i_9/O
                         net (fo=1, routed)           0.578     6.797    blink_cnt[0]_i_9_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.130    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.248 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.752     9.000    blink_cnt[0]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491     4.832    clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  blink_cnt_reg[9]/C

Slack:                    inf
  Source:                 alarm_sw
                            (input port)
  Destination:            blink_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.968ns  (logic 1.825ns (20.349%)  route 7.143ns (79.651%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  alarm_sw (IN)
                         net (fo=0)                   0.000     0.000    alarm_sw
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  alarm_sw_IBUF_inst/O
                         net (fo=1, routed)           4.637     6.096    alarm_sw_IBUF
    SLICE_X61Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.220 f  blink_cnt[0]_i_9/O
                         net (fo=1, routed)           0.578     6.797    blink_cnt[0]_i_9_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.130    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.248 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.720     8.968    blink_cnt[0]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491     4.832    clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[12]/C

Slack:                    inf
  Source:                 alarm_sw
                            (input port)
  Destination:            blink_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.968ns  (logic 1.825ns (20.349%)  route 7.143ns (79.651%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  alarm_sw (IN)
                         net (fo=0)                   0.000     0.000    alarm_sw
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  alarm_sw_IBUF_inst/O
                         net (fo=1, routed)           4.637     6.096    alarm_sw_IBUF
    SLICE_X61Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.220 f  blink_cnt[0]_i_9/O
                         net (fo=1, routed)           0.578     6.797    blink_cnt[0]_i_9_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.130    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.248 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.720     8.968    blink_cnt[0]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491     4.832    clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[13]/C

Slack:                    inf
  Source:                 alarm_sw
                            (input port)
  Destination:            blink_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.968ns  (logic 1.825ns (20.349%)  route 7.143ns (79.651%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  alarm_sw (IN)
                         net (fo=0)                   0.000     0.000    alarm_sw
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  alarm_sw_IBUF_inst/O
                         net (fo=1, routed)           4.637     6.096    alarm_sw_IBUF
    SLICE_X61Y70         LUT5 (Prop_lut5_I0_O)        0.124     6.220 f  blink_cnt[0]_i_9/O
                         net (fo=1, routed)           0.578     6.797    blink_cnt[0]_i_9_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I5_O)        0.124     6.921 r  blink_cnt[0]_i_2/O
                         net (fo=31, routed)          1.208     8.130    blink_cnt
    SLICE_X61Y78         LUT4 (Prop_lut4_I2_O)        0.118     8.248 r  blink_cnt[0]_i_1/O
                         net (fo=28, routed)          0.720     8.968    blink_cnt[0]_i_1_n_0
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.491     4.832    clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  blink_cnt_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 but_L
                            (input port)
  Destination:            select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.158ns  (logic 0.219ns (10.165%)  route 1.939ns (89.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  but_L (IN)
                         net (fo=0)                   0.000     0.000    but_L
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  but_L_IBUF_inst/O
                         net (fo=2, routed)           1.939     2.158    but_L_IBUF
    SLICE_X58Y71         FDRE                                         r  select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.850     1.977    clk_IBUF_BUFG
    SLICE_X58Y71         FDRE                                         r  select_reg[0]/C

Slack:                    inf
  Source:                 set_but_C
                            (input port)
  Destination:            FSM_sequential_set_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.206ns  (logic 0.255ns (11.536%)  route 1.952ns (88.464%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  set_but_C (IN)
                         net (fo=0)                   0.000     0.000    set_but_C
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  set_but_C_IBUF_inst/O
                         net (fo=4, routed)           1.952     2.161    set_but_C_IBUF
    SLICE_X59Y65         LUT3 (Prop_lut3_I0_O)        0.045     2.206 r  FSM_sequential_set_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.206    FSM_sequential_set_state[0]_i_1_n_0
    SLICE_X59Y65         FDRE                                         r  FSM_sequential_set_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     1.983    clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  FSM_sequential_set_state_reg[0]/C

Slack:                    inf
  Source:                 set_but_C
                            (input port)
  Destination:            FSM_sequential_set_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.209ns  (logic 0.258ns (11.656%)  route 1.952ns (88.344%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  set_but_C (IN)
                         net (fo=0)                   0.000     0.000    set_but_C
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  set_but_C_IBUF_inst/O
                         net (fo=4, routed)           1.952     2.161    set_but_C_IBUF
    SLICE_X59Y65         LUT4 (Prop_lut4_I1_O)        0.048     2.209 r  FSM_sequential_set_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.209    FSM_sequential_set_state[1]_i_1_n_0
    SLICE_X59Y65         FDRE                                         r  FSM_sequential_set_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     1.983    clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  FSM_sequential_set_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seconds_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.380ns  (logic 0.263ns (11.048%)  route 2.117ns (88.952%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=25, routed)          2.117     2.338    reset_IBUF
    SLICE_X58Y67         LUT5 (Prop_lut5_I4_O)        0.042     2.380 r  seconds[1]_i_1/O
                         net (fo=1, routed)           0.000     2.380    seconds[1]
    SLICE_X58Y67         FDRE                                         r  seconds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  seconds_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seconds_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.383ns  (logic 0.266ns (11.160%)  route 2.117ns (88.840%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=25, routed)          2.117     2.338    reset_IBUF
    SLICE_X58Y67         LUT4 (Prop_lut4_I3_O)        0.045     2.383 r  seconds[0]_i_1/O
                         net (fo=1, routed)           0.000     2.383    seconds[0]
    SLICE_X58Y67         FDRE                                         r  seconds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  seconds_reg[0]/C

Slack:                    inf
  Source:                 set_but_C
                            (input port)
  Destination:            stop_set_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.255ns (10.502%)  route 2.169ns (89.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  set_but_C (IN)
                         net (fo=0)                   0.000     0.000    set_but_C
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  set_but_C_IBUF_inst/O
                         net (fo=4, routed)           2.028     2.237    set_but_C_IBUF
    SLICE_X59Y65         LUT6 (Prop_lut6_I4_O)        0.045     2.282 r  stop_set_count[31]_i_1/O
                         net (fo=32, routed)          0.141     2.424    stop_set_count[31]_i_1_n_0
    SLICE_X60Y65         FDRE                                         r  stop_set_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     1.983    clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  stop_set_count_reg[5]/C

Slack:                    inf
  Source:                 set_but_C
                            (input port)
  Destination:            stop_set_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.255ns (10.502%)  route 2.169ns (89.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  set_but_C (IN)
                         net (fo=0)                   0.000     0.000    set_but_C
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  set_but_C_IBUF_inst/O
                         net (fo=4, routed)           2.028     2.237    set_but_C_IBUF
    SLICE_X59Y65         LUT6 (Prop_lut6_I4_O)        0.045     2.282 r  stop_set_count[31]_i_1/O
                         net (fo=32, routed)          0.141     2.424    stop_set_count[31]_i_1_n_0
    SLICE_X60Y65         FDRE                                         r  stop_set_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     1.983    clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  stop_set_count_reg[6]/C

Slack:                    inf
  Source:                 set_but_C
                            (input port)
  Destination:            stop_set_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.255ns (10.502%)  route 2.169ns (89.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  set_but_C (IN)
                         net (fo=0)                   0.000     0.000    set_but_C
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  set_but_C_IBUF_inst/O
                         net (fo=4, routed)           2.028     2.237    set_but_C_IBUF
    SLICE_X59Y65         LUT6 (Prop_lut6_I4_O)        0.045     2.282 r  stop_set_count[31]_i_1/O
                         net (fo=32, routed)          0.141     2.424    stop_set_count[31]_i_1_n_0
    SLICE_X60Y65         FDRE                                         r  stop_set_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     1.983    clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  stop_set_count_reg[7]/C

Slack:                    inf
  Source:                 set_but_C
                            (input port)
  Destination:            stop_set_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.255ns (10.502%)  route 2.169ns (89.498%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  set_but_C (IN)
                         net (fo=0)                   0.000     0.000    set_but_C
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  set_but_C_IBUF_inst/O
                         net (fo=4, routed)           2.028     2.237    set_but_C_IBUF
    SLICE_X59Y65         LUT6 (Prop_lut6_I4_O)        0.045     2.282 r  stop_set_count[31]_i_1/O
                         net (fo=32, routed)          0.141     2.424    stop_set_count[31]_i_1_n_0
    SLICE_X60Y65         FDRE                                         r  stop_set_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.855     1.983    clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  stop_set_count_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seconds_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.440ns  (logic 0.266ns (10.900%)  route 2.174ns (89.100%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=25, routed)          2.174     2.395    reset_IBUF
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.045     2.440 r  seconds[2]_i_1/O
                         net (fo=1, routed)           0.000     2.440    seconds[2]
    SLICE_X58Y67         FDRE                                         r  seconds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X58Y67         FDRE                                         r  seconds_reg[2]/C





