\doxysection{uart\+\_\+reg.\+h}
\hypertarget{uart__reg_8h_source}{}\label{uart__reg_8h_source}\index{include/core/cortex-\/m4/uart\_reg.h@{include/core/cortex-\/m4/uart\_reg.h}}
\mbox{\hyperlink{uart__reg_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00009\ \textcolor{preprocessor}{\#ifndef\ CORTEX\_M4\_UART\_REG\_H}}
\DoxyCodeLine{00010\ \textcolor{preprocessor}{\#define\ CORTEX\_M4\_UART\_REG\_H}}
\DoxyCodeLine{00011\ }
\DoxyCodeLine{00012\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{hal__types_8h}{common/hal\_types.h}}"{}}}
\DoxyCodeLine{00013\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{00014\ }
\DoxyCodeLine{00015\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00016\ \ \ \mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_a_r_tx___reg___typedef_a9e58910299eaecb2200bd7c2b102dcfe}{SR}};\ \ }
\DoxyCodeLine{00019\ \ \ \mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_a_r_tx___reg___typedef_ad528d2c4fa88f23ef5dcc3f679390260}{DR}};\ \ }
\DoxyCodeLine{00022\ \ \ \mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_a_r_tx___reg___typedef_a933665a0a013b4c7c8d914431e5da538}{BRR}};\ }
\DoxyCodeLine{00025\ \ \ \mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_a_r_tx___reg___typedef_ac8dd815fbb8d17c6d7f6e3299da0150f}{CR1}};\ }
\DoxyCodeLine{00028\ \ \ \mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t}
\DoxyCodeLine{00029\ \ \ \ \ \ \ \mbox{\hyperlink{struct_u_a_r_tx___reg___typedef_ace07d566cb4e6f72519780d0fc7f35e5}{CR2}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00032\ \ \ \mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_a_r_tx___reg___typedef_a6958d0d1e937eb5ad108644fdf094955}{CR3}};\ \ }
\DoxyCodeLine{00035\ \ \ \mbox{\hyperlink{hal__types_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_a_r_tx___reg___typedef_a7cb6a51f135d4c56b7e25b18b64d4225}{GTPR}};\ }
\DoxyCodeLine{00038\ \}\ \mbox{\hyperlink{struct_u_a_r_tx___reg___typedef}{UARTx\_Reg\_Typedef}};}
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#define\ USART1\_BASE\ 0x40011000}}
\DoxyCodeLine{00041\ \textcolor{preprocessor}{\#define\ USART2\_BASE\ 0x40004400}}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#define\ USART6\_BASE\ 0x40011400}}
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#define\ GET\_USARTx\_BASE(n)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\ \ ((UARTx\_Reg\_Typedef\ *)(n\ ==\ 1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ?\ (USART1\_BASE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ (n\ ==\ 2\ ?\ (USART2\_BASE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ :\ (n\ ==\ 6\ ?\ (USART6\_BASE)\ :\ (NULL)))))}}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00050\ }
\DoxyCodeLine{00051\ \textcolor{comment}{/*\ Clock\ enable\ bits\ */}}
\DoxyCodeLine{00052\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART2EN\ (1\ <<\ 17)}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\ (1\ <<\ 4)}}
\DoxyCodeLine{00054\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART6EN\ (1\ <<\ 5)}}
\DoxyCodeLine{00055\ }
\DoxyCodeLine{00056\ }
\DoxyCodeLine{00057\ \textcolor{comment}{/*\ Control\ register\ bits\ */}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\ (1\ <<\ 13)\ }}
\DoxyCodeLine{00059\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\ (1\ <<\ 3)\ \ }}
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\ (1\ <<\ 2)\ \ }}
\DoxyCodeLine{00061\ }
\DoxyCodeLine{00062\ \textcolor{comment}{/*\ Status\ register\ bits\ */}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ USART\_SR\_TXE\ (1\ <<\ 7)\ \ }}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ USART\_SR\_RXNE\ (1\ <<\ 5)\ }}
\DoxyCodeLine{00065\ }
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{//\ !CORTEX\_M4\_UART\_REG\_H}}

\end{DoxyCode}
