Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:23:22 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -file postPlace.timing.rpt
| Design       : bgm
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.645ns  (required time - arrival time)
  Source:                 x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x3_mul/out_o1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 1.519ns (24.776%)  route 4.612ns (75.224%))
  Logic Levels:           17  (CARRY8=2 LUT3=1 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 8.063 - 5.500 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.937ns, distribution 1.188ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.855ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.319     0.880    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     2.125     3.072    x3_mul/u5/prod_reg__0/u5/prod_reg/CLK
    DSP48E2_X3Y49                                                     r  x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y49        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[8])
                                                      0.251     3.323 r  x3_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[8]
                         net (fo=13, estimated)       0.363     3.686    x3_mul/u5/fract_denorm[25]
    SLICE_X22Y119        LUT6 (Prop_LUT6_I0_O)        0.165     3.851 r  x3_mul/u5/shift_out_reg[0]_i_31__2/O
                         net (fo=2, estimated)        0.205     4.056    x3_mul/u5/n_44_shift_out_reg[0]_i_31__2
    SLICE_X22Y119        LUT6 (Prop_LUT6_I3_O)        0.035     4.091 r  x3_mul/u5/shift_out_reg[0]_i_20__2/O
                         net (fo=1, estimated)        0.321     4.412    x3_mul/u5/n_44_shift_out_reg[0]_i_20__2
    SLICE_X22Y119        LUT5 (Prop_LUT5_I0_O)        0.100     4.512 r  x3_mul/u5/shift_out_reg[0]_i_8__2/O
                         net (fo=2, estimated)        0.202     4.714    x3_mul/u5/n_44_shift_out_reg[0]_i_8__2
    SLICE_X23Y121        LUT5 (Prop_LUT5_I1_O)        0.035     4.749 r  x3_mul/u5/out_o1[29]_i_30__2/O
                         net (fo=1, estimated)        0.190     4.939    x3_mul/u5/n_44_out_o1[29]_i_30__2
    SLICE_X23Y124        LUT5 (Prop_LUT5_I0_O)        0.037     4.976 f  x3_mul/u5/out_o1[29]_i_27__5/O
                         net (fo=2, estimated)        0.198     5.174    x3_mul/u5/n_44_out_o1[29]_i_27__5
    SLICE_X23Y124        LUT5 (Prop_LUT5_I4_O)        0.034     5.208 r  x3_mul/u5/out_o1[29]_i_24__5/O
                         net (fo=2, estimated)        0.200     5.408    x3_mul/u5/n_44_out_o1[29]_i_24__5
    SLICE_X23Y125        LUT3 (Prop_LUT3_I0_O)        0.035     5.443 r  x3_mul/u5/out_o1[29]_i_11__5/O
                         net (fo=2, estimated)        0.367     5.810    x3_mul/u5/n_44_out_o1[29]_i_11__5
    SLICE_X23Y126        CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.178     5.988 r  x3_mul/u5/out_o1_reg[29]_i_8__2/CO[7]
                         net (fo=1, estimated)        0.000     5.988    x3_mul/u5/n_44_out_o1_reg[29]_i_8__2
    SLICE_X23Y127        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.093 f  x3_mul/u5/shift_out_reg[47]_i_33__5/O[0]
                         net (fo=5, estimated)        0.227     6.320    x3_mul/u5/u4/exp_next_mi[8]
    SLICE_X22Y129        LUT6 (Prop_LUT6_I0_O)        0.035     6.355 f  x3_mul/u5/out_o1[29]_i_9__2/O
                         net (fo=11, estimated)       0.302     6.657    x3_mul/u5/n_44_out_o1[29]_i_9__2
    SLICE_X23Y130        LUT5 (Prop_LUT5_I1_O)        0.037     6.694 f  x3_mul/u5/out_o1[0]_i_12__2/O
                         net (fo=34, estimated)       0.354     7.048    x3_mul/u5/O8
    SLICE_X21Y130        LUT4 (Prop_LUT4_I2_O)        0.083     7.131 f  x3_mul/u5/out_o1[0]_i_27__2/O
                         net (fo=1, estimated)        0.327     7.458    x3_mul/u4/u1/I3
    SLICE_X21Y130        LUT6 (Prop_LUT6_I1_O)        0.153     7.611 r  x3_mul/u4/u1/out_o1[0]_i_8__2/O
                         net (fo=1, estimated)        0.414     8.025    x3_mul/u4/u1/n_44_out_o1[0]_i_8__2
    SLICE_X22Y133        LUT6 (Prop_LUT6_I2_O)        0.101     8.126 r  x3_mul/u4/u1/out_o1[0]_i_2__2/O
                         net (fo=37, estimated)       0.197     8.323    x3_mul/u4/u1/O2
    SLICE_X22Y132        LUT4 (Prop_LUT4_I2_O)        0.036     8.359 f  x3_mul/u4/u1/out_o1[22]_i_7__2/O
                         net (fo=22, estimated)       0.462     8.821    x3_mul/u4/u1/n_44_out_o1[22]_i_7__2
    SLICE_X23Y135        LUT6 (Prop_LUT6_I3_O)        0.064     8.885 f  x3_mul/u4/u1/out_o1[20]_i_2__2/O
                         net (fo=1, estimated)        0.240     9.125    x3_mul/u5/I46
    SLICE_X24Y135        LUT6 (Prop_LUT6_I5_O)        0.035     9.160 r  x3_mul/u5/out_o1[20]_i_1__11/O
                         net (fo=1, routed)           0.043     9.203    x3_mul/n_176_u5
    SLICE_X24Y135        FDRE                                         r  x3_mul/out_o1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.295     6.040    clock_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.099 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, estimated)     1.964     8.063    x3_mul/clock_IBUF_BUFG
    SLICE_X24Y135                                                     r  x3_mul/out_o1_reg[20]/C
                         clock pessimism              0.483     8.546    
                         clock uncertainty           -0.035     8.511    
    SLICE_X24Y135        FDRE (Setup_FDRE_C_D)        0.047     8.558    x3_mul/out_o1_reg[20]
  -------------------------------------------------------------------
                         required time                          8.558    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                 -0.645    




