/*
* Copyright (c) 2017-2018 CelePixel Technology Co. Ltd. All Rights Reserved
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
*      http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/

#include "frontpanel.h"

#define _ARM_ZYNQ_

FrontPanel* FrontPanel::spFrontPanel = NULL;

bool FrontPanel::initializeFPGA(const string &bitfileName)
{
#ifndef _ARM_ZYNQ_
    cout << "Begin initialize FPGA." << endl;
    if (!myxem->IsOpen())
    {
        if (okCFrontPanel::NoError != myxem->OpenBySerial())
        {
            cout << "FrontPanel Device not found..." << endl;
            return false;
        }
    }
    std::string modelString = myxem->GetBoardModelString(myxem->GetBoardModel()); //first device model type
    cout << "Device type: " << modelString << endl;

    // Configure the PLL appropriately
    myxem->LoadDefaultPLLConfiguration();

    cout << "Device serial number: " << myxem->GetSerialNumber() << endl;
    cout << "Device ID string: " << myxem->GetDeviceID() << endl;

    if (okCFrontPanel::NoError != myxem->OpenBySerial(myxem->GetSerialNumber()))
    {
        cout << "Can't open Serial." << endl;
        return false;
    }
    else
    {
        cout << "Serial opens successfully." << endl;
    }

    XBase base;
    std::string bitfilePath = base.getApplicationDirPath(); //+ "/" + bitfileName;
#ifdef _WIN32
    bitfilePath += "\\";
#endif
    bitfilePath += bitfileName;
    if (!base.isFileExists(bitfilePath))
    {
        return false;
    }
    if (okCFrontPanel::NoError != myxem->ConfigureFPGA(bitfilePath))
    {
        cout << "Fail to load *.bit file!" << endl;
        return false;
    }
    mReady = true;
    cout << "FPGA Ready." << endl;

#endif // _ARM_ZYNQ_

	//myxem->EnableAsynchronousTransfers(true);
	return true;
    //operation_init_sensor_config();
    //operation_reset_dereset_ALL();
}

void FrontPanel::uninitializeFPGA()
{
#ifndef _ARM_ZYNQ_
    myxem->ResetFPGA();
    myxem->Close();
#endif // _ARM_ZYNQ_
}

int FrontPanel::wireIn(uint32_t address, uint32_t value, uint32_t mask)
{
#ifndef _ARM_ZYNQ_
	//cout << "FrontPanel::wireIn: address = " << address << ", value = " << value << ", mask = " << mask << endl;
	okCFrontPanel::ErrorCode errorCode = myxem->SetWireInValue(address, value, mask);
    if (okCFrontPanel::NoError != errorCode)
    {
		cout << "------------------ WireIn error ------------------" << (int)errorCode << endl;
        return int(errorCode);
    }
    myxem->UpdateWireIns();
    return (int)okCFrontPanel::NoError;
#endif // _ARM_ZYNQ_
    return 0;
}

void FrontPanel::wireOut(uint32_t address, uint32_t mask, uint32_t *pValue)
{
#ifndef _ARM_ZYNQ_
    myxem->UpdateWireOuts();
    *pValue = (myxem->GetWireOutValue(address)) & mask;
#endif // _ARM_ZYNQ_
}

long FrontPanel::blockPipeOut(uint32_t address, int blockSize, long length, unsigned char *data)
{
#ifndef _ARM_ZYNQ_
    //format is addr: blockSize: byte number: buffer
	//long dataLen = myxem->ReadFromPipeOut(address, length, data);
    long dataLen = myxem->ReadFromBlockPipeOut(address, blockSize, length, data);
    return dataLen;
#endif // _ARM_ZYNQ_
    return 0;
}
