#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc748d06bf0 .scope module, "t_3_bit_binary_counter" "t_3_bit_binary_counter" 2 2;
 .timescale 0 0;
v0x7fc748c20cd0_0 .net "t_A_y_out", 2 0, L_0x7fc748c20f30;  1 drivers
v0x7fc748c20d60_0 .net "t_B_A", 2 0, L_0x7fc748c213f0;  1 drivers
v0x7fc748c20df0_0 .var "t_Clk", 0 0;
v0x7fc748c20ea0_0 .var "t_clear", 0 0;
S_0x7fc748d04db0 .scope module, "MA" "three_bit_binary_counter_A" 2 7, 3 2 0, S_0x7fc748d06bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "y_out";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /INPUT 1 "clear";
P_0x7fc748d0a940 .param/l "S0" 0 3 5, C4<000>;
P_0x7fc748d0a980 .param/l "S1" 0 3 5, C4<001>;
P_0x7fc748d0a9c0 .param/l "S2" 0 3 5, C4<010>;
P_0x7fc748d0aa00 .param/l "S3" 0 3 5, C4<011>;
P_0x7fc748d0aa40 .param/l "S4" 0 3 5, C4<100>;
P_0x7fc748d0aa80 .param/l "S5" 0 3 5, C4<101>;
P_0x7fc748d0aac0 .param/l "S6" 0 3 5, C4<110>;
P_0x7fc748d0ab00 .param/l "S7" 0 3 5, C4<111>;
L_0x7fc748c20f30 .functor BUFZ 3, v0x7fc748c1f430_0, C4<000>, C4<000>, C4<000>;
v0x7fc748c0b040_0 .net "Clk", 0 0, v0x7fc748c20df0_0;  1 drivers
v0x7fc748c1f390_0 .net "clear", 0 0, v0x7fc748c20ea0_0;  1 drivers
v0x7fc748c1f430_0 .var "state", 2 0;
v0x7fc748c1f4f0_0 .net "y_out", 2 0, L_0x7fc748c20f30;  alias, 1 drivers
E_0x7fc748c08310/0 .event negedge, v0x7fc748c1f390_0;
E_0x7fc748c08310/1 .event posedge, v0x7fc748c0b040_0;
E_0x7fc748c08310 .event/or E_0x7fc748c08310/0, E_0x7fc748c08310/1;
S_0x7fc748c1f5f0 .scope module, "MB" "three_bit_binary_counter_B" 2 8, 4 1 0, S_0x7fc748d06bf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "A";
    .port_info 1 /INPUT 1 "Clk";
    .port_info 2 /INPUT 1 "clear";
L_0x7fc748c21180 .functor OR 1, L_0x7fc748c20fe0, L_0x7fc748c210e0, C4<0>, C4<0>;
v0x7fc748c207d0_0 .net "A", 0 2, L_0x7fc748c213f0;  alias, 1 drivers
v0x7fc748c20890_0 .net "Clk", 0 0, v0x7fc748c20df0_0;  alias, 1 drivers
v0x7fc748c209b0_0 .net "TA", 0 0, L_0x7fc748c21180;  1 drivers
v0x7fc748c20a40_0 .net *"_ivl_1", 0 0, L_0x7fc748c20fe0;  1 drivers
v0x7fc748c20ad0_0 .net *"_ivl_3", 0 0, L_0x7fc748c210e0;  1 drivers
v0x7fc748c20ba0_0 .net "clear", 0 0, v0x7fc748c20ea0_0;  alias, 1 drivers
L_0x7fc748c20fe0 .part L_0x7fc748c213f0, 1, 1;
L_0x7fc748c210e0 .part L_0x7fc748c213f0, 2, 1;
L_0x7fc748c212d0 .part L_0x7fc748c213f0, 2, 1;
L_0x7fc748c213f0 .concat8 [ 1 1 1 0], v0x7fc748c20590_0, v0x7fc748c20080_0, v0x7fc748c1fb40_0;
S_0x7fc748c1f830 .scope module, "M_A" "T_flip_flop" 4 5, 5 1 0, S_0x7fc748c1f5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "Rst_b";
v0x7fc748c1fa80_0 .net "Clk", 0 0, v0x7fc748c20df0_0;  alias, 1 drivers
v0x7fc748c1fb40_0 .var "Q", 0 0;
v0x7fc748c1fbd0_0 .net "Rst_b", 0 0, v0x7fc748c20ea0_0;  alias, 1 drivers
L_0x7fc74a863008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fc748c1fca0_0 .net "T", 0 0, L_0x7fc74a863008;  1 drivers
S_0x7fc748c1fd80 .scope module, "M_B" "T_flip_flop" 4 6, 5 1 0, S_0x7fc748c1f5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "Rst_b";
v0x7fc748c1ffb0_0 .net "Clk", 0 0, v0x7fc748c20df0_0;  alias, 1 drivers
v0x7fc748c20080_0 .var "Q", 0 0;
v0x7fc748c20120_0 .net "Rst_b", 0 0, v0x7fc748c20ea0_0;  alias, 1 drivers
v0x7fc748c201f0_0 .net "T", 0 0, L_0x7fc748c212d0;  1 drivers
S_0x7fc748c202c0 .scope module, "M_C" "T_flip_flop" 4 7, 5 1 0, S_0x7fc748c1f5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "T";
    .port_info 2 /INPUT 1 "Clk";
    .port_info 3 /INPUT 1 "Rst_b";
v0x7fc748c20500_0 .net "Clk", 0 0, v0x7fc748c20df0_0;  alias, 1 drivers
v0x7fc748c20590_0 .var "Q", 0 0;
v0x7fc748c20630_0 .net "Rst_b", 0 0, v0x7fc748c20ea0_0;  alias, 1 drivers
v0x7fc748c206e0_0 .net "T", 0 0, L_0x7fc748c21180;  alias, 1 drivers
    .scope S_0x7fc748d04db0;
T_0 ;
    %wait E_0x7fc748c08310;
    %load/vec4 v0x7fc748c1f390_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc748c1f430_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc748c1f430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fc748c1f430_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fc748c1f430_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fc748c1f430_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fc748c1f430_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fc748c1f430_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fc748c1f430_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fc748c1f430_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc748c1f430_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc748c1f830;
T_1 ;
    %wait E_0x7fc748c08310;
    %load/vec4 v0x7fc748c1fbd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc748c1fb40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc748c1fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fc748c1fb40_0;
    %inv;
    %assign/vec4 v0x7fc748c1fb40_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc748c1fd80;
T_2 ;
    %wait E_0x7fc748c08310;
    %load/vec4 v0x7fc748c20120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc748c20080_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fc748c201f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fc748c20080_0;
    %inv;
    %assign/vec4 v0x7fc748c20080_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc748c202c0;
T_3 ;
    %wait E_0x7fc748c08310;
    %load/vec4 v0x7fc748c20630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc748c20590_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc748c206e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fc748c20590_0;
    %inv;
    %assign/vec4 v0x7fc748c20590_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc748d06bf0;
T_4 ;
    %delay 300, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fc748d06bf0;
T_5 ;
    %vpi_call 2 13 "$dumpfile", "2020114658.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc748c20ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc748c20df0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc748c20ea0_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x7fc748c20df0_0;
    %inv;
    %store/vec4 v0x7fc748c20df0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %end;
    .thread T_5;
    .scope S_0x7fc748d06bf0;
T_6 ;
    %vpi_call 2 24 "$monitor", "A2 A1 A0 = %b %b %b\011A2 A1 A0 = %b %b %b", &PV<v0x7fc748c20cd0_0, 2, 1>, &PV<v0x7fc748c20cd0_0, 1, 1>, &PV<v0x7fc748c20cd0_0, 0, 1>, &PV<v0x7fc748c20d60_0, 2, 1>, &PV<v0x7fc748c20d60_0, 1, 1>, &PV<v0x7fc748c20d60_0, 0, 1> {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "t_3_bit_binary_counter.v";
    "3_bit_binary_counter_A.v";
    "3_bit_binary_counter_B.v";
    "T_flip_flop.v";
