git clone --depth 1 --no-tags https://github.com/pariyahr/BranchPredictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648070554
git clone --depth 1 --no-tags https://github.com/Snehasanchekar/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642835568
git clone --depth 1 --no-tags https://github.com/shivamkundan/ALU-and-RegFile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642905070
git clone --depth 1 --no-tags https://github.com/marek-kuros/Project_UEC2_copy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642864619
git clone --depth 1 --no-tags https://github.com/yennergonzalez/Proyecto-Electrico-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642976215
git clone --depth 1 --no-tags https://github.com/clp510/chipyard_simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643158969
git clone --depth 1 --no-tags https://github.com/AhmedHany1212/ML-hardware-acceleration-network-SqueezNext.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643081063
git clone --depth 1 --no-tags https://github.com/SykpeWookal/PMSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649321884
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/m_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646474547
git clone --depth 1 --no-tags https://github.com/cheshtapathak/Vedic-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646154350
git clone --depth 1 --no-tags https://github.com/AkabJack/SemaforVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649014952
git clone --depth 1 --no-tags https://github.com/mieeleaf/-string-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643241446
git clone --depth 1 --no-tags https://github.com/Mariam-Taher409/Counter-to-be-implemented-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644066327
git clone --depth 1 --no-tags https://github.com/Harsha-Jangamani/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642338281
git clone --depth 1 --no-tags https://github.com/SimpleKidd/ping-pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644466039
git clone --depth 1 --no-tags https://github.com/RIT-CHAOS-SEC/DiCA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644163061
git clone --depth 1 --no-tags https://github.com/mohamed-mohamed-tarek/DES-System-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645271594
git clone --depth 1 --no-tags https://github.com/Gagasii/EEE4120_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645990378
git clone --depth 1 --no-tags https://github.com/NgoQuangHai19/Lab-LSI_Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646021375
git clone --depth 1 --no-tags https://github.com/TheYash27/clock_with_alarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645644483
git clone --depth 1 --no-tags https://github.com/vilakshan2996/8-bit-single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645640413
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Full-Subtractor-Day-045-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645446859
git clone --depth 1 --no-tags https://github.com/Xantherwin/FIR-Filter-Design-using-Distributed-Arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645445606
git clone --depth 1 --no-tags https://github.com/swarup3457/100-days-of-RTL-coding-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645419485
git clone --depth 1 --no-tags https://github.com/xyyangkun/risc_v_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643625607
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/Square-Generator-Day-043-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644033447
git clone --depth 1 --no-tags https://github.com/abdelrhmankadry/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645551745
git clone --depth 1 --no-tags https://github.com/Darshanskatagihallimath/ADLD_01fe20bec087.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642503320
git clone --depth 1 --no-tags https://github.com/Manoj8877/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642402628
git clone --depth 1 --no-tags https://github.com/Youssefhassan1717/Single-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647929485
git clone --depth 1 --no-tags https://github.com/amirbakhtiary23/Calc3_Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646164233
git clone --depth 1 --no-tags https://github.com/yanvithat/IRIS_LABS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646538051
git clone --depth 1 --no-tags https://github.com/OzanAkgon/ParkSistemi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646702314
git clone --depth 1 --no-tags https://github.com/Eyantra698Sumanto/caravel_dvsdfossbfc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648447470
git clone --depth 1 --no-tags https://github.com/sandeshrc9245/01fe20bec330_ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642514375
git clone --depth 1 --no-tags https://github.com/maddiewaldie/COEN-122.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647487830
git clone --depth 1 --no-tags https://github.com/Mariam-Taher409/MCU-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644056894
git clone --depth 1 --no-tags https://github.com/PoChuan994/Atrous_Convolution_Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644190836
git clone --depth 1 --no-tags https://github.com/GukGuk25/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648918462
git clone --depth 1 --no-tags https://github.com/Bakkesh123/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642479930
git clone --depth 1 --no-tags https://github.com/SpencerGSherman/4-bit-CPU-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643063603
git clone --depth 1 --no-tags https://github.com/almas304/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642477975
git clone --depth 1 --no-tags https://github.com/hong2589/computer-organization-DMA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643916396
git clone --depth 1 --no-tags https://github.com/memrey/Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643773769
git clone --depth 1 --no-tags https://github.com/ChangLiu2022/SecondYearFinal_Team26.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642832069
git clone --depth 1 --no-tags https://github.com/HarshaHiregoudar/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642880026
git clone --depth 1 --no-tags https://github.com/pmnzl/FPGACalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644666664
git clone --depth 1 --no-tags https://github.com/JainPromudShreyansh/100_days_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644654819
git clone --depth 1 --no-tags https://github.com/AlgaPeng/Sobel_Edge_Detection_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642229859
git clone --depth 1 --no-tags https://github.com/tmandic/caravela.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642419548
git clone --depth 1 --no-tags https://github.com/abdallahgs/dd2proj2env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642169844
git clone --depth 1 --no-tags https://github.com/NourhanSabry/AccDnn_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642373892
git clone --depth 1 --no-tags https://github.com/AnushaNagesh97/8-bit-RISC-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643379099
git clone --depth 1 --no-tags https://github.com/abdelmaksou/user_project_tic_tac_toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643407744
git clone --depth 1 --no-tags https://github.com/MahdeSouqi/4bit_adder_efabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646410972
git clone --depth 1 --no-tags https://github.com/GulnurKorkmaz/Gomulu_Sistemler_Proje.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646724286
git clone --depth 1 --no-tags https://github.com/Rajat-Govil/DES-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644860881
git clone --depth 1 --no-tags https://github.com/yuanjin0928/YuanRiscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645047800
git clone --depth 1 --no-tags https://github.com/calint/zen-one.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645409278
git clone --depth 1 --no-tags https://github.com/KeerthiBhushanM/IRIS-EFabless-Recruitment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646398976
git clone --depth 1 --no-tags https://github.com/AhmadMaazz/SingleCycle-RISC-V-Processor-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647025294
git clone --depth 1 --no-tags https://github.com/juanmicro/icestudio6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646950575
git clone --depth 1 --no-tags https://github.com/rajitha0119/DAY-02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646927202
git clone --depth 1 --no-tags https://github.com/zhulike6/Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646042526
git clone --depth 1 --no-tags https://github.com/nicedayd/walk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645829627
git clone --depth 1 --no-tags https://github.com/ericking022/CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648651067
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/hi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646300040
git clone --depth 1 --no-tags https://github.com/Ananya22131/tapeoutANN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646218245
git clone --depth 1 --no-tags https://github.com/ax0080/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645896251
git clone --depth 1 --no-tags https://github.com/sjleefg02/microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645888816
git clone --depth 1 --no-tags https://github.com/mehmetMRE/Gomulu_sistemler_proje.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646885053
git clone --depth 1 --no-tags https://github.com/Lucalini/Five-Bit-Magnitude-Comparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648512951
git clone --depth 1 --no-tags https://github.com/Lucalini/Half-Adder-HA-Full-Adder-FA-Standard-POS-Form.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648510035
git clone --depth 1 --no-tags https://github.com/Lucalini/Signed-Binary-5-Bit-Adder-Subtractor-with-Validity-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648513672
git clone --depth 1 --no-tags https://github.com/hy-chou/1112-computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646516635
git clone --depth 1 --no-tags https://github.com/dorsanaji/Meow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648072374
git clone --depth 1 --no-tags https://github.com/kooshkya/VerilogPredictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648071707
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/2000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647354284
git clone --depth 1 --no-tags https://github.com/JayadityaVLSI/reset_sequence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647524725
git clone --depth 1 --no-tags https://github.com/adideva98/HDLBits_Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649179624
git clone --depth 1 --no-tags https://github.com/MiaOuyang/ultrasound_waves.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648926628
git clone --depth 1 --no-tags https://github.com/aksharpat/risc.cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648679402
git clone --depth 1 --no-tags https://github.com/atimbol27/TicTacToe-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648759796
git clone --depth 1 --no-tags https://github.com/nguyenhavi/Single-Precision-Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648589367
git clone --depth 1 --no-tags https://github.com/PiyumaliSandunika/Simple-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646197388
git clone --depth 1 --no-tags https://github.com/Liuzihan1226/axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645715239
git clone --depth 1 --no-tags https://github.com/codsalah/Mano-Basic-Computer-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643681101
git clone --depth 1 --no-tags https://github.com/JubSteven/ICE2603-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643531261
git clone --depth 1 --no-tags https://github.com/sasi-kiran123/classical_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645879043
git clone --depth 1 --no-tags https://github.com/omarshaban02/Digital-Task_Round-robin_Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645902540
git clone --depth 1 --no-tags https://github.com/zyz-2299mod10/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646068141
git clone --depth 1 --no-tags https://github.com/SU10ERych/Memory_RAM_ROM_STACK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646358063
git clone --depth 1 --no-tags https://github.com/berezovik77/traffic_light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646351817
git clone --depth 1 --no-tags https://github.com/haniomar2000/Traffic_Light_Contrroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647141031
git clone --depth 1 --no-tags https://github.com/DudesVult/Calavan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647268363
git clone --depth 1 --no-tags https://github.com/krissjarvis/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642491122
git clone --depth 1 --no-tags https://github.com/Sheela-Kapase/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642327166
git clone --depth 1 --no-tags https://github.com/Mehul-Kumar-Sahoo/16-Bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642695881
git clone --depth 1 --no-tags https://github.com/aiunderstand/tt03p5-4-trit-balanced-ternary-counter-bt_signb_bt-radix-convertor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646293134
git clone --depth 1 --no-tags https://github.com/zybzzz/hdlbits-answer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646746457
git clone --depth 1 --no-tags https://github.com/T-Maharshi-Sanand-Yadav/counter_designing_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646936394
git clone --depth 1 --no-tags https://github.com/benson1210/final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647573822
git clone --depth 1 --no-tags https://github.com/JayadityaVLSI/counter_up_dwn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647523442
git clone --depth 1 --no-tags https://github.com/Young-TW/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646002943
git clone --depth 1 --no-tags https://github.com/Seattlice/HC595---Driving-digital-tubes-on-FPGAs-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647812838
git clone --depth 1 --no-tags https://github.com/abhi-pixel1/number-of-ones-in-binary-iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647797497
git clone --depth 1 --no-tags https://github.com/psychogenic/tt03p5-s4ga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647775103
git clone --depth 1 --no-tags https://github.com/Penta0308/BikeRadar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647782576
git clone --depth 1 --no-tags https://github.com/Morning1139Angel/Predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648069823
git clone --depth 1 --no-tags https://github.com/mahyazz/Test123.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648072418
git clone --depth 1 --no-tags https://github.com/Moeen89/cloned.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648072010
git clone --depth 1 --no-tags https://github.com/25Aditya25/HDL-Bits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648071157
git clone --depth 1 --no-tags https://github.com/Arash1381-y/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648068353
git clone --depth 1 --no-tags https://github.com/Soham-coder/TPU_16X16_32_cycles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643278706
git clone --depth 1 --no-tags https://github.com/JIAMAOXU/ECE411_MPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643311626
git clone --depth 1 --no-tags https://github.com/Alifathysalama/FIFO-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644581182
git clone --depth 1 --no-tags https://github.com/patrick-5546/hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644578827
git clone --depth 1 --no-tags https://github.com/Shaoting-Wang/Geofence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644855059
git clone --depth 1 --no-tags https://github.com/emirhantopcuoglu/Alarm_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644004432
git clone --depth 1 --no-tags https://github.com/HeshanChen/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644358324
git clone --depth 1 --no-tags https://github.com/mohamd-khaled/SBqM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645063545
git clone --depth 1 --no-tags https://github.com/Kyeong-Jun/Verilog_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645143962
git clone --depth 1 --no-tags https://github.com/ShamodGeevinda/Freelance-project01-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645478402
git clone --depth 1 --no-tags https://github.com/Sridharkarthik12/Round-robin-arbiter-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645779592
git clone --depth 1 --no-tags https://github.com/abdallahgs/caravel_user_project_ase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645811832
git clone --depth 1 --no-tags https://github.com/AhmedNasserEnna/First-Version-of-BBqM-Computer-Architecture-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645517045
git clone --depth 1 --no-tags https://github.com/rivercut404/ARM_microarchitectures_design101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645634882
git clone --depth 1 --no-tags https://github.com/JeyKeyWrma/Y86-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648715305
git clone --depth 1 --no-tags https://github.com/nittvlsi/-verilog-12-20-files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648976142
git clone --depth 1 --no-tags https://github.com/sumeetkvd/PINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649022013
git clone --depth 1 --no-tags https://github.com/TristanV1/TristanV1-FPGA-RISCV32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649296059
git clone --depth 1 --no-tags https://github.com/muratbayindir/ee446_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649297856
git clone --depth 1 --no-tags https://github.com/ScribblerCoder/ComputerArch2_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646278821
git clone --depth 1 --no-tags https://github.com/tallenintegsys/parameterizedGlitchGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646477774
git clone --depth 1 --no-tags https://github.com/shalan/ip_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649411683
git clone --depth 1 --no-tags https://github.com/Baskar-46/ethernet_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642408826
git clone --depth 1 --no-tags https://github.com/MadurHiremath/013-ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642484080
git clone --depth 1 --no-tags https://github.com/EBB-Imperial/EBB-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643949371
git clone --depth 1 --no-tags https://github.com/OmarMiniesy/user_proj_mul32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643108601
git clone --depth 1 --no-tags https://github.com/fmasar/nvdla_zcu104.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648182941
git clone --depth 1 --no-tags https://github.com/Bharathreddy02/apb_protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649395005
git clone --depth 1 --no-tags https://github.com/developedby/sods-lp-contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647621001
git clone --depth 1 --no-tags https://github.com/RickyLiao5083/CVSD_Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645886301
git clone --depth 1 --no-tags https://github.com/nada-mohamed-abdelhamid/Arithmetic-and-Logical-Unit-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644953560
git clone --depth 1 --no-tags https://github.com/damanidevansh/ECE385-Digital-Systems-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645199010
git clone --depth 1 --no-tags https://github.com/fyazici/max1k-barebone-eth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645947731
git clone --depth 1 --no-tags https://github.com/harish2238/32bit-Low_Power_Multipler_Accumulate_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644794716
git clone --depth 1 --no-tags https://github.com/caoziying/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644886572
git clone --depth 1 --no-tags https://github.com/nicedayd/caravel_user_projecttest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646487792
git clone --depth 1 --no-tags https://github.com/TheYash27/n_bit_bcd_op_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646359090
git clone --depth 1 --no-tags https://github.com/chanhuirobot/github_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646689665
git clone --depth 1 --no-tags https://github.com/furkanklvz/encryptionSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646714300
git clone --depth 1 --no-tags https://github.com/GokayHELVACI/MorsKodDonusturucu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646787494
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/646513672
git clone --depth 1 --no-tags https://github.com/KiranHanamagoudar/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642423496
git clone --depth 1 --no-tags https://github.com/johnsaber1/RTL-to-GDSII-implementation-of-low-power-configurable-multi-clock-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642533376
git clone --depth 1 --no-tags https://github.com/SakshiHalbhavi/ADLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642757753
git clone --depth 1 --no-tags https://github.com/johnsaber1/MIPS_single_cycle_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642720947
git clone --depth 1 --no-tags https://github.com/tereza78/HW_lessons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642788573
git clone --depth 1 --no-tags https://github.com/GSXAM/HDMI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644253177
git clone --depth 1 --no-tags https://github.com/3ab3at/aes_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644559080
git clone --depth 1 --no-tags https://github.com/goel-vanshika/UE20CS201_DDCO_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645290788
git clone --depth 1 --no-tags https://github.com/paras1009/tapeoutANN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645450330
git clone --depth 1 --no-tags https://github.com/AkshayD13/Motion-Estimation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645616794
git clone --depth 1 --no-tags https://github.com/Xun-Xun-NTU/RISCV-with-Compressed-Instructions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643260119
git clone --depth 1 --no-tags https://github.com/alvi-codes/MazeMaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643882108
git clone --depth 1 --no-tags https://github.com/tars3017/Logic-Design-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649077708
git clone --depth 1 --no-tags https://github.com/shanmukh2607/gna_makesim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648047385
git clone --depth 1 --no-tags https://github.com/zy-Vanessa/computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648046128
git clone --depth 1 --no-tags https://github.com/tugceozz/Gomulu_Sistemler_Proje.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647887525
git clone --depth 1 --no-tags https://github.com/smhh22/predictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648072249
git clone --depth 1 --no-tags https://github.com/amirmm03/ver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648070958
git clone --depth 1 --no-tags https://github.com/isaac-ahlgren/riscv-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/647969659
git clone --depth 1 --no-tags https://github.com/TahaMemari/BranchPrediction2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648096952
git clone --depth 1 --no-tags https://github.com/JainPromudShreyansh/Pattern_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643150272
git clone --depth 1 --no-tags https://github.com/AbdelazizZakareya/Caravel_Example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/643152673
git clone --depth 1 --no-tags https://github.com/SteveT10/16bit-verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642563660
git clone --depth 1 --no-tags https://github.com/nadabadawi/aes_caravel_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/642261862
git clone --depth 1 --no-tags https://github.com/Morning1139Angel/simpleALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648962743
git clone --depth 1 --no-tags https://github.com/rgchuan13/METEO_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648917012
git clone --depth 1 --no-tags https://github.com/mukhaledd/Advanced-Encryption-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648823891
git clone --depth 1 --no-tags https://github.com/Adi-SRAM25/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648791008
git clone --depth 1 --no-tags https://github.com/Readon/SpinalI2C.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/648500567
git clone --depth 1 --no-tags https://github.com/Sh4peshifting/SDUST_EDA_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/645108220
git clone --depth 1 --no-tags https://github.com/urish/tt03p5-simon-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/644328161
