# compile vhdl design source files
vhdl dist_mem_gen_v8_0_9  "../../../Citrus.ip_user_files/ipstatic/dist_mem_gen_v8_0_9/simulation/dist_mem_gen_v8_0.vhd"
vhdl xil_defaultlib  "../../../Citrus.srcs/sources_1/ip/dist_mem_gen_rom/sim/dist_mem_gen_rom.vhd"

# Do not sort compile order
nosort
