Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 28 17:54:05 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file minicom_timing_summary_routed.rpt -pb minicom_timing_summary_routed.pb -rpx minicom_timing_summary_routed.rpx -warn_on_violation
| Design       : minicom
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.371        0.000                      0                  234        0.188        0.000                      0                  234        3.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.371        0.000                      0                  234        0.188        0.000                      0                  234        3.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 u3/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.748ns (55.485%)  route 2.205ns (44.515%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.754     5.423    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  u3/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.344    u3/counter_reg[2]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.001 r  u3/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.001    u3/i__carry_i_7_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  u3/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.118    u3/i__carry_i_6_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  u3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.235    u3/i__carry_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  u3/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.352    u3/i__carry__0_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  u3/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.469    u3/i__carry__0_i_6_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  u3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.586    u3/i__carry__0_i_5_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.805 f  u3/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.914     8.719    u3/i__carry__1_i_5_n_7
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.295     9.014 r  u3/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.014    u3/i__carry__1_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.550 r  u3/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.826    10.375    u3/clear
    SLICE_X36Y48         FDRE                                         r  u3/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.579    12.971    u3/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  u3/counter_reg[28]/C
                         clock pessimism              0.428    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.618    12.746    u3/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 u3/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.748ns (55.485%)  route 2.205ns (44.515%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.754     5.423    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  u3/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.344    u3/counter_reg[2]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.001 r  u3/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.001    u3/i__carry_i_7_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  u3/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.118    u3/i__carry_i_6_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  u3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.235    u3/i__carry_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  u3/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.352    u3/i__carry__0_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  u3/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.469    u3/i__carry__0_i_6_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  u3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.586    u3/i__carry__0_i_5_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.805 f  u3/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.914     8.719    u3/i__carry__1_i_5_n_7
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.295     9.014 r  u3/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.014    u3/i__carry__1_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.550 r  u3/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.826    10.375    u3/clear
    SLICE_X36Y48         FDRE                                         r  u3/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.579    12.971    u3/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  u3/counter_reg[29]/C
                         clock pessimism              0.428    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.618    12.746    u3/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 u3/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.748ns (55.485%)  route 2.205ns (44.515%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.754     5.423    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  u3/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.344    u3/counter_reg[2]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.001 r  u3/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.001    u3/i__carry_i_7_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  u3/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.118    u3/i__carry_i_6_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  u3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.235    u3/i__carry_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  u3/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.352    u3/i__carry__0_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  u3/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.469    u3/i__carry__0_i_6_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  u3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.586    u3/i__carry__0_i_5_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.805 f  u3/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.914     8.719    u3/i__carry__1_i_5_n_7
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.295     9.014 r  u3/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.014    u3/i__carry__1_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.550 r  u3/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.826    10.375    u3/clear
    SLICE_X36Y48         FDRE                                         r  u3/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.579    12.971    u3/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  u3/counter_reg[30]/C
                         clock pessimism              0.428    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.618    12.746    u3/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 u3/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 2.748ns (55.485%)  route 2.205ns (44.515%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.754     5.423    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  u3/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.344    u3/counter_reg[2]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.001 r  u3/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.001    u3/i__carry_i_7_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  u3/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.118    u3/i__carry_i_6_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  u3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.235    u3/i__carry_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  u3/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.352    u3/i__carry__0_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  u3/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.469    u3/i__carry__0_i_6_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  u3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.586    u3/i__carry__0_i_5_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.805 f  u3/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.914     8.719    u3/i__carry__1_i_5_n_7
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.295     9.014 r  u3/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.014    u3/i__carry__1_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.550 r  u3/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.826    10.375    u3/clear
    SLICE_X36Y48         FDRE                                         r  u3/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.579    12.971    u3/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  u3/counter_reg[31]/C
                         clock pessimism              0.428    13.400    
                         clock uncertainty           -0.035    13.364    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.618    12.746    u3/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 u3/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 2.748ns (55.445%)  route 2.208ns (44.555%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.754     5.423    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  u3/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.344    u3/counter_reg[2]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.001 r  u3/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.001    u3/i__carry_i_7_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  u3/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.118    u3/i__carry_i_6_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  u3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.235    u3/i__carry_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  u3/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.352    u3/i__carry__0_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  u3/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.469    u3/i__carry__0_i_6_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  u3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.586    u3/i__carry__0_i_5_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.805 f  u3/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.914     8.719    u3/i__carry__1_i_5_n_7
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.295     9.014 r  u3/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.014    u3/i__carry__1_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.550 r  u3/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.829    10.379    u3/clear
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.577    12.969    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[0]/C
                         clock pessimism              0.453    13.423    
                         clock uncertainty           -0.035    13.387    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.618    12.769    u3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 u3/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 2.748ns (55.445%)  route 2.208ns (44.555%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.754     5.423    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  u3/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.344    u3/counter_reg[2]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.001 r  u3/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.001    u3/i__carry_i_7_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  u3/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.118    u3/i__carry_i_6_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  u3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.235    u3/i__carry_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  u3/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.352    u3/i__carry__0_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  u3/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.469    u3/i__carry__0_i_6_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  u3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.586    u3/i__carry__0_i_5_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.805 f  u3/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.914     8.719    u3/i__carry__1_i_5_n_7
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.295     9.014 r  u3/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.014    u3/i__carry__1_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.550 r  u3/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.829    10.379    u3/clear
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.577    12.969    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[1]/C
                         clock pessimism              0.453    13.423    
                         clock uncertainty           -0.035    13.387    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.618    12.769    u3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 u3/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 2.748ns (55.445%)  route 2.208ns (44.555%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.754     5.423    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  u3/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.344    u3/counter_reg[2]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.001 r  u3/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.001    u3/i__carry_i_7_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  u3/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.118    u3/i__carry_i_6_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  u3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.235    u3/i__carry_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  u3/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.352    u3/i__carry__0_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  u3/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.469    u3/i__carry__0_i_6_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  u3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.586    u3/i__carry__0_i_5_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.805 f  u3/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.914     8.719    u3/i__carry__1_i_5_n_7
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.295     9.014 r  u3/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.014    u3/i__carry__1_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.550 r  u3/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.829    10.379    u3/clear
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.577    12.969    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/C
                         clock pessimism              0.453    13.423    
                         clock uncertainty           -0.035    13.387    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.618    12.769    u3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 u3/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 2.748ns (55.445%)  route 2.208ns (44.555%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.754     5.423    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  u3/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.344    u3/counter_reg[2]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.001 r  u3/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.001    u3/i__carry_i_7_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  u3/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.118    u3/i__carry_i_6_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  u3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.235    u3/i__carry_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  u3/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.352    u3/i__carry__0_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  u3/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.469    u3/i__carry__0_i_6_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  u3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.586    u3/i__carry__0_i_5_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.805 f  u3/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.914     8.719    u3/i__carry__1_i_5_n_7
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.295     9.014 r  u3/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.014    u3/i__carry__1_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.550 r  u3/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.829    10.379    u3/clear
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.577    12.969    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[3]/C
                         clock pessimism              0.453    13.423    
                         clock uncertainty           -0.035    13.387    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.618    12.769    u3/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 u3/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 2.748ns (56.632%)  route 2.104ns (43.368%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.754     5.423    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  u3/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.344    u3/counter_reg[2]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.001 r  u3/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.001    u3/i__carry_i_7_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  u3/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.118    u3/i__carry_i_6_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  u3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.235    u3/i__carry_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  u3/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.352    u3/i__carry__0_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  u3/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.469    u3/i__carry__0_i_6_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  u3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.586    u3/i__carry__0_i_5_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.805 f  u3/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.914     8.719    u3/i__carry__1_i_5_n_7
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.295     9.014 r  u3/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.014    u3/i__carry__1_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.550 r  u3/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.725    10.275    u3/clear
    SLICE_X36Y46         FDRE                                         r  u3/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.578    12.970    u3/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  u3/counter_reg[20]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.363    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.618    12.745    u3/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 u3/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u3/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 2.748ns (56.632%)  route 2.104ns (43.368%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.754     5.423    u3/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  u3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.456     5.879 r  u3/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.344    u3/counter_reg[2]
    SLICE_X38Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.001 r  u3/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.001    u3/i__carry_i_7_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  u3/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.118    u3/i__carry_i_6_n_0
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  u3/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.235    u3/i__carry_i_5_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  u3/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.352    u3/i__carry__0_i_7_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.469 r  u3/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.469    u3/i__carry__0_i_6_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.586 r  u3/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.586    u3/i__carry__0_i_5_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.805 f  u3/i__carry__1_i_5/O[0]
                         net (fo=1, routed)           0.914     8.719    u3/i__carry__1_i_5_n_7
    SLICE_X37Y45         LUT3 (Prop_lut3_I0_O)        0.295     9.014 r  u3/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.014    u3/i__carry__1_i_3_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     9.550 r  u3/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.725    10.275    u3/clear
    SLICE_X36Y46         FDRE                                         r  u3/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.578    12.970    u3/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  u3/counter_reg[21]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.363    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.618    12.745    u3/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  2.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u1/prev_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u1/prev_bnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.595     1.507    u1/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  u1/prev_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  u1/prev_btn_reg/Q
                         net (fo=1, routed)           0.053     1.689    u1/prev_btn
    SLICE_X43Y47         LUT6 (Prop_lut6_I0_O)        0.099     1.788 r  u1/prev_bnc_i_1/O
                         net (fo=1, routed)           0.000     1.788    u1/prev_bnc_i_1_n_0
    SLICE_X43Y47         FDRE                                         r  u1/prev_bnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.864     2.023    u1/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  u1/prev_bnc_reg/C
                         clock pessimism             -0.516     1.507    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.092     1.599    u1/prev_bnc_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u5/t_x/NS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/t_x/PS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.506%)  route 0.090ns (35.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.505    u5/t_x/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  u5/t_x/NS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  u5/t_x/NS_reg/Q
                         net (fo=4, routed)           0.090     1.759    u5/t_x/NS_reg_n_0
    SLICE_X38Y49         FDRE                                         r  u5/t_x/PS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.862     2.021    u5/t_x/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  u5/t_x/PS_reg/C
                         clock pessimism             -0.516     1.505    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.060     1.565    u5/t_x/PS_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u2/prev_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u2/prev_bnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.594     1.506    u2/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u2/prev_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  u2/prev_btn_reg/Q
                         net (fo=1, routed)           0.061     1.695    u2/prev_btn_reg_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.099     1.794 r  u2/prev_bnc_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    u2/prev_bnc_i_1__0_n_0
    SLICE_X40Y44         FDRE                                         r  u2/prev_bnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.022    u2/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  u2/prev_bnc_reg/C
                         clock pessimism             -0.516     1.506    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.092     1.598    u2/prev_bnc_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u4/send_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/t_x/NS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.505    u4/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  u4/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u4/send_reg/Q
                         net (fo=2, routed)           0.154     1.800    u5/t_x/send
    SLICE_X38Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  u5/t_x/NS_i_1/O
                         net (fo=1, routed)           0.000     1.845    u5/t_x/NS_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  u5/t_x/NS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.862     2.021    u5/t_x/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  u5/t_x/NS_reg/C
                         clock pessimism             -0.500     1.521    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120     1.641    u5/t_x/NS_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 u1/dbnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/t_x/buf_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.289%)  route 0.157ns (45.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.595     1.507    u1/clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  u1/dbnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  u1/dbnc_reg/Q
                         net (fo=10, routed)          0.157     1.805    u5/t_x/dbnce0
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  u5/t_x/buf_bit_i_1/O
                         net (fo=1, routed)           0.000     1.850    u5/t_x/buf_bit_i_1_n_0
    SLICE_X39Y47         FDRE                                         r  u5/t_x/buf_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.862     2.021    u5/t_x/clk_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  u5/t_x/buf_bit_reg/C
                         clock pessimism             -0.480     1.541    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091     1.632    u5/t_x/buf_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u4/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/char_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.036%)  route 0.158ns (45.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.505    u4/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  u4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  u4/i_reg[1]/Q
                         net (fo=11, routed)          0.158     1.804    u4/i_reg_n_0_[1]
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.849 r  u4/char[5]_i_1/O
                         net (fo=1, routed)           0.000     1.849    u4/char[5]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  u4/char_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.862     2.021    u4/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  u4/char_reg[5]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.092     1.613    u4/char_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u4/char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/t_x/buf_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.586%)  route 0.206ns (59.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.505    u4/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  u4/char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u4/char_reg[0]/Q
                         net (fo=1, routed)           0.206     1.853    u5/t_x/Q[0]
    SLICE_X38Y47         FDRE                                         r  u5/t_x/buf_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.862     2.021    u5/t_x/clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  u5/t_x/buf_bits_reg[0]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X38Y47         FDRE (Hold_fdre_C_D)         0.090     1.611    u5/t_x/buf_bits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u4/char_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u5/t_x/buf_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.505    u4/clk_IBUF_BUFG
    SLICE_X38Y48         FDRE                                         r  u4/char_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  u4/char_reg[6]/Q
                         net (fo=1, routed)           0.164     1.833    u5/t_x/Q[5]
    SLICE_X39Y49         FDRE                                         r  u5/t_x/buf_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.862     2.021    u5/t_x/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  u5/t_x/buf_bits_reg[6]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.066     1.587    u5/t_x/buf_bits_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u4/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/char_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (51.005%)  route 0.182ns (48.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.505    u4/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  u4/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  u4/i_reg[0]/Q
                         net (fo=9, routed)           0.182     1.828    u4/i_reg_n_0_[0]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.048     1.876 r  u4/char[4]_i_1/O
                         net (fo=1, routed)           0.000     1.876    u4/char[4]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  u4/char_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.862     2.021    u4/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  u4/char_reg[4]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.628    u4/char_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u4/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u4/char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (51.000%)  route 0.183ns (49.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.593     1.505    u4/clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  u4/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u4/i_reg[0]/Q
                         net (fo=9, routed)           0.183     1.829    u4/i_reg_n_0_[0]
    SLICE_X37Y48         LUT3 (Prop_lut3_I1_O)        0.049     1.878 r  u4/char[2]_i_1/O
                         net (fo=1, routed)           0.000     1.878    u4/char[2]_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  u4/char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.862     2.021    u4/clk_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  u4/char_reg[2]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.107     1.628    u4/char_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y43    u1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y45    u1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y46    u1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y46    u1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y46    u1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y47    u1/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y47    u1/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y47    u1/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y47    u1/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    u1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y45    u1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    u1/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    u1/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    u1/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y47    u1/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y47    u1/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y47    u1/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y47    u1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y47    u1/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    u1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y43    u1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y45    u1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y45    u1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    u1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    u1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    u1/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    u1/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    u1/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y46    u1/counter_reg[15]/C



