==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:01:53 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21535 ; free virtual = 44387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:01:53 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21535 ; free virtual = 44387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:01:55 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21535 ; free virtual = 44387
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.c:39: unsupported memory access on variable 'dst' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.radare2librasmarcharmaarch64aarch64-dis-2.c_aarch64_find_next_alias_opcode_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.radare2librasmarcharmaarch64aarch64-dis-2.c_aarch64_find_next_alias_opcode_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.radare2librasmarcharmaarch64aarch64-dis-2.c_aarch64_find_next_alias_opcode_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.FFmpeglibavcodecscpr.h_decode_run_i_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:03:37 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 30179 ; free virtual = 39570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:03:37 . Memory (MB): peak = 900.414 ; gain = 200.094 ; free physical = 30179 ; free virtual = 39570
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'decode_run_i' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecscpr.h_decode_run_p_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/new214/proj_extr_.FFmpeglibavcodecscpr.h_decode_run_p_with_main.c/solution1'.
