
*** Running vivado
    with args -log gen_cla_decomposed.vds -m64 -mode batch -messageDb vivado.pb -notrace -source gen_cla_decomposed.tcl


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source gen_cla_decomposed.tcl -notrace
Command: synth_design -top gen_cla_decomposed -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -112 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 974.363 ; gain = 175.496 ; free physical = 4844 ; free virtual = 18634
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gen_cla_decomposed' [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_cla_decomposed.v:1]
INFO: [Synth 8-638] synthesizing module 'gen_nonlinear_part' [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_nonlinear_part.v:1]
INFO: [Synth 8-256] done synthesizing module 'gen_nonlinear_part' (1#1) [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_nonlinear_part.v:1]
INFO: [Synth 8-638] synthesizing module 'gen_linear_part' [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_linear_part.v:1]
INFO: [Synth 8-256] done synthesizing module 'gen_linear_part' (2#1) [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_linear_part.v:1]
INFO: [Synth 8-256] done synthesizing module 'gen_cla_decomposed' (3#1) [/user/erasmus/danielrb/Dropbox/Tesi/cla_adder/opt_decomposed/gen_cla_decomposed.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1324.043 ; gain = 525.176 ; free physical = 4475 ; free virtual = 18270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:06 ; elapsed = 00:02:11 . Memory (MB): peak = 1324.043 ; gain = 525.176 ; free physical = 4475 ; free virtual = 18270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:06 ; elapsed = 00:02:11 . Memory (MB): peak = 1333.984 ; gain = 535.117 ; free physical = 4475 ; free virtual = 18270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
/cadtools/xilinx/2010/Vivado/Vivado/2015.1/bin/loader: line 157:  8596 Segmentation fault      (core dumped) "$RDI_PROG" "$@"
