/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [3:0] _01_;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire [12:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [3:0] celloutsig_0_46z;
  wire [7:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire [4:0] celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [25:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire [8:0] celloutsig_0_5z;
  wire [16:0] celloutsig_0_60z;
  wire [11:0] celloutsig_0_62z;
  wire [7:0] celloutsig_0_68z;
  wire [2:0] celloutsig_0_69z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [26:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = !(celloutsig_0_18z ? celloutsig_0_14z : celloutsig_0_5z[2]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[7] | celloutsig_0_6z[5]);
  assign celloutsig_0_42z = ~celloutsig_0_5z[3];
  assign celloutsig_0_14z = ~celloutsig_0_13z[3];
  assign celloutsig_0_43z = celloutsig_0_3z[2] | ~(celloutsig_0_13z[3]);
  assign celloutsig_0_77z = celloutsig_0_11z[0] | ~(celloutsig_0_69z[1]);
  assign celloutsig_1_10z = celloutsig_1_7z[4] | ~(celloutsig_1_5z[5]);
  assign celloutsig_1_18z = celloutsig_1_10z | ~(celloutsig_1_8z);
  assign celloutsig_0_19z = celloutsig_0_8z | ~(celloutsig_0_18z);
  assign celloutsig_0_48z = celloutsig_0_5z[6] | celloutsig_0_19z;
  assign celloutsig_1_1z = in_data[172] | celloutsig_1_0z;
  assign celloutsig_0_8z = celloutsig_0_5z[0] | celloutsig_0_5z[6];
  assign celloutsig_0_28z = celloutsig_0_2z[3] | celloutsig_0_25z;
  assign celloutsig_0_10z = ~(celloutsig_0_7z ^ celloutsig_0_8z);
  assign celloutsig_0_18z = ~(in_data[84] ^ celloutsig_0_15z);
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= in_data[22:19];
  reg [4:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 5'h00;
    else _18_ <= celloutsig_0_68z[7:3];
  assign out_data[36:32] = _18_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _00_ <= 7'h00;
    else _00_ <= { in_data[147], celloutsig_1_4z };
  assign celloutsig_0_69z = celloutsig_0_46z[2:0] / { 1'h1, celloutsig_0_56z[12:11] };
  assign celloutsig_0_2z = in_data[9:2] / { 1'h1, _01_[2:0], _01_ };
  assign celloutsig_0_40z = { _01_[1:0], celloutsig_0_1z } === { celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_50z = { celloutsig_0_38z[12:1], celloutsig_0_19z } === { celloutsig_0_15z, celloutsig_0_29z, celloutsig_0_16z[7:1], 1'h1 };
  assign celloutsig_0_57z = { celloutsig_0_47z[5:3], celloutsig_0_15z } === celloutsig_0_20z[8:5];
  assign celloutsig_0_80z = celloutsig_0_60z[12:10] === { celloutsig_0_38z[9], celloutsig_0_55z, celloutsig_0_77z };
  assign celloutsig_1_0z = in_data[138:133] === in_data[103:98];
  assign celloutsig_0_17z = { _01_[2], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_9z } === { celloutsig_0_2z[6:0], celloutsig_0_13z };
  assign celloutsig_0_24z = celloutsig_0_6z[6:0] === { celloutsig_0_6z[3:2], celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_41z = { celloutsig_0_20z[5:0], celloutsig_0_18z, celloutsig_0_40z, celloutsig_0_19z, celloutsig_0_1z } >= celloutsig_0_38z[10:1];
  assign celloutsig_0_4z = in_data[95:70] && { in_data[10:9], celloutsig_0_3z, celloutsig_0_2z, _01_, _01_ };
  assign celloutsig_1_8z = celloutsig_1_3z[21:15] && celloutsig_1_7z[9:3];
  assign celloutsig_0_12z = celloutsig_0_6z && { celloutsig_0_5z, _01_ };
  assign celloutsig_0_27z = { celloutsig_0_6z[12:2], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z } && { celloutsig_0_6z[11:0], celloutsig_0_17z, celloutsig_0_21z };
  assign celloutsig_0_44z = { celloutsig_0_38z[10:8], celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_28z } < { celloutsig_0_11z[5:3], celloutsig_0_39z };
  assign celloutsig_0_45z = { celloutsig_0_36z[2:1], celloutsig_0_9z } < { celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_25z };
  assign celloutsig_0_53z = { celloutsig_0_13z[4:1], celloutsig_0_41z, celloutsig_0_4z } < { celloutsig_0_33z[1:0], celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_0_36z = { celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_26z } % { 1'h1, celloutsig_0_13z[3:0] };
  assign celloutsig_0_47z = { celloutsig_0_20z[6:0], celloutsig_0_43z } * { celloutsig_0_2z[6:1], celloutsig_0_45z, celloutsig_0_15z };
  assign celloutsig_0_56z = { celloutsig_0_39z[0], celloutsig_0_42z, celloutsig_0_55z, celloutsig_0_48z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_48z, celloutsig_0_53z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_44z, celloutsig_0_42z } * { celloutsig_0_46z, celloutsig_0_39z, celloutsig_0_54z, celloutsig_0_48z, celloutsig_0_38z };
  assign celloutsig_0_5z = in_data[50:42] * { celloutsig_0_3z[4:0], _01_ };
  assign celloutsig_0_62z = { celloutsig_0_38z[9:4], celloutsig_0_8z, celloutsig_0_44z, celloutsig_0_57z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_41z } * { celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_3z };
  assign celloutsig_1_3z = { celloutsig_1_2z[11:3], celloutsig_1_2z } * { celloutsig_1_2z[8:0], celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_5z[5:1], celloutsig_0_10z } * { celloutsig_0_5z[6:2], celloutsig_0_10z };
  assign celloutsig_0_38z = celloutsig_0_7z ? { celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_20z } : { celloutsig_0_13z[5:1], celloutsig_0_16z[7:1], 1'h1 };
  assign celloutsig_1_5z = celloutsig_1_4z[4] ? in_data[177:151] : in_data[163:137];
  assign celloutsig_1_7z = celloutsig_1_3z[16] ? celloutsig_1_5z[15:3] : { in_data[178:173], _00_ };
  assign celloutsig_1_19z = celloutsig_1_8z ? { celloutsig_1_4z[5:2], 1'h1 } : celloutsig_1_11z[5:1];
  assign celloutsig_0_31z = { celloutsig_0_6z[8:4], celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_26z } !== { celloutsig_0_13z[1:0], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_0_39z = { celloutsig_0_20z[5:4], celloutsig_0_12z } | celloutsig_0_30z[12:10];
  assign celloutsig_0_60z = { celloutsig_0_8z, celloutsig_0_54z, celloutsig_0_9z, celloutsig_0_32z, celloutsig_0_11z } | { celloutsig_0_35z, celloutsig_0_40z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_0_11z = celloutsig_0_2z[7:2] | { in_data[23:19], celloutsig_0_4z };
  assign celloutsig_0_30z = { celloutsig_0_6z[12:1], celloutsig_0_1z, celloutsig_0_27z } | { celloutsig_0_11z[3:1], celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_7z };
  assign celloutsig_0_55z = celloutsig_0_14z & celloutsig_0_30z[4];
  assign celloutsig_0_1z = _01_[0] & _01_[1];
  assign celloutsig_0_22z = | celloutsig_0_6z[11:9];
  assign celloutsig_0_25z = | celloutsig_0_11z[4:0];
  assign celloutsig_0_26z = | { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_33z = { celloutsig_0_32z[2:1], celloutsig_0_15z } >> celloutsig_0_2z[4:2];
  assign celloutsig_0_3z = { in_data[24:20], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } >> { celloutsig_0_2z[6:0], celloutsig_0_1z };
  assign celloutsig_0_54z = { celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_53z } >> { celloutsig_0_29z[1], celloutsig_0_7z, celloutsig_0_43z, celloutsig_0_45z, celloutsig_0_50z };
  assign celloutsig_0_6z = { in_data[78:74], celloutsig_0_2z } >> in_data[51:39];
  assign celloutsig_1_4z = { in_data[177:173], celloutsig_1_0z } >> in_data[176:171];
  assign celloutsig_1_11z = celloutsig_1_2z[6:1] >> celloutsig_1_3z[6:1];
  assign celloutsig_0_20z = { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_11z } >> { celloutsig_0_13z[5:3], celloutsig_0_13z };
  assign celloutsig_0_32z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_24z } <<< { celloutsig_0_11z[3:1], celloutsig_0_14z };
  assign celloutsig_0_35z = { _01_, celloutsig_0_21z } ~^ celloutsig_0_13z[5:1];
  assign celloutsig_0_46z = in_data[32:29] ~^ celloutsig_0_11z[3:0];
  assign celloutsig_0_68z = { celloutsig_0_45z, celloutsig_0_13z, celloutsig_0_10z } ~^ celloutsig_0_62z[10:3];
  assign celloutsig_1_2z = in_data[176:164] ~^ { in_data[131:125], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_29z = { celloutsig_0_16z[6:5], celloutsig_0_24z, celloutsig_0_24z } ~^ { celloutsig_0_3z[5:4], celloutsig_0_17z, celloutsig_0_27z };
  assign celloutsig_0_9z = ~((celloutsig_0_4z & celloutsig_0_1z) | celloutsig_0_1z);
  assign celloutsig_0_15z = ~((celloutsig_0_7z & celloutsig_0_14z) | celloutsig_0_7z);
  assign celloutsig_0_16z[7:1] = { celloutsig_0_11z, celloutsig_0_8z } ~^ { celloutsig_0_6z[1:0], _01_, celloutsig_0_12z };
  assign celloutsig_0_16z[0] = 1'h1;
  assign { out_data[128], out_data[100:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z };
endmodule
