<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-failed">
description: minimal stream unpack simulation test (without result verification)
rc: 10 (means success: 0)
tags: 11.4.14.3
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-11/simple
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../../tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv.html" target="file-frame">tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv</a>
defines: 
time_elapsed: 0.332s
ram usage: 32608 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpmjeum5rk/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-11/simple <a href="../../../../tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv.html" target="file-frame">tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv.html#l-7" target="file-frame">tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv.html#l-7" target="file-frame">tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv:7</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv.html#l-7" target="file-frame">tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv:7</a>: Implicit port type (wire) for &#34;d&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv.html#l-7" target="file-frame">tests/chapter-11/simple/11.4.14.3--simple_unpack_stream-sim.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_top of type 32 (module) @ 7
Object:  of type 8 (cont_assign) @ 9
Object:  of type 39 (operation) @ 9
%Error: 	! Encountered unhandled operation: 72
Object: d of type 608 (ref_obj) @ 9
Object: builtin of type 600 (package) @ 0
Object: work_top of type 32 (module) @ 7
Object: a of type 44 (port) @ 7
Object:  of type 115 (range) @ 7
Object:  of type 7 (constant) @ 7
Object:  of type 7 (constant) @ 7
Object: b of type 44 (port) @ 7
Object:  of type 115 (range) @ 7
Object:  of type 7 (constant) @ 7
Object:  of type 7 (constant) @ 7
Object: c of type 44 (port) @ 7
Object:  of type 115 (range) @ 7
Object:  of type 7 (constant) @ 7
Object:  of type 7 (constant) @ 7
Object: d of type 44 (port) @ 7
Object:  of type 115 (range) @ 7
Object:  of type 7 (constant) @ 7
Object:  of type 7 (constant) @ 7
Object: a of type 36 (logic_net) @ 7
Object: b of type 36 (logic_net) @ 7
Object: c of type 36 (logic_net) @ 7
Object: d of type 36 (logic_net) @ 7
-Info: 	! Unhandled net type: 0
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>