###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID mpu.ucsd.edu)
#  Generated on:      Sat Jun 26 04:04:23 2021
#  Design:            test2241
#  Command:           defOut -routing test2241_drouted.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN test2241 ;
UNITS DISTANCE MICRONS 4000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    DESIGN flow_implementation_stage STRING "postcts" ;
    NET StnRoutedCapScaleProp REAL ;
    NET StnRoutedResScaleProp REAL ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2.4480 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2.1600 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 410112 408960 ) ;

ROW CORE_ROW_0 asap7sc7p5t 0 0 FS DO 45 BY 1 STEP 216 0
 ;
ROW CORE_ROW_1 asap7sc7p5t 0 1080 N DO 45 BY 1 STEP 216 0
 ;
ROW CORE_ROW_2 asap7sc7p5t 0 2160 FS DO 45 BY 1 STEP 216 0
 ;
ROW CORE_ROW_3 asap7sc7p5t 0 3240 N DO 45 BY 1 STEP 216 0
 ;
ROW CORE_ROW_4 asap7sc7p5t 0 4320 FS DO 45 BY 1 STEP 216 0
 ;
ROW CORE_ROW_5 asap7sc7p5t 0 5400 N DO 45 BY 1 STEP 216 0
 ;
ROW CORE_ROW_6 asap7sc7p5t 0 6480 FS DO 45 BY 1 STEP 216 0
 ;
ROW CORE_ROW_7 asap7sc7p5t 0 7560 N DO 45 BY 1 STEP 216 0
 ;

TRACKS X 2016 DO 284 STEP 1440 LAYER Pad ;
TRACKS Y 2112 DO 265 STEP 1536 LAYER Pad ;
TRACKS Y 2112 DO 265 STEP 1536 LAYER M9 ;
TRACKS X 2016 DO 284 STEP 1440 LAYER M9 ;
TRACKS X 576 DO 356 STEP 1152 LAYER M8 ;
TRACKS Y 2112 DO 265 STEP 1536 LAYER M8 ;
TRACKS Y 576 DO 355 STEP 1152 LAYER M7 ;
TRACKS X 576 DO 356 STEP 1152 LAYER M7 ;
TRACKS X 864 DO 474 STEP 864 LAYER M6 ;
TRACKS Y 576 DO 355 STEP 1152 LAYER M6 ;
TRACKS Y 816 DO 532 STEP 768 LAYER M5 ;
TRACKS X 864 DO 474 STEP 864 LAYER M5 ;
TRACKS X 576 DO 711 STEP 576 LAYER M4 ;
TRACKS Y 816 DO 532 STEP 768 LAYER M4 ;
TRACKS Y 576 DO 709 STEP 576 LAYER M3 ;
TRACKS X 576 DO 711 STEP 576 LAYER M3 ;
TRACKS X 576 DO 711 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 709 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 709 STEP 576 LAYER M1 ;
TRACKS X 576 DO 711 STEP 576 LAYER M1 ;

GCELLGRID Y 408964 DO 1 STEP 11236 ;
GCELLGRID Y 17568 DO 45 STEP 8640 ;
GCELLGRID Y -40 DO 2 STEP 8968 ;
GCELLGRID X 410116 DO 1 STEP 12388 ;
GCELLGRID X 17568 DO 45 STEP 8640 ;
GCELLGRID X -4 DO 2 STEP 8932 ;

COMPONENTS 9 ;
- FE_RC_0_0 NAND2xp5_ASAP7_75t_SL + SOURCE TIMING + PLACED ( 3888 3240 ) N
 ;
- Q1_stage4_domain1_reg DFFHQNx3_ASAP7_75t_SL + PLACED ( 2160 2160 ) S + WEIGHT 1
 ;
- Q1_stage3_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 2376 5400 ) FN + WEIGHT 1
 ;
- g128 NAND2xp5_ASAP7_75t_SL + PLACED ( 4320 6480 ) FS
 ;
- Q1_stage2_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 5400 6480 ) S + WEIGHT 1
 ;
- g130 NAND2xp5_ASAP7_75t_SL + PLACED ( 7128 4320 ) FS
 ;
- Q1_stage1_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 5400 3240 ) N + WEIGHT 1
 ;
- g132 OAI21x1_ASAP7_75t_SL + PLACED ( 6696 1080 ) N
 ;
- g133 INVx6_ASAP7_75t_SL + PLACED ( 4320 0 ) FS
 ;
END COMPONENTS

PINS 6 ;
- in1_domain1 + NET in1_domain1 + DIRECTION INPUT + USE SIGNAL
 ;
- in2_domain1 + NET in2_domain1 + DIRECTION INPUT + USE SIGNAL
 ;
- out1_domain1 + NET out1_domain1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- out2_domain1 + NET out2_domain1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- clk1 + NET clk1 + DIRECTION INPUT + USE SIGNAL
 ;
- rst + NET rst + DIRECTION INPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 2 ;
- vdd
  + USE POWER
 ;
- vss
  + USE GROUND
 ;
END SPECIALNETS

NETS 14 ;
- in1_domain1
  ( PIN in1_domain1 ) ( g132 A1 )
 ;
- in2_domain1
  ( PIN in2_domain1 ) ( g132 A2 )
 ;
- clk1
  ( PIN clk1 ) ( Q1_stage1_domain1_reg CLK ) ( Q1_stage2_domain1_reg CLK )
  ( Q1_stage3_domain1_reg CLK ) ( Q1_stage4_domain1_reg CLK )
  + FIXED M1 ( 7488 5760 ) ( * 5940 )
    NEW M3 ( 7488 2880 ) ( * 5760 ) VIA23
    NEW M1 ( 6048 1152 ) ( * 2440 0 )
    NEW M1 ( 4608 3780 ) ( 5724 * 0 )
    NEW M3 ( 4608 1728 ) ( * 4032 ) VIA23
  + ROUTED M3 ( 4608 1728 ) RECT ( -144 -356 144 2660 )
    NEW M2 ( 4608 4032 ) RECT ( -224 -144 368 144 )
    NEW M3 ( 4608 4032 ) RECT ( -144 -2528 144 356 )
    NEW M2 ( 6532 2880 ) RECT ( -324 -144 4060 144 )
    NEW M3 ( 7488 1728 ) RECT ( -144 -356 144 -68 )
    NEW M2 ( 7488 5760 ) RECT ( -296 -144 296 144 )
    NEW M2 ( 10368 6912 ) RECT ( -224 -144 368 144 )
  + FIXED M2 ( 4608 1728 ) ( 6912 * ) VIA12
    NEW M1 ( 4608 3780 ) ( * 4032 ) VIA12
    NEW M1 ( 6048 1152 ) ( 6912 * )
    NEW M1 ( 6372 5940 0 ) ( 7488 * )
  + ROUTED M2 ( 6532 2880 ) ( 7488 * )
  + FIXED M1 ( 6912 1152 ) ( * 1728 )
    NEW M2 ( 6912 1728 ) ( 7488 * ) VIA23
    NEW M3 ( 7488 1728 ) ( * 2880 ) VIA23
    NEW M2 ( 7488 2880 ) ( 10368 * ) VIA23
    NEW M1 ( 9396 6912 0 ) ( 10368 * ) VIA12
    NEW M3 ( 10368 2880 ) ( * 6912 ) VIA23
    NEW M3 ( 4608 1728 ) VIA23
  + ROUTED M2 ( 6532 2880 ) VIA12
  + FIXED M2 ( 7488 5760 ) VIA12
  + USE CLOCK
  + WEIGHT 20
 ;
- rst
  ( PIN rst ) ( g133 A )
 ;
- out1_domain1
  ( PIN out1_domain1 )
 ;
- out2_domain1
  ( PIN out2_domain1 ) ( Q1_stage4_domain1_reg QN )
 ;
- Q1_stage1_domain1
  ( Q1_stage1_domain1_reg QN ) ( g130 B )
  + ROUTED M2 ( 7628 4608 ) ( 10368 * ) VIA12
    NEW M1 ( 9612 3780 0 ) ( 10368 * )
    NEW M1 ( 10368 3780 ) ( * 4608 )
    NEW M2 ( 7628 4608 ) VIA12
 ;
- Q1_stage2_domain1
  ( Q1_stage2_domain1_reg QN ) ( g128 B )
  + ROUTED M2 ( 4860 6912 ) ( 5508 * ) VIA12
    NEW M2 ( 4860 6912 ) VIA12
 ;
- Q1_stage3_domain1
  ( FE_RC_0_0 B ) ( Q1_stage3_domain1_reg QN )
  + ROUTED M2 ( 1728 4032 ) ( 4388 * ) VIA12
    NEW M2 ( 1728 5760 ) RECT ( -368 -144 0 144 )
    NEW M3 ( 1728 4032 ) ( * 5760 ) VIA23
    NEW M1 ( 1728 5760 ) ( * 5940 )
    NEW M1 ( 1728 5940 ) ( 2484 * 0 )
    NEW M3 ( 1728 4032 ) VIA23
    NEW M2 ( 1728 5760 ) VIA12
 ;
- n_0
  ( g132 Y ) ( Q1_stage1_domain1_reg D )
  + ROUTED M1 ( 6336 4032 ) ( 6372 * 0 )
    NEW M3 ( 6336 4032 ) ( * 5184 ) VIA23
    NEW M2 ( 6336 5184 ) ( 11520 * ) VIA12
    NEW M1 ( 8352 1908 0 ) ( 9216 * )
    NEW M1 ( 9216 1908 ) ( * 2304 )
    NEW M1 ( 9216 2304 ) ( 11520 * )
    NEW M1 ( 11520 2304 ) ( * 5184 )
    NEW M2 ( 6336 4032 ) VIA12
    NEW M3 ( 6336 4032 ) VIA23
 ;
- n_1
  ( g130 Y ) ( Q1_stage2_domain1_reg D )
  + ROUTED M2 ( 8640 6912 ) ( 8748 * ) VIA12
    NEW M3 ( 8640 5760 ) ( * 6912 ) VIA23
    NEW M2 ( 8640 5760 ) RECT ( 0 -144 368 144 )
    NEW M1 ( 7920 5148 0 ) ( 8640 * )
    NEW M1 ( 8640 5148 ) ( * 5760 ) VIA12
    NEW M3 ( 8640 5760 ) VIA23
 ;
- n_2
  ( FE_RC_0_0 A ) ( g133 Y ) ( g132 B ) ( g130 A ) ( g128 A )
  + ROUTED M3 ( 8640 576 ) ( * 1728 ) VIA23
    NEW M2 ( 3456 576 ) ( 8640 * ) VIA23
    NEW M2 ( 5184 4608 ) ( 7236 * ) VIA12
    NEW M2 ( 4608 5184 ) ( 5184 * ) VIA23
    NEW M2 ( 3456 8064 ) ( 4608 * ) VIA23
    NEW M3 ( 3456 6912 ) ( * 8064 ) VIA23
    NEW M2 ( 1152 6912 ) ( 3456 * ) VIA23
    NEW M1 ( 1152 4032 ) ( 2880 * )
    NEW M1 ( 1152 1152 ) ( * 4032 )
    NEW M2 ( 5184 5184 ) RECT ( -800 -144 320 144 )
    NEW M3 ( 5184 5184 ) RECT ( -144 -800 144 356 )
    NEW M1 ( 1152 1152 ) ( 3456 * )
    NEW M1 ( 1152 4032 ) ( * 6912 ) VIA12
    NEW M1 ( 2880 4032 ) ( * 4176 )
    NEW M1 ( 2880 4176 ) ( 4032 * 0 )
    NEW M1 ( 3456 576 ) ( * 1152 )
    NEW M1 ( 3456 1152 ) ( * 1620 )
    NEW M1 ( 3456 1620 ) ( 5184 * )
    NEW M2 ( 3456 6912 ) ( 4428 * ) VIA12
    NEW M3 ( 4608 5184 ) ( * 8064 )
    NEW M1 ( 5184 972 0 ) ( * 1620 )
    NEW M3 ( 5184 4608 ) ( * 5184 )
    NEW M1 ( 8064 1620 0 ) ( * 1728 ) VIA12
    NEW M2 ( 8064 1728 ) ( 8640 * )
    NEW M2 ( 3456 576 ) VIA12
    NEW M3 ( 4608 5184 ) VIA23
    NEW M3 ( 5184 4608 ) VIA23
  + PROPERTY StnRoutedResScaleProp 1.330000 StnRoutedCapScaleProp 1.250000
 ;
- n_3
  ( g128 Y ) ( Q1_stage3_domain1_reg D )
  + ROUTED M2 ( 5184 9216 ) ( 5760 * ) VIA23
    NEW M3 ( 5184 6768 ) ( * 9216 ) VIA23
    NEW M2 ( 5156 6768 ) ( 5184 * ) VIA23
    NEW M2 ( 5724 5760 ) RECT ( -320 -144 392 144 )
    NEW M2 ( 5760 5760 ) RECT ( -260 -144 356 144 )
    NEW M3 ( 5760 5760 ) RECT ( -144 -356 144 3680 )
    NEW M1 ( 5112 6768 0 ) ( 5156 * ) VIA12
    NEW M2 ( 5724 5760 ) ( 5760 * ) VIA23
    NEW M3 ( 5760 5760 ) ( * 9216 )
    NEW M2 ( 5724 5760 ) VIA12
 ;
- n_4
  ( FE_RC_0_0 Y ) ( Q1_stage4_domain1_reg D )
  + ROUTED M3 ( 5940 1152 ) ( * 2880 ) VIA23
    NEW M2 ( 2880 1152 ) ( 5940 * ) VIA23
    NEW M2 ( 5940 2880 ) RECT ( -224 -144 368 144 )
    NEW M3 ( 2880 1152 ) ( * 4608 ) VIA23
    NEW M2 ( 2880 4608 ) ( 4464 * ) VIA12
    NEW M1 ( 4464 4212 0 ) ( * 4608 )
    NEW M3 ( 2880 1152 ) VIA23
    NEW M2 ( 5940 2880 ) VIA12
 ;
END NETS

END DESIGN
