0.7
2020.2
Oct 13 2023
20:47:58
D:/COLab/Lab4/SCPU/SCPU.gen/sources_1/ip/RAM_B/sim/RAM_B.v,1714218133,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/imports/Lab1/ALU/ALU.srcs/sources_1/new/ALU.v,,RAM_B,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.gen/sources_1/ip/ROM_D/sim/ROM_D.v,1717325892,verilog,,D:/COLab/Lab4/SCPU/SCPU.gen/sources_1/ip/RAM_B/sim/RAM_B.v,,ROM_D,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sim_1/imports/new/Controller_tb.v,1714215754,verilog,,,,Controller_tb,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sim_1/imports/new/ImmG_tb.v,1714206505,verilog,,,,ImmG_tb,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sim_1/imports/new/Testbench_tb.v,1712930220,verilog,,,,Testbench_tb,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/imports/Lab1/ALU/ALU.srcs/sources_1/new/ALU.v,1714200880,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Adder_32.v,,ALU,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/imports/Lab1/Register_File/Register_File.srcs/sources_1/new/Regs.v,1713948839,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/SCPU.v,,Regs,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Adder_32.v,1712819747,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Branch_control.v,,Adder_32,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Branch_control.v,1712935621,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Controller.v,,Branch_control,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Controller.v,1713277900,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Data_Path.v,,Controller,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Data_Path.v,1713334129,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/ImmG.v,,Data_Path,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/ImmG.v,1712898255,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Load_control.v,,ImmG,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Load_control.v,1712911295,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Mux2to1.v,,Load_control,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Mux2to1.v,1712751812,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Mux3to1.v,,Mux2to1,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Mux3to1.v,1712752261,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Mux5to1.v,,Mux3to1,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Mux5to1.v,1712751810,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/PC.v,,Mux5to1,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/PC.v,1712932425,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/imports/Lab1/Register_File/Register_File.srcs/sources_1/new/Regs.v,,PC,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/SCPU.v,1713334492,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Store_control.v,,SCPU,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/Store_control.v,1712911398,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/new/Testbench.v,,Store_control,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/inst14_12.v,1712747796,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/inst30.v,,inst14_12,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/inst30.v,1712847726,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/inst6_2.v,,inst30,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/inst6_2.v,1712847707,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sim_1/imports/new/Testbench_tb.v,,inst6_2,,,,,,,,
D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/new/Testbench.v,1713327047,verilog,,D:/COLab/Lab4/SCPU/SCPU.srcs/sources_1/imports/COLab/SCPU/SCPU.srcs/sources_1/new/inst14_12.v,,Testbench,,,,,,,,
