// Seed: 1041519392
module module_0;
  assign id_1 = {id_1, 1, 1};
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2
);
  assign id_4 = 1;
  assign id_4 = 1;
  for (id_5 = 1; id_1 || id_4; id_5 = id_0) wire id_6;
  module_0 modCall_1 ();
  final id_4 = 1;
endmodule
module module_2;
  always id_1 = id_1;
  assign id_1 = ~^id_1;
  logic [7:0] id_2, id_3;
  module_0 modCall_1 ();
  wire id_4;
  assign id_1 = 1;
  initial id_2[1'b0 : 1] = id_3;
endmodule
