// SCJIO.v

// Generated using ACDS version 19.2 57

`timescale 1 ps / 1 ps
module SCJIO #(
		parameter ENABLE_JTAG_IO_SELECTION = 0,
		parameter NEGEDGE_TDO_LATCH        = 1
	) (
		input  wire  tms, // jtag.tms
		input  wire  tdi, //     .tdi
		output wire  tdo, //     .tdo
		input  wire  tck  //  tck.clk
	);

	altera_soft_core_jtag_io #(
		.ENABLE_JTAG_IO_SELECTION (ENABLE_JTAG_IO_SELECTION),
		.NEGEDGE_TDO_LATCH        (NEGEDGE_TDO_LATCH)
	) soft_core_jtag_io_0 (
		.tms         (tms),  //   input,  width = 1, jtag.tms
		.tdi         (tdi),  //   input,  width = 1,     .tdi
		.tdo         (tdo),  //  output,  width = 1,     .tdo
		.tck         (tck),  //   input,  width = 1,  tck.clk
		.select_this (1'b0)  // (terminated),                  
	);

endmodule
