#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x146040040 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1460401b0 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x146005250 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x148018010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x146011ea0_0 .net "in", 31 0, o0x148018010;  0 drivers
v0x146068da0_0 .var "out", 31 0;
S_0x1460053c0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480180d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x146068e60_0 .net "clk", 0 0, o0x1480180d0;  0 drivers
o0x148018100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x146068f00_0 .net "data_address", 31 0, o0x148018100;  0 drivers
o0x148018130 .functor BUFZ 1, C4<z>; HiZ drive
v0x146068fb0_0 .net "data_read", 0 0, o0x148018130;  0 drivers
v0x146069060_0 .var "data_readdata", 31 0;
o0x148018190 .functor BUFZ 1, C4<z>; HiZ drive
v0x146069110_0 .net "data_write", 0 0, o0x148018190;  0 drivers
o0x1480181c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1460691f0_0 .net "data_writedata", 31 0, o0x1480181c0;  0 drivers
S_0x146033e00 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x148018310 .functor BUFZ 1, C4<z>; HiZ drive
v0x146069330_0 .net "clk", 0 0, o0x148018310;  0 drivers
v0x1460693e0_0 .var "curr_addr", 31 0;
o0x148018370 .functor BUFZ 1, C4<z>; HiZ drive
v0x146069490_0 .net "enable", 0 0, o0x148018370;  0 drivers
o0x1480183a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x146069540_0 .net "next_addr", 31 0, o0x1480183a0;  0 drivers
o0x1480183d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1460695f0_0 .net "reset", 0 0, o0x1480183d0;  0 drivers
E_0x14600ac20 .event posedge, v0x146069330_0;
S_0x146033f70 .scope module, "srl_tb" "srl_tb" 7 1;
 .timescale 0 0;
v0x1460761c0_0 .net "active", 0 0, L_0x14607eab0;  1 drivers
v0x146076270_0 .var "clk", 0 0;
v0x146076380_0 .var "clk_enable", 0 0;
v0x146076410_0 .net "data_address", 31 0, v0x1460741a0_0;  1 drivers
v0x1460764a0_0 .net "data_read", 0 0, L_0x14607e0f0;  1 drivers
v0x146076530_0 .var "data_readdata", 31 0;
v0x1460765c0_0 .net "data_write", 0 0, L_0x14607db80;  1 drivers
v0x146076650_0 .net "data_writedata", 31 0, v0x14606cfb0_0;  1 drivers
v0x146076720_0 .net "instr_address", 31 0, L_0x14607ebe0;  1 drivers
v0x146076830_0 .var "instr_readdata", 31 0;
v0x1460768c0_0 .net "register_v0", 31 0, L_0x14607c430;  1 drivers
v0x146076990_0 .var "reset", 0 0;
S_0x146069750 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x146033f70;
 .timescale 0 0;
v0x146069920_0 .var "expected", 31 0;
v0x1460699e0_0 .var "funct", 5 0;
v0x146069a90_0 .var "i", 4 0;
v0x146069b50_0 .var "imm", 15 0;
v0x146069c00_0 .var "imm_instr", 31 0;
v0x146069cf0_0 .var "opcode", 5 0;
v0x146069da0_0 .var "r_instr", 31 0;
v0x146069e50_0 .var "rd", 4 0;
v0x146069f00_0 .var "rs", 4 0;
v0x14606a010_0 .var "rt", 4 0;
v0x14606a0c0_0 .var "shamt", 4 0;
v0x14606a170_0 .var "test", 31 0;
E_0x146032fd0 .event posedge, v0x14606d2c0_0;
S_0x14606a220 .scope module, "dut" "mips_cpu_harvard" 7 125, 8 1 0, S_0x146033f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1460775f0 .functor OR 1, L_0x1460772a0, L_0x1460774b0, C4<0>, C4<0>;
L_0x1460776e0 .functor BUFZ 1, L_0x146076d90, C4<0>, C4<0>, C4<0>;
L_0x146077b10 .functor AND 1, L_0x146076d90, L_0x146077c60, C4<1>, C4<1>;
L_0x146077de0 .functor OR 1, L_0x146077b10, L_0x146077b80, C4<0>, C4<0>;
L_0x146077f10 .functor OR 1, L_0x146077de0, L_0x146077990, C4<0>, C4<0>;
L_0x146078030 .functor OR 1, L_0x146077f10, L_0x1460792d0, C4<0>, C4<0>;
L_0x1460780e0 .functor OR 1, L_0x146078030, L_0x146078d60, C4<0>, C4<0>;
L_0x146078c70 .functor AND 1, L_0x146078780, L_0x1460788a0, C4<1>, C4<1>;
L_0x146078d60 .functor OR 1, L_0x146078520, L_0x146078c70, C4<0>, C4<0>;
L_0x1460792d0 .functor AND 1, L_0x146078a50, L_0x146078f80, C4<1>, C4<1>;
L_0x146079830 .functor OR 1, L_0x146079170, L_0x1460794a0, C4<0>, C4<0>;
L_0x1460778b0 .functor OR 1, L_0x146079c20, L_0x146079ed0, C4<0>, C4<0>;
L_0x14607a200 .functor AND 1, L_0x1460796f0, L_0x1460778b0, C4<1>, C4<1>;
L_0x14607a400 .functor OR 1, L_0x14607a090, L_0x14607a540, C4<0>, C4<0>;
L_0x14607a890 .functor OR 1, L_0x14607a400, L_0x14607a770, C4<0>, C4<0>;
L_0x14607a2f0 .functor AND 1, L_0x146076d90, L_0x14607a890, C4<1>, C4<1>;
L_0x14607a620 .functor AND 1, L_0x146076d90, L_0x14607aa80, C4<1>, C4<1>;
L_0x14607a940 .functor AND 1, L_0x146076d90, L_0x146078b50, C4<1>, C4<1>;
L_0x14607b540 .functor AND 1, v0x146074080_0, v0x146075ec0_0, C4<1>, C4<1>;
L_0x14607b5b0 .functor AND 1, L_0x14607b540, L_0x1460780e0, C4<1>, C4<1>;
L_0x14607b6e0 .functor OR 1, L_0x146078d60, L_0x1460792d0, C4<0>, C4<0>;
L_0x14607c4a0 .functor BUFZ 32, L_0x14607c090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14607c590 .functor BUFZ 32, L_0x14607c340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14607d500 .functor AND 1, v0x146076380_0, L_0x14607a2f0, C4<1>, C4<1>;
L_0x14607d570 .functor AND 1, L_0x14607d500, v0x146074080_0, C4<1>, C4<1>;
L_0x14607bdb0 .functor AND 1, L_0x14607d570, L_0x14607d750, C4<1>, C4<1>;
L_0x14607da30 .functor AND 1, v0x146074080_0, v0x146075ec0_0, C4<1>, C4<1>;
L_0x14607db80 .functor AND 1, L_0x14607da30, L_0x1460782b0, C4<1>, C4<1>;
L_0x14607d7f0 .functor OR 1, L_0x14607dc30, L_0x14607dcd0, C4<0>, C4<0>;
L_0x14607e080 .functor AND 1, L_0x14607d7f0, L_0x14607d8e0, C4<1>, C4<1>;
L_0x14607e0f0 .functor OR 1, L_0x146077990, L_0x14607e080, C4<0>, C4<0>;
L_0x14607eab0 .functor BUFZ 1, v0x146074080_0, C4<0>, C4<0>, C4<0>;
L_0x14607ebe0 .functor BUFZ 32, v0x146074110_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14606f350_0 .net *"_ivl_100", 31 0, L_0x146078ee0;  1 drivers
L_0x1480504d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14606f3e0_0 .net *"_ivl_103", 25 0, L_0x1480504d8;  1 drivers
L_0x148050520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14606f470_0 .net/2u *"_ivl_104", 31 0, L_0x148050520;  1 drivers
v0x14606f500_0 .net *"_ivl_106", 0 0, L_0x146078a50;  1 drivers
v0x14606f590_0 .net *"_ivl_109", 5 0, L_0x1460790d0;  1 drivers
L_0x148050568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14606f630_0 .net/2u *"_ivl_110", 5 0, L_0x148050568;  1 drivers
v0x14606f6e0_0 .net *"_ivl_112", 0 0, L_0x146078f80;  1 drivers
v0x14606f780_0 .net *"_ivl_116", 31 0, L_0x146079400;  1 drivers
L_0x1480505b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14606f830_0 .net *"_ivl_119", 25 0, L_0x1480505b0;  1 drivers
L_0x1480500a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x14606f940_0 .net/2u *"_ivl_12", 5 0, L_0x1480500a0;  1 drivers
L_0x1480505f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x14606f9f0_0 .net/2u *"_ivl_120", 31 0, L_0x1480505f8;  1 drivers
v0x14606faa0_0 .net *"_ivl_122", 0 0, L_0x146079170;  1 drivers
v0x14606fb40_0 .net *"_ivl_124", 31 0, L_0x146079610;  1 drivers
L_0x148050640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14606fbf0_0 .net *"_ivl_127", 25 0, L_0x148050640;  1 drivers
L_0x148050688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x14606fca0_0 .net/2u *"_ivl_128", 31 0, L_0x148050688;  1 drivers
v0x14606fd50_0 .net *"_ivl_130", 0 0, L_0x1460794a0;  1 drivers
v0x14606fdf0_0 .net *"_ivl_134", 31 0, L_0x146079980;  1 drivers
L_0x1480506d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14606ff80_0 .net *"_ivl_137", 25 0, L_0x1480506d0;  1 drivers
L_0x148050718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146070010_0 .net/2u *"_ivl_138", 31 0, L_0x148050718;  1 drivers
v0x1460700c0_0 .net *"_ivl_140", 0 0, L_0x1460796f0;  1 drivers
v0x146070160_0 .net *"_ivl_143", 5 0, L_0x146079d30;  1 drivers
L_0x148050760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x146070210_0 .net/2u *"_ivl_144", 5 0, L_0x148050760;  1 drivers
v0x1460702c0_0 .net *"_ivl_146", 0 0, L_0x146079c20;  1 drivers
v0x146070360_0 .net *"_ivl_149", 5 0, L_0x146079ff0;  1 drivers
L_0x1480507a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x146070410_0 .net/2u *"_ivl_150", 5 0, L_0x1480507a8;  1 drivers
v0x1460704c0_0 .net *"_ivl_152", 0 0, L_0x146079ed0;  1 drivers
v0x146070560_0 .net *"_ivl_155", 0 0, L_0x1460778b0;  1 drivers
v0x146070600_0 .net *"_ivl_159", 1 0, L_0x14607a360;  1 drivers
L_0x1480500e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1460706b0_0 .net/2u *"_ivl_16", 5 0, L_0x1480500e8;  1 drivers
L_0x1480507f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x146070760_0 .net/2u *"_ivl_160", 1 0, L_0x1480507f0;  1 drivers
v0x146070810_0 .net *"_ivl_162", 0 0, L_0x14607a090;  1 drivers
L_0x148050838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1460708b0_0 .net/2u *"_ivl_164", 5 0, L_0x148050838;  1 drivers
v0x146070960_0 .net *"_ivl_166", 0 0, L_0x14607a540;  1 drivers
v0x14606fe90_0 .net *"_ivl_169", 0 0, L_0x14607a400;  1 drivers
L_0x148050880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x146070bf0_0 .net/2u *"_ivl_170", 5 0, L_0x148050880;  1 drivers
v0x146070c80_0 .net *"_ivl_172", 0 0, L_0x14607a770;  1 drivers
v0x146070d10_0 .net *"_ivl_175", 0 0, L_0x14607a890;  1 drivers
L_0x1480508c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x146070da0_0 .net/2u *"_ivl_178", 5 0, L_0x1480508c8;  1 drivers
v0x146070e40_0 .net *"_ivl_180", 0 0, L_0x14607aa80;  1 drivers
L_0x148050910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x146070ee0_0 .net/2u *"_ivl_184", 5 0, L_0x148050910;  1 drivers
v0x146070f90_0 .net *"_ivl_186", 0 0, L_0x146078b50;  1 drivers
L_0x148050958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x146071030_0 .net/2u *"_ivl_194", 4 0, L_0x148050958;  1 drivers
v0x1460710e0_0 .net *"_ivl_197", 4 0, L_0x14607b170;  1 drivers
v0x146071190_0 .net *"_ivl_199", 4 0, L_0x14607b000;  1 drivers
v0x146071240_0 .net *"_ivl_20", 31 0, L_0x146077100;  1 drivers
v0x1460712f0_0 .net *"_ivl_200", 4 0, L_0x14607b0a0;  1 drivers
v0x1460713a0_0 .net *"_ivl_205", 0 0, L_0x14607b540;  1 drivers
v0x146071440_0 .net *"_ivl_209", 0 0, L_0x14607b6e0;  1 drivers
L_0x1480509a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1460714e0_0 .net/2u *"_ivl_210", 31 0, L_0x1480509a0;  1 drivers
v0x146071590_0 .net *"_ivl_212", 31 0, L_0x14607a6d0;  1 drivers
v0x146071640_0 .net *"_ivl_214", 31 0, L_0x14607b210;  1 drivers
v0x1460716f0_0 .net *"_ivl_216", 31 0, L_0x14607ba80;  1 drivers
v0x1460717a0_0 .net *"_ivl_218", 31 0, L_0x14607b940;  1 drivers
v0x146071850_0 .net *"_ivl_227", 0 0, L_0x14607d500;  1 drivers
v0x1460718f0_0 .net *"_ivl_229", 0 0, L_0x14607d570;  1 drivers
L_0x148050130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146071990_0 .net *"_ivl_23", 25 0, L_0x148050130;  1 drivers
v0x146071a40_0 .net *"_ivl_230", 31 0, L_0x14607d6b0;  1 drivers
L_0x148050ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146071af0_0 .net *"_ivl_233", 30 0, L_0x148050ac0;  1 drivers
L_0x148050b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x146071ba0_0 .net/2u *"_ivl_234", 31 0, L_0x148050b08;  1 drivers
v0x146071c50_0 .net *"_ivl_236", 0 0, L_0x14607d750;  1 drivers
L_0x148050178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x146071cf0_0 .net/2u *"_ivl_24", 31 0, L_0x148050178;  1 drivers
v0x146071da0_0 .net *"_ivl_241", 0 0, L_0x14607da30;  1 drivers
L_0x148050b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x146071e40_0 .net/2u *"_ivl_244", 5 0, L_0x148050b50;  1 drivers
L_0x148050b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x146071ef0_0 .net/2u *"_ivl_248", 5 0, L_0x148050b98;  1 drivers
v0x146071fa0_0 .net *"_ivl_255", 0 0, L_0x14607d8e0;  1 drivers
v0x146070a00_0 .net *"_ivl_257", 0 0, L_0x14607e080;  1 drivers
v0x146070aa0_0 .net *"_ivl_26", 0 0, L_0x1460772a0;  1 drivers
v0x146070b40_0 .net *"_ivl_261", 15 0, L_0x14607e520;  1 drivers
v0x146072030_0 .net *"_ivl_262", 17 0, L_0x14607ddb0;  1 drivers
L_0x148050c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1460720e0_0 .net *"_ivl_265", 1 0, L_0x148050c28;  1 drivers
v0x146072190_0 .net *"_ivl_268", 15 0, L_0x14607e7d0;  1 drivers
L_0x148050c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146072240_0 .net *"_ivl_270", 1 0, L_0x148050c70;  1 drivers
v0x1460722f0_0 .net *"_ivl_273", 0 0, L_0x14607e700;  1 drivers
L_0x148050cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1460723a0_0 .net/2u *"_ivl_274", 13 0, L_0x148050cb8;  1 drivers
L_0x148050d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x146072450_0 .net/2u *"_ivl_276", 13 0, L_0x148050d00;  1 drivers
v0x146072500_0 .net *"_ivl_278", 13 0, L_0x14607e870;  1 drivers
v0x1460725b0_0 .net *"_ivl_28", 31 0, L_0x1460773c0;  1 drivers
L_0x1480501c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146072660_0 .net *"_ivl_31", 25 0, L_0x1480501c0;  1 drivers
L_0x148050208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x146072710_0 .net/2u *"_ivl_32", 31 0, L_0x148050208;  1 drivers
v0x1460727c0_0 .net *"_ivl_34", 0 0, L_0x1460774b0;  1 drivers
v0x146072860_0 .net *"_ivl_4", 31 0, L_0x146076c60;  1 drivers
v0x146072910_0 .net *"_ivl_41", 2 0, L_0x146077790;  1 drivers
L_0x148050250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1460729c0_0 .net/2u *"_ivl_42", 2 0, L_0x148050250;  1 drivers
v0x146072a70_0 .net *"_ivl_47", 2 0, L_0x146077a70;  1 drivers
L_0x148050298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x146072b20_0 .net/2u *"_ivl_48", 2 0, L_0x148050298;  1 drivers
v0x146072bd0_0 .net *"_ivl_53", 0 0, L_0x146077c60;  1 drivers
v0x146072c70_0 .net *"_ivl_55", 0 0, L_0x146077b10;  1 drivers
v0x146072d10_0 .net *"_ivl_57", 0 0, L_0x146077de0;  1 drivers
v0x146072db0_0 .net *"_ivl_59", 0 0, L_0x146077f10;  1 drivers
v0x146072e50_0 .net *"_ivl_61", 0 0, L_0x146078030;  1 drivers
v0x146072ef0_0 .net *"_ivl_65", 2 0, L_0x1460781f0;  1 drivers
L_0x1480502e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x146072fa0_0 .net/2u *"_ivl_66", 2 0, L_0x1480502e0;  1 drivers
L_0x148050010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146073050_0 .net *"_ivl_7", 25 0, L_0x148050010;  1 drivers
v0x146073100_0 .net *"_ivl_70", 31 0, L_0x146078480;  1 drivers
L_0x148050328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1460731b0_0 .net *"_ivl_73", 25 0, L_0x148050328;  1 drivers
L_0x148050370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x146073260_0 .net/2u *"_ivl_74", 31 0, L_0x148050370;  1 drivers
v0x146073310_0 .net *"_ivl_76", 0 0, L_0x146078520;  1 drivers
v0x1460733b0_0 .net *"_ivl_78", 31 0, L_0x1460786e0;  1 drivers
L_0x148050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146073460_0 .net/2u *"_ivl_8", 31 0, L_0x148050058;  1 drivers
L_0x1480503b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146073510_0 .net *"_ivl_81", 25 0, L_0x1480503b8;  1 drivers
L_0x148050400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1460735c0_0 .net/2u *"_ivl_82", 31 0, L_0x148050400;  1 drivers
v0x146073670_0 .net *"_ivl_84", 0 0, L_0x146078780;  1 drivers
v0x146073710_0 .net *"_ivl_87", 0 0, L_0x146078640;  1 drivers
v0x1460737c0_0 .net *"_ivl_88", 31 0, L_0x146078950;  1 drivers
L_0x148050448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146073870_0 .net *"_ivl_91", 30 0, L_0x148050448;  1 drivers
L_0x148050490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x146073920_0 .net/2u *"_ivl_92", 31 0, L_0x148050490;  1 drivers
v0x1460739d0_0 .net *"_ivl_94", 0 0, L_0x1460788a0;  1 drivers
v0x146073a70_0 .net *"_ivl_97", 0 0, L_0x146078c70;  1 drivers
v0x146073b10_0 .net "active", 0 0, L_0x14607eab0;  alias, 1 drivers
v0x146073bb0_0 .net "alu_op1", 31 0, L_0x14607c4a0;  1 drivers
v0x146073c50_0 .net "alu_op2", 31 0, L_0x14607c590;  1 drivers
v0x146073cf0_0 .net "alui_instr", 0 0, L_0x146077b80;  1 drivers
v0x146073d90_0 .net "b_flag", 0 0, v0x14606ae70_0;  1 drivers
v0x146073e40_0 .net "b_imm", 17 0, L_0x14607e5e0;  1 drivers
v0x146073ed0_0 .net "b_offset", 31 0, L_0x14607e9d0;  1 drivers
v0x146073f60_0 .net "clk", 0 0, v0x146076270_0;  1 drivers
v0x146073ff0_0 .net "clk_enable", 0 0, v0x146076380_0;  1 drivers
v0x146074080_0 .var "cpu_active", 0 0;
v0x146074110_0 .var "curr_addr", 31 0;
v0x1460741a0_0 .var "data_address", 31 0;
v0x146074240_0 .net "data_read", 0 0, L_0x14607e0f0;  alias, 1 drivers
v0x1460742e0_0 .net "data_readdata", 31 0, v0x146076530_0;  1 drivers
v0x1460743c0_0 .net "data_write", 0 0, L_0x14607db80;  alias, 1 drivers
v0x146074460_0 .net "data_writedata", 31 0, v0x14606cfb0_0;  alias, 1 drivers
v0x146074500_0 .var "delay_slot", 31 0;
v0x1460745a0_0 .net "effective_addr", 31 0, v0x14606b230_0;  1 drivers
v0x146074640_0 .net "funct_code", 5 0, L_0x146076bc0;  1 drivers
v0x1460746f0_0 .net "hi_out", 31 0, v0x14606d370_0;  1 drivers
v0x1460747b0_0 .net "hl_reg_enable", 0 0, L_0x14607bdb0;  1 drivers
v0x146074880_0 .net "instr_address", 31 0, L_0x14607ebe0;  alias, 1 drivers
v0x146074920_0 .net "instr_opcode", 5 0, L_0x146076aa0;  1 drivers
v0x1460749c0_0 .net "instr_readdata", 31 0, v0x146076830_0;  1 drivers
v0x146074a90_0 .net "j_imm", 0 0, L_0x146079830;  1 drivers
v0x146074b30_0 .net "j_reg", 0 0, L_0x14607a200;  1 drivers
v0x146074bd0_0 .net "link_const", 0 0, L_0x146078d60;  1 drivers
v0x146074c70_0 .net "link_reg", 0 0, L_0x1460792d0;  1 drivers
v0x146074d10_0 .net "lo_out", 31 0, v0x14606daa0_0;  1 drivers
v0x146074db0_0 .net "load_data", 31 0, v0x14606c320_0;  1 drivers
v0x146074e60_0 .net "load_instr", 0 0, L_0x146077990;  1 drivers
v0x146074ef0_0 .net "lw", 0 0, L_0x146076eb0;  1 drivers
v0x146074f90_0 .net "mfhi", 0 0, L_0x14607a620;  1 drivers
v0x146075030_0 .net "mflo", 0 0, L_0x14607a940;  1 drivers
v0x1460750d0_0 .net "movefrom", 0 0, L_0x1460775f0;  1 drivers
v0x146075170_0 .net "muldiv", 0 0, L_0x14607a2f0;  1 drivers
v0x146075210_0 .var "next_delay_slot", 31 0;
v0x1460752c0_0 .net "partial_store", 0 0, L_0x14607d7f0;  1 drivers
v0x146075360_0 .net "r_format", 0 0, L_0x146076d90;  1 drivers
v0x146075400_0 .net "reg_a_read_data", 31 0, L_0x14607c090;  1 drivers
v0x1460754c0_0 .net "reg_a_read_index", 4 0, L_0x14607af20;  1 drivers
v0x146075570_0 .net "reg_b_read_data", 31 0, L_0x14607c340;  1 drivers
v0x146075600_0 .net "reg_b_read_index", 4 0, L_0x14607ab60;  1 drivers
v0x1460756c0_0 .net "reg_dst", 0 0, L_0x1460776e0;  1 drivers
v0x146075750_0 .net "reg_write", 0 0, L_0x1460780e0;  1 drivers
v0x1460757f0_0 .net "reg_write_data", 31 0, L_0x14607bd10;  1 drivers
v0x1460758b0_0 .net "reg_write_enable", 0 0, L_0x14607b5b0;  1 drivers
v0x146075960_0 .net "reg_write_index", 4 0, L_0x14607b3e0;  1 drivers
v0x146075a10_0 .net "register_v0", 31 0, L_0x14607c430;  alias, 1 drivers
v0x146075ac0_0 .net "reset", 0 0, v0x146076990_0;  1 drivers
v0x146075b50_0 .net "result", 31 0, v0x14606b680_0;  1 drivers
v0x146075c00_0 .net "result_hi", 31 0, v0x14606b020_0;  1 drivers
v0x146075cd0_0 .net "result_lo", 31 0, v0x14606b180_0;  1 drivers
v0x146075da0_0 .net "sb", 0 0, L_0x14607dc30;  1 drivers
v0x146075e30_0 .net "sh", 0 0, L_0x14607dcd0;  1 drivers
v0x146075ec0_0 .var "state", 0 0;
v0x146075f60_0 .net "store_instr", 0 0, L_0x1460782b0;  1 drivers
v0x146076000_0 .net "sw", 0 0, L_0x146077020;  1 drivers
E_0x146069c90/0 .event edge, v0x14606ae70_0, v0x146074500_0, v0x146073ed0_0, v0x146074a90_0;
E_0x146069c90/1 .event edge, v0x14606b0d0_0, v0x146074b30_0, v0x14606e760_0;
E_0x146069c90 .event/or E_0x146069c90/0, E_0x146069c90/1;
E_0x14606a5b0 .event edge, v0x14606cc90_0, v0x14606b230_0;
L_0x146076aa0 .part v0x146076830_0, 26, 6;
L_0x146076bc0 .part v0x146076830_0, 0, 6;
L_0x146076c60 .concat [ 6 26 0 0], L_0x146076aa0, L_0x148050010;
L_0x146076d90 .cmp/eq 32, L_0x146076c60, L_0x148050058;
L_0x146076eb0 .cmp/eq 6, L_0x146076aa0, L_0x1480500a0;
L_0x146077020 .cmp/eq 6, L_0x146076aa0, L_0x1480500e8;
L_0x146077100 .concat [ 6 26 0 0], L_0x146076aa0, L_0x148050130;
L_0x1460772a0 .cmp/eq 32, L_0x146077100, L_0x148050178;
L_0x1460773c0 .concat [ 6 26 0 0], L_0x146076aa0, L_0x1480501c0;
L_0x1460774b0 .cmp/eq 32, L_0x1460773c0, L_0x148050208;
L_0x146077790 .part L_0x146076aa0, 3, 3;
L_0x146077990 .cmp/eq 3, L_0x146077790, L_0x148050250;
L_0x146077a70 .part L_0x146076aa0, 3, 3;
L_0x146077b80 .cmp/eq 3, L_0x146077a70, L_0x148050298;
L_0x146077c60 .reduce/nor L_0x14607a2f0;
L_0x1460781f0 .part L_0x146076aa0, 3, 3;
L_0x1460782b0 .cmp/eq 3, L_0x1460781f0, L_0x1480502e0;
L_0x146078480 .concat [ 6 26 0 0], L_0x146076aa0, L_0x148050328;
L_0x146078520 .cmp/eq 32, L_0x146078480, L_0x148050370;
L_0x1460786e0 .concat [ 6 26 0 0], L_0x146076aa0, L_0x1480503b8;
L_0x146078780 .cmp/eq 32, L_0x1460786e0, L_0x148050400;
L_0x146078640 .part v0x146076830_0, 20, 1;
L_0x146078950 .concat [ 1 31 0 0], L_0x146078640, L_0x148050448;
L_0x1460788a0 .cmp/eq 32, L_0x146078950, L_0x148050490;
L_0x146078ee0 .concat [ 6 26 0 0], L_0x146076aa0, L_0x1480504d8;
L_0x146078a50 .cmp/eq 32, L_0x146078ee0, L_0x148050520;
L_0x1460790d0 .part v0x146076830_0, 0, 6;
L_0x146078f80 .cmp/eq 6, L_0x1460790d0, L_0x148050568;
L_0x146079400 .concat [ 6 26 0 0], L_0x146076aa0, L_0x1480505b0;
L_0x146079170 .cmp/eq 32, L_0x146079400, L_0x1480505f8;
L_0x146079610 .concat [ 6 26 0 0], L_0x146076aa0, L_0x148050640;
L_0x1460794a0 .cmp/eq 32, L_0x146079610, L_0x148050688;
L_0x146079980 .concat [ 6 26 0 0], L_0x146076aa0, L_0x1480506d0;
L_0x1460796f0 .cmp/eq 32, L_0x146079980, L_0x148050718;
L_0x146079d30 .part v0x146076830_0, 0, 6;
L_0x146079c20 .cmp/eq 6, L_0x146079d30, L_0x148050760;
L_0x146079ff0 .part v0x146076830_0, 0, 6;
L_0x146079ed0 .cmp/eq 6, L_0x146079ff0, L_0x1480507a8;
L_0x14607a360 .part L_0x146076bc0, 3, 2;
L_0x14607a090 .cmp/eq 2, L_0x14607a360, L_0x1480507f0;
L_0x14607a540 .cmp/eq 6, L_0x146076bc0, L_0x148050838;
L_0x14607a770 .cmp/eq 6, L_0x146076bc0, L_0x148050880;
L_0x14607aa80 .cmp/eq 6, L_0x146076bc0, L_0x1480508c8;
L_0x146078b50 .cmp/eq 6, L_0x146076bc0, L_0x148050910;
L_0x14607af20 .part v0x146076830_0, 21, 5;
L_0x14607ab60 .part v0x146076830_0, 16, 5;
L_0x14607b170 .part v0x146076830_0, 11, 5;
L_0x14607b000 .part v0x146076830_0, 16, 5;
L_0x14607b0a0 .functor MUXZ 5, L_0x14607b000, L_0x14607b170, L_0x1460776e0, C4<>;
L_0x14607b3e0 .functor MUXZ 5, L_0x14607b0a0, L_0x148050958, L_0x146078d60, C4<>;
L_0x14607a6d0 .arith/sum 32, v0x146074500_0, L_0x1480509a0;
L_0x14607b210 .functor MUXZ 32, v0x14606b680_0, v0x14606c320_0, L_0x146077990, C4<>;
L_0x14607ba80 .functor MUXZ 32, L_0x14607b210, v0x14606daa0_0, L_0x14607a940, C4<>;
L_0x14607b940 .functor MUXZ 32, L_0x14607ba80, v0x14606d370_0, L_0x14607a620, C4<>;
L_0x14607bd10 .functor MUXZ 32, L_0x14607b940, L_0x14607a6d0, L_0x14607b6e0, C4<>;
L_0x14607d6b0 .concat [ 1 31 0 0], v0x146075ec0_0, L_0x148050ac0;
L_0x14607d750 .cmp/eq 32, L_0x14607d6b0, L_0x148050b08;
L_0x14607dc30 .cmp/eq 6, L_0x146076aa0, L_0x148050b50;
L_0x14607dcd0 .cmp/eq 6, L_0x146076aa0, L_0x148050b98;
L_0x14607d8e0 .reduce/nor v0x146075ec0_0;
L_0x14607e520 .part v0x146076830_0, 0, 16;
L_0x14607ddb0 .concat [ 16 2 0 0], L_0x14607e520, L_0x148050c28;
L_0x14607e7d0 .part L_0x14607ddb0, 0, 16;
L_0x14607e5e0 .concat [ 2 16 0 0], L_0x148050c70, L_0x14607e7d0;
L_0x14607e700 .part L_0x14607e5e0, 17, 1;
L_0x14607e870 .functor MUXZ 14, L_0x148050d00, L_0x148050cb8, L_0x14607e700, C4<>;
L_0x14607e9d0 .concat [ 18 14 0 0], L_0x14607e5e0, L_0x14607e870;
S_0x14606a5e0 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x14606a220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x14606a940_0 .net *"_ivl_10", 15 0, L_0x14607ce90;  1 drivers
L_0x148050a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14606aa00_0 .net/2u *"_ivl_14", 15 0, L_0x148050a78;  1 drivers
v0x14606aab0_0 .net *"_ivl_17", 15 0, L_0x14607cfd0;  1 drivers
v0x14606ab70_0 .net *"_ivl_5", 0 0, L_0x14607c7e0;  1 drivers
v0x14606ac20_0 .net *"_ivl_6", 15 0, L_0x146079dd0;  1 drivers
v0x14606ad10_0 .net *"_ivl_9", 15 0, L_0x14607cb90;  1 drivers
v0x14606adc0_0 .net "addr_rt", 4 0, L_0x14607d240;  1 drivers
v0x14606ae70_0 .var "b_flag", 0 0;
v0x14606af10_0 .net "funct", 5 0, L_0x14607b7d0;  1 drivers
v0x14606b020_0 .var "hi", 31 0;
v0x14606b0d0_0 .net "instructionword", 31 0, v0x146076830_0;  alias, 1 drivers
v0x14606b180_0 .var "lo", 31 0;
v0x14606b230_0 .var "memaddroffset", 31 0;
v0x14606b2e0_0 .var "multresult", 63 0;
v0x14606b390_0 .net "op1", 31 0, L_0x14607c4a0;  alias, 1 drivers
v0x14606b440_0 .net "op2", 31 0, L_0x14607c590;  alias, 1 drivers
v0x14606b4f0_0 .net "opcode", 5 0, L_0x14607c740;  1 drivers
v0x14606b680_0 .var "result", 31 0;
v0x14606b710_0 .net "shamt", 4 0, L_0x14607d1a0;  1 drivers
v0x14606b7c0_0 .net/s "sign_op1", 31 0, L_0x14607c4a0;  alias, 1 drivers
v0x14606b880_0 .net/s "sign_op2", 31 0, L_0x14607c590;  alias, 1 drivers
v0x14606b910_0 .net "simmediatedata", 31 0, L_0x14607cf30;  1 drivers
v0x14606b9a0_0 .net "simmediatedatas", 31 0, L_0x14607cf30;  alias, 1 drivers
v0x14606ba30_0 .net "uimmediatedata", 31 0, L_0x14607d070;  1 drivers
v0x14606bac0_0 .net "unsign_op1", 31 0, L_0x14607c4a0;  alias, 1 drivers
v0x14606bb90_0 .net "unsign_op2", 31 0, L_0x14607c590;  alias, 1 drivers
v0x14606bc70_0 .var "unsigned_result", 31 0;
E_0x14606a8b0/0 .event edge, v0x14606b4f0_0, v0x14606af10_0, v0x14606b440_0, v0x14606b710_0;
E_0x14606a8b0/1 .event edge, v0x14606b390_0, v0x14606b2e0_0, v0x14606adc0_0, v0x14606b910_0;
E_0x14606a8b0/2 .event edge, v0x14606ba30_0, v0x14606bc70_0;
E_0x14606a8b0 .event/or E_0x14606a8b0/0, E_0x14606a8b0/1, E_0x14606a8b0/2;
L_0x14607c740 .part v0x146076830_0, 26, 6;
L_0x14607b7d0 .part v0x146076830_0, 0, 6;
L_0x14607c7e0 .part v0x146076830_0, 15, 1;
LS_0x146079dd0_0_0 .concat [ 1 1 1 1], L_0x14607c7e0, L_0x14607c7e0, L_0x14607c7e0, L_0x14607c7e0;
LS_0x146079dd0_0_4 .concat [ 1 1 1 1], L_0x14607c7e0, L_0x14607c7e0, L_0x14607c7e0, L_0x14607c7e0;
LS_0x146079dd0_0_8 .concat [ 1 1 1 1], L_0x14607c7e0, L_0x14607c7e0, L_0x14607c7e0, L_0x14607c7e0;
LS_0x146079dd0_0_12 .concat [ 1 1 1 1], L_0x14607c7e0, L_0x14607c7e0, L_0x14607c7e0, L_0x14607c7e0;
L_0x146079dd0 .concat [ 4 4 4 4], LS_0x146079dd0_0_0, LS_0x146079dd0_0_4, LS_0x146079dd0_0_8, LS_0x146079dd0_0_12;
L_0x14607cb90 .part v0x146076830_0, 0, 16;
L_0x14607ce90 .concat [ 16 0 0 0], L_0x14607cb90;
L_0x14607cf30 .concat [ 16 16 0 0], L_0x14607ce90, L_0x146079dd0;
L_0x14607cfd0 .part v0x146076830_0, 0, 16;
L_0x14607d070 .concat [ 16 16 0 0], L_0x14607cfd0, L_0x148050a78;
L_0x14607d1a0 .part v0x146076830_0, 6, 5;
L_0x14607d240 .part v0x146076830_0, 16, 5;
S_0x14606bdc0 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x14606a220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x14606c060_0 .net "address", 31 0, v0x14606b230_0;  alias, 1 drivers
v0x14606c110_0 .net "datafromMem", 31 0, v0x146076530_0;  alias, 1 drivers
v0x14606c1b0_0 .net "instr_word", 31 0, v0x146076830_0;  alias, 1 drivers
v0x14606c280_0 .net "opcode", 5 0, L_0x14607d340;  1 drivers
v0x14606c320_0 .var "out_transformed", 31 0;
v0x14606c410_0 .net "regword", 31 0, L_0x14607c340;  alias, 1 drivers
v0x14606c4c0_0 .net "whichbyte", 1 0, L_0x14607d3e0;  1 drivers
E_0x14606c000/0 .event edge, v0x14606c280_0, v0x14606c110_0, v0x14606c4c0_0, v0x14606b0d0_0;
E_0x14606c000/1 .event edge, v0x14606c410_0;
E_0x14606c000 .event/or E_0x14606c000/0, E_0x14606c000/1;
L_0x14607d340 .part v0x146076830_0, 26, 6;
L_0x14607d3e0 .part v0x14606b230_0, 0, 2;
S_0x14606c5f0 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x14606a220;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x14606c890_0 .net *"_ivl_1", 1 0, L_0x14607e2e0;  1 drivers
L_0x148050be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14606c950_0 .net *"_ivl_5", 0 0, L_0x148050be0;  1 drivers
v0x14606ca00_0 .net "bytenum", 2 0, L_0x14607df90;  1 drivers
v0x14606cac0_0 .net "dataword", 31 0, v0x146076530_0;  alias, 1 drivers
v0x14606cb80_0 .net "eff_addr", 31 0, v0x14606b230_0;  alias, 1 drivers
v0x14606cc90_0 .net "opcode", 5 0, L_0x146076aa0;  alias, 1 drivers
v0x14606cd20_0 .net "regbyte", 7 0, L_0x14607e3c0;  1 drivers
v0x14606cdd0_0 .net "reghalfword", 15 0, L_0x14607e460;  1 drivers
v0x14606ce80_0 .net "regword", 31 0, L_0x14607c340;  alias, 1 drivers
v0x14606cfb0_0 .var "storedata", 31 0;
E_0x14606c830/0 .event edge, v0x14606cc90_0, v0x14606c410_0, v0x14606ca00_0, v0x14606cd20_0;
E_0x14606c830/1 .event edge, v0x14606c110_0, v0x14606cdd0_0;
E_0x14606c830 .event/or E_0x14606c830/0, E_0x14606c830/1;
L_0x14607e2e0 .part v0x14606b230_0, 0, 2;
L_0x14607df90 .concat [ 2 1 0 0], L_0x14607e2e0, L_0x148050be0;
L_0x14607e3c0 .part L_0x14607c340, 0, 8;
L_0x14607e460 .part L_0x14607c340, 0, 16;
S_0x14606d080 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x14606a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14606d2c0_0 .net "clk", 0 0, v0x146076270_0;  alias, 1 drivers
v0x14606d370_0 .var "data", 31 0;
v0x14606d420_0 .net "data_in", 31 0, v0x14606b020_0;  alias, 1 drivers
v0x14606d4f0_0 .net "data_out", 31 0, v0x14606d370_0;  alias, 1 drivers
v0x14606d590_0 .net "enable", 0 0, L_0x14607bdb0;  alias, 1 drivers
v0x14606d670_0 .net "reset", 0 0, v0x146076990_0;  alias, 1 drivers
S_0x14606d790 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x14606a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x14606da10_0 .net "clk", 0 0, v0x146076270_0;  alias, 1 drivers
v0x14606daa0_0 .var "data", 31 0;
v0x14606db30_0 .net "data_in", 31 0, v0x14606b180_0;  alias, 1 drivers
v0x14606dc00_0 .net "data_out", 31 0, v0x14606daa0_0;  alias, 1 drivers
v0x14606dca0_0 .net "enable", 0 0, L_0x14607bdb0;  alias, 1 drivers
v0x14606dd70_0 .net "reset", 0 0, v0x146076990_0;  alias, 1 drivers
S_0x14606de80 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x14606a220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x14607c090 .functor BUFZ 32, L_0x14607bc20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14607c340 .functor BUFZ 32, L_0x14607c180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14606eb10_2 .array/port v0x14606eb10, 2;
L_0x14607c430 .functor BUFZ 32, v0x14606eb10_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14606e1b0_0 .net *"_ivl_0", 31 0, L_0x14607bc20;  1 drivers
v0x14606e270_0 .net *"_ivl_10", 6 0, L_0x14607c220;  1 drivers
L_0x148050a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14606e310_0 .net *"_ivl_13", 1 0, L_0x148050a30;  1 drivers
v0x14606e3b0_0 .net *"_ivl_2", 6 0, L_0x14607bf70;  1 drivers
L_0x1480509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14606e460_0 .net *"_ivl_5", 1 0, L_0x1480509e8;  1 drivers
v0x14606e550_0 .net *"_ivl_8", 31 0, L_0x14607c180;  1 drivers
v0x14606e600_0 .net "r_clk", 0 0, v0x146076270_0;  alias, 1 drivers
v0x14606e6d0_0 .net "r_clk_enable", 0 0, v0x146076380_0;  alias, 1 drivers
v0x14606e760_0 .net "read_data1", 31 0, L_0x14607c090;  alias, 1 drivers
v0x14606e870_0 .net "read_data2", 31 0, L_0x14607c340;  alias, 1 drivers
v0x14606e900_0 .net "read_reg1", 4 0, L_0x14607af20;  alias, 1 drivers
v0x14606e9b0_0 .net "read_reg2", 4 0, L_0x14607ab60;  alias, 1 drivers
v0x14606ea60_0 .net "register_v0", 31 0, L_0x14607c430;  alias, 1 drivers
v0x14606eb10 .array "registers", 0 31, 31 0;
v0x14606eeb0_0 .net "reset", 0 0, v0x146076990_0;  alias, 1 drivers
v0x14606ef80_0 .net "write_control", 0 0, L_0x14607b5b0;  alias, 1 drivers
v0x14606f010_0 .net "write_data", 31 0, L_0x14607bd10;  alias, 1 drivers
v0x14606f1a0_0 .net "write_reg", 4 0, L_0x14607b3e0;  alias, 1 drivers
L_0x14607bc20 .array/port v0x14606eb10, L_0x14607bf70;
L_0x14607bf70 .concat [ 5 2 0 0], L_0x14607af20, L_0x1480509e8;
L_0x14607c180 .array/port v0x14606eb10, L_0x14607c220;
L_0x14607c220 .concat [ 5 2 0 0], L_0x14607ab60, L_0x148050a30;
    .scope S_0x146033e00;
T_0 ;
    %wait E_0x14600ac20;
    %load/vec4 v0x1460695f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1460693e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x146069490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x146069540_0;
    %assign/vec4 v0x1460693e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14606de80;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x14606eb10, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x14606de80;
T_2 ;
    %wait E_0x146032fd0;
    %load/vec4 v0x14606eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14606e6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x14606ef80_0;
    %load/vec4 v0x14606f1a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14606f010_0;
    %load/vec4 v0x14606f1a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14606eb10, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14606a5e0;
T_3 ;
    %wait E_0x14606a8b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
    %load/vec4 v0x14606b4f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.0 ;
    %load/vec4 v0x14606af10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.46;
T_3.25 ;
    %load/vec4 v0x14606b880_0;
    %ix/getv 4, v0x14606b710_0;
    %shiftl 4;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.26 ;
    %load/vec4 v0x14606b880_0;
    %ix/getv 4, v0x14606b710_0;
    %shiftr 4;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.27 ;
    %load/vec4 v0x14606b880_0;
    %ix/getv 4, v0x14606b710_0;
    %shiftr/s 4;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.28 ;
    %load/vec4 v0x14606b880_0;
    %load/vec4 v0x14606bac0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.29 ;
    %load/vec4 v0x14606b880_0;
    %load/vec4 v0x14606bac0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.30 ;
    %load/vec4 v0x14606b880_0;
    %load/vec4 v0x14606bac0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.31 ;
    %load/vec4 v0x14606b7c0_0;
    %pad/s 64;
    %load/vec4 v0x14606b880_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x14606b2e0_0, 0, 64;
    %load/vec4 v0x14606b2e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14606b020_0, 0, 32;
    %load/vec4 v0x14606b2e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14606b180_0, 0, 32;
    %jmp T_3.46;
T_3.32 ;
    %load/vec4 v0x14606bac0_0;
    %pad/u 64;
    %load/vec4 v0x14606bb90_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x14606b2e0_0, 0, 64;
    %load/vec4 v0x14606b2e0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x14606b020_0, 0, 32;
    %load/vec4 v0x14606b2e0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x14606b180_0, 0, 32;
    %jmp T_3.46;
T_3.33 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b880_0;
    %mod/s;
    %store/vec4 v0x14606b020_0, 0, 32;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b880_0;
    %div/s;
    %store/vec4 v0x14606b180_0, 0, 32;
    %jmp T_3.46;
T_3.34 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606bb90_0;
    %mod;
    %store/vec4 v0x14606b020_0, 0, 32;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606bb90_0;
    %div;
    %store/vec4 v0x14606b180_0, 0, 32;
    %jmp T_3.46;
T_3.35 ;
    %load/vec4 v0x14606b390_0;
    %store/vec4 v0x14606b020_0, 0, 32;
    %jmp T_3.46;
T_3.36 ;
    %load/vec4 v0x14606b390_0;
    %store/vec4 v0x14606b180_0, 0, 32;
    %jmp T_3.46;
T_3.37 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b880_0;
    %add;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.38 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606bb90_0;
    %add;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.39 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606bb90_0;
    %sub;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.40 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606bb90_0;
    %and;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.41 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606bb90_0;
    %or;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.42 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606bb90_0;
    %xor;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.43 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606bb90_0;
    %or;
    %inv;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.44 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b880_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606bb90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.50, 8;
T_3.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.50, 8;
 ; End of false expr.
    %blend;
T_3.50;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.46;
T_3.46 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.1 ;
    %load/vec4 v0x14606adc0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x14606b7c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
T_3.57 ;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x14606b7c0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
T_3.59 ;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x14606b7c0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
T_3.61 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x14606b7c0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
T_3.63 ;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.2 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b880_0;
    %cmp/e;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
T_3.65 ;
    %jmp T_3.24;
T_3.3 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b440_0;
    %cmp/ne;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
T_3.67 ;
    %jmp T_3.24;
T_3.4 ;
    %load/vec4 v0x14606b7c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
T_3.69 ;
    %jmp T_3.24;
T_3.5 ;
    %load/vec4 v0x14606b7c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
    %jmp T_3.71;
T_3.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14606ae70_0, 0, 1;
T_3.71 ;
    %jmp T_3.24;
T_3.6 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.24;
T_3.7 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.24;
T_3.8 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.24;
T_3.9 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606b9a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.75, 8;
T_3.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.75, 8;
 ; End of false expr.
    %blend;
T_3.75;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.24;
T_3.10 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606ba30_0;
    %and;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.24;
T_3.11 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606ba30_0;
    %or;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.24;
T_3.12 ;
    %load/vec4 v0x14606bac0_0;
    %load/vec4 v0x14606ba30_0;
    %xor;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x14606ba30_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14606bc70_0, 0, 32;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606b230_0, 0, 32;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606b230_0, 0, 32;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606b230_0, 0, 32;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606b230_0, 0, 32;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606b230_0, 0, 32;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606b230_0, 0, 32;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606b230_0, 0, 32;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606b230_0, 0, 32;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606b230_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x14606b7c0_0;
    %load/vec4 v0x14606b910_0;
    %add;
    %store/vec4 v0x14606b230_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %load/vec4 v0x14606bc70_0;
    %store/vec4 v0x14606b680_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14606bdc0;
T_4 ;
    %wait E_0x14606c000;
    %load/vec4 v0x14606c280_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x14606c4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x14606c4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x14606c4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14606c110_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x14606c110_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x14606c4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14606c110_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14606c110_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x14606c1b0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x14606c4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x14606c410_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x14606c410_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x14606c410_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x14606c4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c410_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606c410_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x14606c110_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14606c410_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606c320_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x14606d790;
T_5 ;
    %wait E_0x146032fd0;
    %load/vec4 v0x14606dd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14606daa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14606dca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x14606db30_0;
    %assign/vec4 v0x14606daa0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14606d080;
T_6 ;
    %wait E_0x146032fd0;
    %load/vec4 v0x14606d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14606d370_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14606d590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x14606d420_0;
    %assign/vec4 v0x14606d370_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14606c5f0;
T_7 ;
    %wait E_0x14606c830;
    %load/vec4 v0x14606cc90_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14606ce80_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14606cfb0_0, 4, 8;
    %load/vec4 v0x14606ce80_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14606cfb0_0, 4, 8;
    %load/vec4 v0x14606ce80_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14606cfb0_0, 4, 8;
    %load/vec4 v0x14606ce80_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14606cfb0_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14606cc90_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x14606ca00_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x14606cd20_0;
    %load/vec4 v0x14606cac0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606cfb0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x14606cac0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x14606cd20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606cac0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x14606cfb0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x14606cac0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14606cd20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606cac0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606cfb0_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x14606cac0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x14606cd20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606cfb0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x14606cc90_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x14606ca00_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x14606cdd0_0;
    %load/vec4 v0x14606cac0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606cfb0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x14606cac0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x14606cdd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14606cfb0_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x14606a220;
T_8 ;
    %wait E_0x14606a5b0;
    %load/vec4 v0x146074920_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1460745a0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1460741a0_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x14606a220;
T_9 ;
    %wait E_0x146069c90;
    %load/vec4 v0x146073d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x146074500_0;
    %load/vec4 v0x146073ed0_0;
    %add;
    %store/vec4 v0x146075210_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x146074a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x146074500_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1460749c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x146075210_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x146074b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x146075400_0;
    %store/vec4 v0x146075210_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x146074500_0;
    %addi 4, 0, 32;
    %store/vec4 v0x146075210_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14606a220;
T_10 ;
    %wait E_0x146032fd0;
    %load/vec4 v0x146073ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x146075ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x146074110_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x146074500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146074080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146075ec0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x146074080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x146075ec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146075ec0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x146075ec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146075ec0_0, 0;
    %load/vec4 v0x146074500_0;
    %assign/vec4 v0x146074110_0, 0;
    %load/vec4 v0x146075210_0;
    %assign/vec4 v0x146074500_0, 0;
    %load/vec4 v0x146074110_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146074080_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x146033f70;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146076270_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x146076270_0;
    %inv;
    %store/vec4 v0x146076270_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x146033f70;
T_12 ;
    %fork t_1, S_0x146069750;
    %jmp t_0;
    .scope S_0x146069750;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146076990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146076380_0, 0, 1;
    %wait E_0x146032fd0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146076990_0, 0, 1;
    %wait E_0x146032fd0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x146069a90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x146076530_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x146069cf0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x146069f00_0, 0, 5;
    %load/vec4 v0x146069a90_0;
    %store/vec4 v0x14606a010_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x146069b50_0, 0, 16;
    %load/vec4 v0x146069cf0_0;
    %load/vec4 v0x146069f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606a010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146069b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146069c00_0, 0, 32;
    %load/vec4 v0x146069c00_0;
    %store/vec4 v0x146076830_0, 0, 32;
    %load/vec4 v0x146076530_0;
    %load/vec4 v0x146069a90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x146076530_0, 0, 32;
    %wait E_0x146032fd0;
    %delay 2, 0;
    %load/vec4 v0x1460765c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x1460764a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x146069a90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x146069a90_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x146069a90_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x146069cf0_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x1460699e0_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x146069a90_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x14606a0c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x146069f00_0, 0, 5;
    %load/vec4 v0x146069a90_0;
    %store/vec4 v0x14606a010_0, 0, 5;
    %load/vec4 v0x146069a90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x146069e50_0, 0, 5;
    %load/vec4 v0x146069cf0_0;
    %load/vec4 v0x146069f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606a010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146069e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606a0c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1460699e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146069da0_0, 0, 32;
    %load/vec4 v0x146069da0_0;
    %store/vec4 v0x146076830_0, 0, 32;
    %wait E_0x146032fd0;
    %delay 2, 0;
    %load/vec4 v0x146069a90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x146069a90_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x146069a90_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x14606a170_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x146069cf0_0, 0, 6;
    %load/vec4 v0x146069a90_0;
    %addi 15, 0, 5;
    %store/vec4 v0x146069f00_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x14606a010_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x146069b50_0, 0, 16;
    %load/vec4 v0x146069cf0_0;
    %load/vec4 v0x146069f00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14606a010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146069b50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146069c00_0, 0, 32;
    %load/vec4 v0x146069c00_0;
    %store/vec4 v0x146076830_0, 0, 32;
    %wait E_0x146032fd0;
    %delay 2, 0;
    %load/vec4 v0x14606a170_0;
    %load/vec4 v0x146069a90_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x14606a170_0, 0, 32;
    %load/vec4 v0x14606a170_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x146069a90_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x146069920_0, 0, 32;
    %load/vec4 v0x1460768c0_0;
    %load/vec4 v0x146069920_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x146069920_0, v0x1460768c0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x146069a90_0;
    %addi 1, 0, 5;
    %store/vec4 v0x146069a90_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x146033f70;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/srl_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
