var F2837xD__clb_8h =
[
    [ "CLB_COUNT_RESET_BITS", "structCLB__COUNT__RESET__BITS.html", "structCLB__COUNT__RESET__BITS" ],
    [ "CLB_COUNT_RESET_REG", "unionCLB__COUNT__RESET__REG.html", "unionCLB__COUNT__RESET__REG" ],
    [ "CLB_COUNT_MODE_1_BITS", "structCLB__COUNT__MODE__1__BITS.html", "structCLB__COUNT__MODE__1__BITS" ],
    [ "CLB_COUNT_MODE_1_REG", "unionCLB__COUNT__MODE__1__REG.html", "unionCLB__COUNT__MODE__1__REG" ],
    [ "CLB_COUNT_MODE_0_BITS", "structCLB__COUNT__MODE__0__BITS.html", "structCLB__COUNT__MODE__0__BITS" ],
    [ "CLB_COUNT_MODE_0_REG", "unionCLB__COUNT__MODE__0__REG.html", "unionCLB__COUNT__MODE__0__REG" ],
    [ "CLB_COUNT_EVENT_BITS", "structCLB__COUNT__EVENT__BITS.html", "structCLB__COUNT__EVENT__BITS" ],
    [ "CLB_COUNT_EVENT_REG", "unionCLB__COUNT__EVENT__REG.html", "unionCLB__COUNT__EVENT__REG" ],
    [ "CLB_FSM_EXTRA_IN0_BITS", "structCLB__FSM__EXTRA__IN0__BITS.html", "structCLB__FSM__EXTRA__IN0__BITS" ],
    [ "CLB_FSM_EXTRA_IN0_REG", "unionCLB__FSM__EXTRA__IN0__REG.html", "unionCLB__FSM__EXTRA__IN0__REG" ],
    [ "CLB_FSM_EXTERNAL_IN0_BITS", "structCLB__FSM__EXTERNAL__IN0__BITS.html", "structCLB__FSM__EXTERNAL__IN0__BITS" ],
    [ "CLB_FSM_EXTERNAL_IN0_REG", "unionCLB__FSM__EXTERNAL__IN0__REG.html", "unionCLB__FSM__EXTERNAL__IN0__REG" ],
    [ "CLB_FSM_EXTERNAL_IN1_BITS", "structCLB__FSM__EXTERNAL__IN1__BITS.html", "structCLB__FSM__EXTERNAL__IN1__BITS" ],
    [ "CLB_FSM_EXTERNAL_IN1_REG", "unionCLB__FSM__EXTERNAL__IN1__REG.html", "unionCLB__FSM__EXTERNAL__IN1__REG" ],
    [ "CLB_FSM_EXTRA_IN1_BITS", "structCLB__FSM__EXTRA__IN1__BITS.html", "structCLB__FSM__EXTRA__IN1__BITS" ],
    [ "CLB_FSM_EXTRA_IN1_REG", "unionCLB__FSM__EXTRA__IN1__REG.html", "unionCLB__FSM__EXTRA__IN1__REG" ],
    [ "CLB_LUT4_IN0_BITS", "structCLB__LUT4__IN0__BITS.html", "structCLB__LUT4__IN0__BITS" ],
    [ "CLB_LUT4_IN0_REG", "unionCLB__LUT4__IN0__REG.html", "unionCLB__LUT4__IN0__REG" ],
    [ "CLB_LUT4_IN1_BITS", "structCLB__LUT4__IN1__BITS.html", "structCLB__LUT4__IN1__BITS" ],
    [ "CLB_LUT4_IN1_REG", "unionCLB__LUT4__IN1__REG.html", "unionCLB__LUT4__IN1__REG" ],
    [ "CLB_LUT4_IN2_BITS", "structCLB__LUT4__IN2__BITS.html", "structCLB__LUT4__IN2__BITS" ],
    [ "CLB_LUT4_IN2_REG", "unionCLB__LUT4__IN2__REG.html", "unionCLB__LUT4__IN2__REG" ],
    [ "CLB_LUT4_IN3_BITS", "structCLB__LUT4__IN3__BITS.html", "structCLB__LUT4__IN3__BITS" ],
    [ "CLB_LUT4_IN3_REG", "unionCLB__LUT4__IN3__REG.html", "unionCLB__LUT4__IN3__REG" ],
    [ "CLB_FSM_LUT_FN1_0_BITS", "structCLB__FSM__LUT__FN1__0__BITS.html", "structCLB__FSM__LUT__FN1__0__BITS" ],
    [ "CLB_FSM_LUT_FN1_0_REG", "unionCLB__FSM__LUT__FN1__0__REG.html", "unionCLB__FSM__LUT__FN1__0__REG" ],
    [ "CLB_FSM_LUT_FN2_BITS", "structCLB__FSM__LUT__FN2__BITS.html", "structCLB__FSM__LUT__FN2__BITS" ],
    [ "CLB_FSM_LUT_FN2_REG", "unionCLB__FSM__LUT__FN2__REG.html", "unionCLB__FSM__LUT__FN2__REG" ],
    [ "CLB_LUT4_FN1_0_BITS", "structCLB__LUT4__FN1__0__BITS.html", "structCLB__LUT4__FN1__0__BITS" ],
    [ "CLB_LUT4_FN1_0_REG", "unionCLB__LUT4__FN1__0__REG.html", "unionCLB__LUT4__FN1__0__REG" ],
    [ "CLB_LUT4_FN2_BITS", "structCLB__LUT4__FN2__BITS.html", "structCLB__LUT4__FN2__BITS" ],
    [ "CLB_LUT4_FN2_REG", "unionCLB__LUT4__FN2__REG.html", "unionCLB__LUT4__FN2__REG" ],
    [ "CLB_FSM_NEXT_STATE_0_BITS", "structCLB__FSM__NEXT__STATE__0__BITS.html", "structCLB__FSM__NEXT__STATE__0__BITS" ],
    [ "CLB_FSM_NEXT_STATE_0_REG", "unionCLB__FSM__NEXT__STATE__0__REG.html", "unionCLB__FSM__NEXT__STATE__0__REG" ],
    [ "CLB_FSM_NEXT_STATE_1_BITS", "structCLB__FSM__NEXT__STATE__1__BITS.html", "structCLB__FSM__NEXT__STATE__1__BITS" ],
    [ "CLB_FSM_NEXT_STATE_1_REG", "unionCLB__FSM__NEXT__STATE__1__REG.html", "unionCLB__FSM__NEXT__STATE__1__REG" ],
    [ "CLB_FSM_NEXT_STATE_2_BITS", "structCLB__FSM__NEXT__STATE__2__BITS.html", "structCLB__FSM__NEXT__STATE__2__BITS" ],
    [ "CLB_FSM_NEXT_STATE_2_REG", "unionCLB__FSM__NEXT__STATE__2__REG.html", "unionCLB__FSM__NEXT__STATE__2__REG" ],
    [ "CLB_MISC_CONTROL_BITS", "structCLB__MISC__CONTROL__BITS.html", "structCLB__MISC__CONTROL__BITS" ],
    [ "CLB_MISC_CONTROL_REG", "unionCLB__MISC__CONTROL__REG.html", "unionCLB__MISC__CONTROL__REG" ],
    [ "CLB_OUTPUT_LUT_0_BITS", "structCLB__OUTPUT__LUT__0__BITS.html", "structCLB__OUTPUT__LUT__0__BITS" ],
    [ "CLB_OUTPUT_LUT_0_REG", "unionCLB__OUTPUT__LUT__0__REG.html", "unionCLB__OUTPUT__LUT__0__REG" ],
    [ "CLB_OUTPUT_LUT_1_BITS", "structCLB__OUTPUT__LUT__1__BITS.html", "structCLB__OUTPUT__LUT__1__BITS" ],
    [ "CLB_OUTPUT_LUT_1_REG", "unionCLB__OUTPUT__LUT__1__REG.html", "unionCLB__OUTPUT__LUT__1__REG" ],
    [ "CLB_OUTPUT_LUT_2_BITS", "structCLB__OUTPUT__LUT__2__BITS.html", "structCLB__OUTPUT__LUT__2__BITS" ],
    [ "CLB_OUTPUT_LUT_2_REG", "unionCLB__OUTPUT__LUT__2__REG.html", "unionCLB__OUTPUT__LUT__2__REG" ],
    [ "CLB_OUTPUT_LUT_3_BITS", "structCLB__OUTPUT__LUT__3__BITS.html", "structCLB__OUTPUT__LUT__3__BITS" ],
    [ "CLB_OUTPUT_LUT_3_REG", "unionCLB__OUTPUT__LUT__3__REG.html", "unionCLB__OUTPUT__LUT__3__REG" ],
    [ "CLB_OUTPUT_LUT_4_BITS", "structCLB__OUTPUT__LUT__4__BITS.html", "structCLB__OUTPUT__LUT__4__BITS" ],
    [ "CLB_OUTPUT_LUT_4_REG", "unionCLB__OUTPUT__LUT__4__REG.html", "unionCLB__OUTPUT__LUT__4__REG" ],
    [ "CLB_OUTPUT_LUT_5_BITS", "structCLB__OUTPUT__LUT__5__BITS.html", "structCLB__OUTPUT__LUT__5__BITS" ],
    [ "CLB_OUTPUT_LUT_5_REG", "unionCLB__OUTPUT__LUT__5__REG.html", "unionCLB__OUTPUT__LUT__5__REG" ],
    [ "CLB_OUTPUT_LUT_6_BITS", "structCLB__OUTPUT__LUT__6__BITS.html", "structCLB__OUTPUT__LUT__6__BITS" ],
    [ "CLB_OUTPUT_LUT_6_REG", "unionCLB__OUTPUT__LUT__6__REG.html", "unionCLB__OUTPUT__LUT__6__REG" ],
    [ "CLB_OUTPUT_LUT_7_BITS", "structCLB__OUTPUT__LUT__7__BITS.html", "structCLB__OUTPUT__LUT__7__BITS" ],
    [ "CLB_OUTPUT_LUT_7_REG", "unionCLB__OUTPUT__LUT__7__REG.html", "unionCLB__OUTPUT__LUT__7__REG" ],
    [ "CLB_HLC_EVENT_SEL_BITS", "structCLB__HLC__EVENT__SEL__BITS.html", "structCLB__HLC__EVENT__SEL__BITS" ],
    [ "CLB_HLC_EVENT_SEL_REG", "unionCLB__HLC__EVENT__SEL__REG.html", "unionCLB__HLC__EVENT__SEL__REG" ],
    [ "CLB_LOGIC_CONFIG_REGS", "structCLB__LOGIC__CONFIG__REGS.html", "structCLB__LOGIC__CONFIG__REGS" ],
    [ "CLB_LOAD_EN_BITS", "structCLB__LOAD__EN__BITS.html", "structCLB__LOAD__EN__BITS" ],
    [ "CLB_LOAD_EN_REG", "unionCLB__LOAD__EN__REG.html", "unionCLB__LOAD__EN__REG" ],
    [ "CLB_LOAD_ADDR_BITS", "structCLB__LOAD__ADDR__BITS.html", "structCLB__LOAD__ADDR__BITS" ],
    [ "CLB_LOAD_ADDR_REG", "unionCLB__LOAD__ADDR__REG.html", "unionCLB__LOAD__ADDR__REG" ],
    [ "CLB_INPUT_FILTER_BITS", "structCLB__INPUT__FILTER__BITS.html", "structCLB__INPUT__FILTER__BITS" ],
    [ "CLB_INPUT_FILTER_REG", "unionCLB__INPUT__FILTER__REG.html", "unionCLB__INPUT__FILTER__REG" ],
    [ "CLB_IN_MUX_SEL_0_BITS", "structCLB__IN__MUX__SEL__0__BITS.html", "structCLB__IN__MUX__SEL__0__BITS" ],
    [ "CLB_IN_MUX_SEL_0_REG", "unionCLB__IN__MUX__SEL__0__REG.html", "unionCLB__IN__MUX__SEL__0__REG" ],
    [ "CLB_LCL_MUX_SEL_1_BITS", "structCLB__LCL__MUX__SEL__1__BITS.html", "structCLB__LCL__MUX__SEL__1__BITS" ],
    [ "CLB_LCL_MUX_SEL_1_REG", "unionCLB__LCL__MUX__SEL__1__REG.html", "unionCLB__LCL__MUX__SEL__1__REG" ],
    [ "CLB_LCL_MUX_SEL_2_BITS", "structCLB__LCL__MUX__SEL__2__BITS.html", "structCLB__LCL__MUX__SEL__2__BITS" ],
    [ "CLB_LCL_MUX_SEL_2_REG", "unionCLB__LCL__MUX__SEL__2__REG.html", "unionCLB__LCL__MUX__SEL__2__REG" ],
    [ "CLB_BUF_PTR_BITS", "structCLB__BUF__PTR__BITS.html", "structCLB__BUF__PTR__BITS" ],
    [ "CLB_BUF_PTR_REG", "unionCLB__BUF__PTR__REG.html", "unionCLB__BUF__PTR__REG" ],
    [ "CLB_GP_REG_BITS", "structCLB__GP__REG__BITS.html", "structCLB__GP__REG__BITS" ],
    [ "CLB_GP_REG_REG", "unionCLB__GP__REG__REG.html", "unionCLB__GP__REG__REG" ],
    [ "CLB_GLBL_MUX_SEL_1_BITS", "structCLB__GLBL__MUX__SEL__1__BITS.html", "structCLB__GLBL__MUX__SEL__1__BITS" ],
    [ "CLB_GLBL_MUX_SEL_1_REG", "unionCLB__GLBL__MUX__SEL__1__REG.html", "unionCLB__GLBL__MUX__SEL__1__REG" ],
    [ "CLB_GLBL_MUX_SEL_2_BITS", "structCLB__GLBL__MUX__SEL__2__BITS.html", "structCLB__GLBL__MUX__SEL__2__BITS" ],
    [ "CLB_GLBL_MUX_SEL_2_REG", "unionCLB__GLBL__MUX__SEL__2__REG.html", "unionCLB__GLBL__MUX__SEL__2__REG" ],
    [ "CLB_INTR_TAG_REG_BITS", "structCLB__INTR__TAG__REG__BITS.html", "structCLB__INTR__TAG__REG__BITS" ],
    [ "CLB_INTR_TAG_REG_REG", "unionCLB__INTR__TAG__REG__REG.html", "unionCLB__INTR__TAG__REG__REG" ],
    [ "CLB_LOCK_BITS", "structCLB__LOCK__BITS.html", "structCLB__LOCK__BITS" ],
    [ "CLB_LOCK_REG", "unionCLB__LOCK__REG.html", "unionCLB__LOCK__REG" ],
    [ "CLB_DBG_OUT_BITS", "structCLB__DBG__OUT__BITS.html", "structCLB__DBG__OUT__BITS" ],
    [ "CLB_DBG_OUT_REG", "unionCLB__DBG__OUT__REG.html", "unionCLB__DBG__OUT__REG" ],
    [ "CLB_LOGIC_CONTROL_REGS", "structCLB__LOGIC__CONTROL__REGS.html", "structCLB__LOGIC__CONTROL__REGS" ],
    [ "CLB_DATA_EXCHANGE_REGS", "structCLB__DATA__EXCHANGE__REGS.html", "structCLB__DATA__EXCHANGE__REGS" ]
];