`timescale 1ns / 1ps

module n_cyclepulse_tb;
reg clk,rst;
reg pulse_in;
wire pulse_out;

n_cyclepulse dut(
             .clk(clk),
             .rst(rst),
             .pulse_in(pulse_in),
             .pulse_out(pulse_out));

always #5 clk=~clk;
initial begin
clk=0;
rst=0;
pulse_in=0;

#20
rst = 1;

#20
pulse_in = 1'b1;
#10
pulse_in = 1'b0;

#50

#20
pulse_in = 1'b1;
#20
pulse_in = 1'b0;
 
#100
$stop;
end
endmodule
