entity sram_wrapper is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:sram_wrapper' in file '././icp/user/src/SRAM.vhd' on line 7, column 1.
        : A previously analyzed unit is being replaced.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:sram_wrapper-rtl' depends on overwritten unit 'default:sram_wrapper'.
        : A unit is considered out-of-date when a unit that it depends on is re-analyzed.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'sram_wrapper' in library 'default' with newly read VHDL entity 'sram_wrapper' in the same library in file '././icp/user/src/SRAM.vhd' on line 7.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
    input [13:0] A_input,
              |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 5, column 15.
    input [7:0] X_reg1,        // Input 8*8bit elemments per row of the input matrix 
             |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 6, column 14.
    input [7:0] X_reg1,        // Input 8*8bit elemments per row of the input matrix 
                              |
Error   : Looks like a Verilog file. [VHDLPT-789] [read_hdl]
        : in file '././icp/user/src/ALU.v' on line 6, column 31.
    input [7:0] X_reg2,
             |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 7, column 14.
    input [7:0] X_reg3,  
             |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 8, column 14.
    input [7:0] X_reg4,
             |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 9, column 14.
    output X_shift,            // sychronized the input resgister in the buffer. 
                              |
Error   : Looks like a Verilog file. [VHDLPT-789] [read_hdl]
        : in file '././icp/user/src/ALU.v' on line 12, column 31.
    output [17:0] MU1,     // output result for each mul-sum product seperately
              |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Base of based literal must be at least two and at most sixteen in file '././icp/user/src/ALU.v' on line 13, column 15.
    output [17:0] MU1,     // output result for each mul-sum product seperately
               |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 13, column 16.
    output [17:0] MU1,     // output result for each mul-sum product seperately
                          |
Error   : Looks like a Verilog file. [VHDLPT-789] [read_hdl]
        : in file '././icp/user/src/ALU.v' on line 13, column 27.
    output [17:0] MU2,
              |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Base of based literal must be at least two and at most sixteen in file '././icp/user/src/ALU.v' on line 14, column 15.
    output [17:0] MU2,
               |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 14, column 16.
    output [17:0] MU3,
              |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Base of based literal must be at least two and at most sixteen in file '././icp/user/src/ALU.v' on line 15, column 15.
    output [17:0] MU3,
               |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 15, column 16.
    output [17:0] MU4,
              |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Base of based literal must be at least two and at most sixteen in file '././icp/user/src/ALU.v' on line 16, column 15.
    output [17:0] MU4,
               |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 16, column 16.
    output [3:0] rom_addr,     // Read coe from the ROM to the ALU, calculate the address to indicate the coe that the ROM need.     
              |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 17, column 15.
    output [3:0] rom_addr,     // Read coe from the ROM to the ALU, calculate the address to indicate the coe that the ROM need.     
                              |
Error   : Looks like a Verilog file. [VHDLPT-789] [read_hdl]
        : in file '././icp/user/src/ALU.v' on line 17, column 31.
    // Reg for the mul op counter. 
   |
Error   : Looks like a Verilog file. [VHDLPT-789] [read_hdl]
        : in file '././icp/user/src/ALU.v' on line 21, column 4.
    reg [4:0] counter, counter_next;
           |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 22, column 12.
    assign rom_addr  = counter_next[4:1];
                                      |
Error   : Lexical error. [VHDLPT-660] [read_hdl]
        : Bad character ']' in based literal in file '././icp/user/src/ALU.v' on line 23, column 39.
Info    : Design unit not stored. [VHDLPT-506]
        : .
module controller(
|
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : library unit requires ENTITY, ARCHITECTURE, PACKAGE, or CONFIGURATION, read <identifier> module in file '././icp/user/src/controller.v' on line 1, column 1.
Info    : Design unit not stored. [VHDLPT-506]
        : .
module A_rom(
|
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : library unit requires ENTITY, ARCHITECTURE, PACKAGE, or CONFIGURATION, read <identifier> module in file '././icp/user/src/A_rom.v' on line 1, column 1.
Info    : Design unit not stored. [VHDLPT-506]
        : .
module wb(
|
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : library unit requires ENTITY, ARCHITECTURE, PACKAGE, or CONFIGURATION, read <identifier> module in file '././icp/user/src/wb.v' on line 1, column 1.
Info    : Design unit not stored. [VHDLPT-506]
        : .
module X_buffer(
|
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : library unit requires ENTITY, ARCHITECTURE, PACKAGE, or CONFIGURATION, read <identifier> module in file '././icp/user/src/X_buffer.v' on line 1, column 1.
Info    : Design unit not stored. [VHDLPT-506]
        : .
module logic_top(
|
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : library unit requires ENTITY, ARCHITECTURE, PACKAGE, or CONFIGURATION, read <identifier> module in file '././icp/user/src/top/logic_top.v' on line 1, column 1.
Info    : Design unit not stored. [VHDLPT-506]
        : .
module top_top(
|
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : library unit requires ENTITY, ARCHITECTURE, PACKAGE, or CONFIGURATION, read <identifier> module in file '././icp/user/src/top/top_top.v' on line 1, column 1.
Info    : Design unit not stored. [VHDLPT-506]
        : .
Info    : Error summary. [VHDLPT-508]
        : 27 errors and 2 warnings reported.
