create_project -force -part xcu200-fsgd2104-2-e fpga
add_files -fileset sources_1 defines.v ../rtl/fpga_au200.v ../rtl/fpga_core.v ../rtl/debounce_switch.v ../rtl/sync_signal.v ../rtl/common/mqnic_core_pcie_us.v ../rtl/common/mqnic_core_pcie.v ../rtl/common/mqnic_core.v ../rtl/common/mqnic_dram_if.v ../rtl/common/mqnic_interface.v ../rtl/common/mqnic_interface_tx.v ../rtl/common/mqnic_interface_rx.v ../rtl/common/mqnic_port.v ../rtl/common/mqnic_port_tx.v ../rtl/common/mqnic_port_rx.v ../rtl/common/mqnic_egress.v ../rtl/common/mqnic_ingress.v ../rtl/common/mqnic_l2_egress.v ../rtl/common/mqnic_l2_ingress.v ../rtl/common/mqnic_rx_queue_map.v ../rtl/common/mqnic_ptp.v ../rtl/common/mqnic_ptp_clock.v ../rtl/common/mqnic_ptp_perout.v ../rtl/common/mqnic_rb_clk_info.v ../rtl/common/mqnic_port_map_mac_axis.v ../rtl/common/cpl_write.v ../rtl/common/cpl_op_mux.v ../rtl/common/desc_fetch.v ../rtl/common/desc_op_mux.v ../rtl/common/queue_manager.v ../rtl/common/cpl_queue_manager.v ../rtl/common/tx_fifo.v ../rtl/common/rx_fifo.v ../rtl/common/tx_req_mux.v ../rtl/common/tx_engine.v ../rtl/common/rx_engine.v ../rtl/common/tx_checksum.v ../rtl/common/rx_hash.v ../rtl/common/rx_checksum.v ../rtl/common/rb_drp.v ../rtl/common/cmac_gty_wrapper.v ../rtl/common/cmac_gty_ch_wrapper.v ../rtl/common/stats_counter.v ../rtl/common/stats_collect.v ../rtl/common/stats_pcie_if.v ../rtl/common/stats_pcie_tlp.v ../rtl/common/stats_dma_if_pcie.v ../rtl/common/stats_dma_latency.v ../rtl/common/mqnic_tx_scheduler_block_rr.v ../rtl/common/tx_scheduler_rr.v ../rtl/common/cmac_pad.v ../rtl/common/mac_ts_insert.v ../lib/eth/rtl/ptp_td_phc.v ../lib/eth/rtl/ptp_td_leaf.v ../lib/eth/rtl/ptp_perout.v ../lib/axi/rtl/axil_cdc.v ../lib/axi/rtl/axil_cdc_rd.v ../lib/axi/rtl/axil_cdc_wr.v ../lib/axi/rtl/axil_interconnect.v ../lib/axi/rtl/axil_crossbar.v ../lib/axi/rtl/axil_crossbar_addr.v ../lib/axi/rtl/axil_crossbar_rd.v ../lib/axi/rtl/axil_crossbar_wr.v ../lib/axi/rtl/axil_reg_if.v ../lib/axi/rtl/axil_reg_if_rd.v ../lib/axi/rtl/axil_reg_if_wr.v ../lib/axi/rtl/axil_register_rd.v ../lib/axi/rtl/axil_register_wr.v ../lib/axi/rtl/arbiter.v ../lib/axi/rtl/priority_encoder.v ../lib/axis/rtl/axis_adapter.v ../lib/axis/rtl/axis_arb_mux.v ../lib/axis/rtl/axis_async_fifo.v ../lib/axis/rtl/axis_async_fifo_adapter.v ../lib/axis/rtl/axis_demux.v ../lib/axis/rtl/axis_fifo.v ../lib/axis/rtl/axis_fifo_adapter.v ../lib/axis/rtl/axis_pipeline_fifo.v ../lib/axis/rtl/axis_register.v ../lib/axis/rtl/sync_reset.v ../lib/pcie/rtl/pcie_axil_master.v ../lib/pcie/rtl/pcie_tlp_demux.v ../lib/pcie/rtl/pcie_tlp_demux_bar.v ../lib/pcie/rtl/pcie_tlp_mux.v ../lib/pcie/rtl/pcie_tlp_fifo.v ../lib/pcie/rtl/pcie_tlp_fifo_raw.v ../lib/pcie/rtl/pcie_msix.v ../lib/pcie/rtl/irq_rate_limit.v ../lib/pcie/rtl/dma_if_pcie.v ../lib/pcie/rtl/dma_if_pcie_rd.v ../lib/pcie/rtl/dma_if_pcie_wr.v ../lib/pcie/rtl/dma_if_mux.v ../lib/pcie/rtl/dma_if_mux_rd.v ../lib/pcie/rtl/dma_if_mux_wr.v ../lib/pcie/rtl/dma_if_desc_mux.v ../lib/pcie/rtl/dma_ram_demux_rd.v ../lib/pcie/rtl/dma_ram_demux_wr.v ../lib/pcie/rtl/dma_psdpram.v ../lib/pcie/rtl/dma_client_axis_sink.v ../lib/pcie/rtl/dma_client_axis_source.v ../lib/pcie/rtl/pcie_us_if.v ../lib/pcie/rtl/pcie_us_if_rc.v ../lib/pcie/rtl/pcie_us_if_rq.v ../lib/pcie/rtl/pcie_us_if_cc.v ../lib/pcie/rtl/pcie_us_if_cq.v ../lib/pcie/rtl/pcie_us_cfg.v ../lib/pcie/rtl/pulse_merge.v
set_property top fpga [current_fileset]
add_files -fileset constrs_1 ../fpga_au200.xdc ../placement_au200.xdc ../cfgmclk.xdc ../boot.xdc ../lib/axi/syn/vivado/axil_cdc.tcl ../lib/axis/syn/vivado/axis_async_fifo.tcl ../lib/axis/syn/vivado/sync_reset.tcl ../lib/eth/syn/vivado/ptp_td_leaf.tcl ../../../../common/syn/vivado/mqnic_port.tcl ../../../../common/syn/vivado/mqnic_ptp_clock.tcl ../../../../common/syn/vivado/mqnic_rb_clk_info.tcl ../../../../common/syn/vivado/rb_drp.tcl ../../../../common/syn/vivado/cmac_gty_wrapper.tcl ../../../../common/syn/vivado/cmac_gty_ch_wrapper.tcl
source ../ip/pcie4_uscale_plus_0.tcl
source ../ip/cmac_usplus.tcl
source ../ip/cmac_gty.tcl
source ../ip/cms.tcl
source ./config.tcl
