{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 02 12:54:34 2017 " "Info: Processing started: Thu Nov 02 12:54:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test3 -c test3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test3 -c test3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk50m " "Info: Assuming node \"clk50m\" is an undefined clock" {  } { { "test3.bdf" "" { Schematic "H:/Quartus/test3/test3.bdf" { { 96 112 280 112 "clk50m" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk50m" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "frequencies:inst\|clk_1 " "Info: Detected ripple clock \"frequencies:inst\|clk_1\" as buffer" {  } { { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 5 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "frequencies:inst\|clk_1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk50m register frequencies:inst\|time\[25\] register frequencies:inst\|time\[23\] 169.78 MHz 5.89 ns Internal " "Info: Clock \"clk50m\" has Internal fmax of 169.78 MHz between source register \"frequencies:inst\|time\[25\]\" and destination register \"frequencies:inst\|time\[23\]\" (period= 5.89 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.627 ns + Longest register register " "Info: + Longest register to register delay is 5.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns frequencies:inst\|time\[25\] 1 REG LCFF_X9_Y3_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y3_N13; Fanout = 3; REG Node = 'frequencies:inst\|time\[25\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { frequencies:inst|time[25] } "NODE_NAME" } } { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.366 ns) 1.515 ns frequencies:inst\|Equal1~119 2 COMB LCCOMB_X10_Y2_N28 1 " "Info: 2: + IC(1.149 ns) + CELL(0.366 ns) = 1.515 ns; Loc. = LCCOMB_X10_Y2_N28; Fanout = 1; COMB Node = 'frequencies:inst\|Equal1~119'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { frequencies:inst|time[25] frequencies:inst|Equal1~119 } "NODE_NAME" } } { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 2.505 ns frequencies:inst\|Equal1~120 3 COMB LCCOMB_X10_Y2_N30 1 " "Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 2.505 ns; Loc. = LCCOMB_X10_Y2_N30; Fanout = 1; COMB Node = 'frequencies:inst\|Equal1~120'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { frequencies:inst|Equal1~119 frequencies:inst|Equal1~120 } "NODE_NAME" } } { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.206 ns) 3.837 ns frequencies:inst\|Equal1~121 4 COMB LCCOMB_X10_Y3_N0 13 " "Info: 4: + IC(1.126 ns) + CELL(0.206 ns) = 3.837 ns; Loc. = LCCOMB_X10_Y3_N0; Fanout = 13; COMB Node = 'frequencies:inst\|Equal1~121'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { frequencies:inst|Equal1~120 frequencies:inst|Equal1~121 } "NODE_NAME" } } { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.589 ns) 5.519 ns frequencies:inst\|time~450 5 COMB LCCOMB_X9_Y2_N12 1 " "Info: 5: + IC(1.093 ns) + CELL(0.589 ns) = 5.519 ns; Loc. = LCCOMB_X9_Y2_N12; Fanout = 1; COMB Node = 'frequencies:inst\|time~450'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { frequencies:inst|Equal1~121 frequencies:inst|time~450 } "NODE_NAME" } } { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.627 ns frequencies:inst\|time\[23\] 6 REG LCFF_X9_Y2_N13 4 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.627 ns; Loc. = LCFF_X9_Y2_N13; Fanout = 4; REG Node = 'frequencies:inst\|time\[23\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { frequencies:inst|time~450 frequencies:inst|time[23] } "NODE_NAME" } } { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.893 ns ( 33.64 % ) " "Info: Total cell delay = 1.893 ns ( 33.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.734 ns ( 66.36 % ) " "Info: Total interconnect delay = 3.734 ns ( 66.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.627 ns" { frequencies:inst|time[25] frequencies:inst|Equal1~119 frequencies:inst|Equal1~120 frequencies:inst|Equal1~121 frequencies:inst|time~450 frequencies:inst|time[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.627 ns" { frequencies:inst|time[25] {} frequencies:inst|Equal1~119 {} frequencies:inst|Equal1~120 {} frequencies:inst|Equal1~121 {} frequencies:inst|time~450 {} frequencies:inst|time[23] {} } { 0.000ns 1.149ns 0.366ns 1.126ns 1.093ns 0.000ns } { 0.000ns 0.366ns 0.624ns 0.206ns 0.589ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50m destination 2.872 ns + Shortest register " "Info: + Shortest clock path from clock \"clk50m\" to destination register is 2.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk50m 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk50m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50m } "NODE_NAME" } } { "test3.bdf" "" { Schematic "H:/Quartus/test3/test3.bdf" { { 96 112 280 112 "clk50m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk50m~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk50m~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk50m clk50m~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "H:/Quartus/test3/test3.bdf" { { 96 112 280 112 "clk50m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 2.872 ns frequencies:inst\|time\[23\] 3 REG LCFF_X9_Y2_N13 4 " "Info: 3: + IC(0.927 ns) + CELL(0.666 ns) = 2.872 ns; Loc. = LCFF_X9_Y2_N13; Fanout = 4; REG Node = 'frequencies:inst\|time\[23\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk50m~clkctrl frequencies:inst|time[23] } "NODE_NAME" } } { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.88 % ) " "Info: Total cell delay = 1.806 ns ( 62.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 37.12 % ) " "Info: Total interconnect delay = 1.066 ns ( 37.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { clk50m clk50m~clkctrl frequencies:inst|time[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.872 ns" { clk50m {} clk50m~combout {} clk50m~clkctrl {} frequencies:inst|time[23] {} } { 0.000ns 0.000ns 0.139ns 0.927ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50m source 2.871 ns - Longest register " "Info: - Longest clock path from clock \"clk50m\" to source register is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk50m 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk50m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50m } "NODE_NAME" } } { "test3.bdf" "" { Schematic "H:/Quartus/test3/test3.bdf" { { 96 112 280 112 "clk50m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk50m~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clk50m~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk50m clk50m~clkctrl } "NODE_NAME" } } { "test3.bdf" "" { Schematic "H:/Quartus/test3/test3.bdf" { { 96 112 280 112 "clk50m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.666 ns) 2.871 ns frequencies:inst\|time\[25\] 3 REG LCFF_X9_Y3_N13 3 " "Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 2.871 ns; Loc. = LCFF_X9_Y3_N13; Fanout = 3; REG Node = 'frequencies:inst\|time\[25\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk50m~clkctrl frequencies:inst|time[25] } "NODE_NAME" } } { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.90 % ) " "Info: Total cell delay = 1.806 ns ( 62.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.065 ns ( 37.10 % ) " "Info: Total interconnect delay = 1.065 ns ( 37.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk50m clk50m~clkctrl frequencies:inst|time[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk50m {} clk50m~combout {} clk50m~clkctrl {} frequencies:inst|time[25] {} } { 0.000ns 0.000ns 0.139ns 0.926ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { clk50m clk50m~clkctrl frequencies:inst|time[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.872 ns" { clk50m {} clk50m~combout {} clk50m~clkctrl {} frequencies:inst|time[23] {} } { 0.000ns 0.000ns 0.139ns 0.927ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk50m clk50m~clkctrl frequencies:inst|time[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk50m {} clk50m~combout {} clk50m~clkctrl {} frequencies:inst|time[25] {} } { 0.000ns 0.000ns 0.139ns 0.926ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.627 ns" { frequencies:inst|time[25] frequencies:inst|Equal1~119 frequencies:inst|Equal1~120 frequencies:inst|Equal1~121 frequencies:inst|time~450 frequencies:inst|time[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.627 ns" { frequencies:inst|time[25] {} frequencies:inst|Equal1~119 {} frequencies:inst|Equal1~120 {} frequencies:inst|Equal1~121 {} frequencies:inst|time~450 {} frequencies:inst|time[23] {} } { 0.000ns 1.149ns 0.366ns 1.126ns 1.093ns 0.000ns } { 0.000ns 0.366ns 0.624ns 0.206ns 0.589ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { clk50m clk50m~clkctrl frequencies:inst|time[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.872 ns" { clk50m {} clk50m~combout {} clk50m~clkctrl {} frequencies:inst|time[23] {} } { 0.000ns 0.000ns 0.139ns 0.927ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk50m clk50m~clkctrl frequencies:inst|time[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk50m {} clk50m~combout {} clk50m~clkctrl {} frequencies:inst|time[25] {} } { 0.000ns 0.000ns 0.139ns 0.926ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk50m led\[1\] led:inst1\|light\[1\] 14.007 ns register " "Info: tco from clock \"clk50m\" to destination pin \"led\[1\]\" through register \"led:inst1\|light\[1\]\" is 14.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk50m source 7.926 ns + Longest register " "Info: + Longest clock path from clock \"clk50m\" to source register is 7.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk50m 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk50m'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk50m } "NODE_NAME" } } { "test3.bdf" "" { Schematic "H:/Quartus/test3/test3.bdf" { { 96 112 280 112 "clk50m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.970 ns) 4.034 ns frequencies:inst\|clk_1 2 REG LCFF_X9_Y2_N29 1 " "Info: 2: + IC(1.924 ns) + CELL(0.970 ns) = 4.034 ns; Loc. = LCFF_X9_Y2_N29; Fanout = 1; REG Node = 'frequencies:inst\|clk_1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { clk50m frequencies:inst|clk_1 } "NODE_NAME" } } { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.355 ns) + CELL(0.000 ns) 6.389 ns frequencies:inst\|clk_1~clkctrl 3 COMB CLKCTRL_G3 8 " "Info: 3: + IC(2.355 ns) + CELL(0.000 ns) = 6.389 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'frequencies:inst\|clk_1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { frequencies:inst|clk_1 frequencies:inst|clk_1~clkctrl } "NODE_NAME" } } { "frequencies.vhd" "" { Text "H:/Quartus/test3/frequencies.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 7.926 ns led:inst1\|light\[1\] 4 REG LCFF_X3_Y9_N19 3 " "Info: 4: + IC(0.871 ns) + CELL(0.666 ns) = 7.926 ns; Loc. = LCFF_X3_Y9_N19; Fanout = 3; REG Node = 'led:inst1\|light\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { frequencies:inst|clk_1~clkctrl led:inst1|light[1] } "NODE_NAME" } } { "led.vhd" "" { Text "H:/Quartus/test3/led.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 35.02 % ) " "Info: Total cell delay = 2.776 ns ( 35.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.150 ns ( 64.98 % ) " "Info: Total interconnect delay = 5.150 ns ( 64.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.926 ns" { clk50m frequencies:inst|clk_1 frequencies:inst|clk_1~clkctrl led:inst1|light[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.926 ns" { clk50m {} clk50m~combout {} frequencies:inst|clk_1 {} frequencies:inst|clk_1~clkctrl {} led:inst1|light[1] {} } { 0.000ns 0.000ns 1.924ns 2.355ns 0.871ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led.vhd" "" { Text "H:/Quartus/test3/led.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.777 ns + Longest register pin " "Info: + Longest register to pin delay is 5.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led:inst1\|light\[1\] 1 REG LCFF_X3_Y9_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y9_N19; Fanout = 3; REG Node = 'led:inst1\|light\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { led:inst1|light[1] } "NODE_NAME" } } { "led.vhd" "" { Text "H:/Quartus/test3/led.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.501 ns) + CELL(3.276 ns) 5.777 ns led\[1\] 2 PIN PIN_193 0 " "Info: 2: + IC(2.501 ns) + CELL(3.276 ns) = 5.777 ns; Loc. = PIN_193; Fanout = 0; PIN Node = 'led\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { led:inst1|light[1] led[1] } "NODE_NAME" } } { "test3.bdf" "" { Schematic "H:/Quartus/test3/test3.bdf" { { 88 592 768 104 "led\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.276 ns ( 56.71 % ) " "Info: Total cell delay = 3.276 ns ( 56.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.501 ns ( 43.29 % ) " "Info: Total interconnect delay = 2.501 ns ( 43.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { led:inst1|light[1] led[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { led:inst1|light[1] {} led[1] {} } { 0.000ns 2.501ns } { 0.000ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.926 ns" { clk50m frequencies:inst|clk_1 frequencies:inst|clk_1~clkctrl led:inst1|light[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.926 ns" { clk50m {} clk50m~combout {} frequencies:inst|clk_1 {} frequencies:inst|clk_1~clkctrl {} led:inst1|light[1] {} } { 0.000ns 0.000ns 1.924ns 2.355ns 0.871ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.777 ns" { led:inst1|light[1] led[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.777 ns" { led:inst1|light[1] {} led[1] {} } { 0.000ns 2.501ns } { 0.000ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Allocated 190 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 12:54:34 2017 " "Info: Processing ended: Thu Nov 02 12:54:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
