{"vcs1":{"timestamp_begin":1769491218.798606558, "rt":6.16, "ut":5.85, "st":0.18}}
{"vcselab":{"timestamp_begin":1769491225.008733500, "rt":0.32, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1769491225.368692516, "rt":0.23, "ut":0.17, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769491218.544376772}
{"VCS_COMP_START_TIME": 1769491218.544376772}
{"VCS_COMP_END_TIME": 1769491225.646177164}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350196}}
{"vcselab": {"peak_mem": 173708}}
