/*---------------[ changes ]------------------------*/
//Modifying in order to remove EEPROM usage
//Modifying to add MSP430 support
/*------------------------------------------------------------------------------
'                     CC1101 MSP430 Library
'                     ----------------------
'
'  module contains helper code from ‚àèther people. Many thanks for that.
'-----------------------------------------------------------------------------*/
#include <string.h>
#include "CC1101_MSP430.h"
#include "myuart.h"
#include <stdint.h>
#include "driverlib.h"

#include "FreeRTOS.h"
#include "config.h"

extern uint8_t nodeAddr;

//-------------------[global default settings 868 Mhz]-------------------
static const uint8_t CC1101_GFSK_1_2_kb[] = {
    0x07, // IOCFG2        GDO2 Output Pin Configuration
    0x2E, // IOCFG1        GDO1 Output Pin Configuration
    0x80, // IOCFG0        GDO0 Output Pin Configuration
    0x07, // FIFOTHR       RX FIFO and TX FIFO Thresholds
    0x57, // SYNC1         Sync Word, High Byte
    0x43, // SYNC0         Sync Word, Low Byte
    0x3E, // PKTLEN        Packet Length
    0x0E, // PKTCTRL1      Packet Automation Control
    0x45, // PKTCTRL0      Packet Automation Control
    0xFF, // ADDR          Device Address
    0x00, // CHANNR        Channel Number
    0x08, // FSCTRL1       Frequency Synthesizer Control
    0x00, // FSCTRL0       Frequency Synthesizer Control
    0x21, // FREQ2         Frequency Control Word, High Byte
    0x65, // FREQ1         Frequency Control Word, Middle Byte
    0x6A, // FREQ0         Frequency Control Word, Low Byte
    0xF5, // MDMCFG4       Modem Configuration
    0x83, // MDMCFG3       Modem Configuration
    0x13, // MDMCFG2       Modem Configuration
    0xA0, // MDMCFG1       Modem Configuration
    0xF8, // MDMCFG0       Modem Configuration
    // 0x15, // DEVIATN       Modem Deviation Setting
    (1 << 5 & NODEADDR), // DEVIATN       Modem Deviation Setting
    0x07,                // MCSM2         Main Radio Control State Machine Configuration
    0x0C,                // MCSM1         Main Radio Control State Machine Configuration
    0x18,                // MCSM0         Main Radio Control State Machine Configuration
    0x16,                // FOCCFG        Frequency Offset Compensation Configuration
    0x6C,                // BSCFG         Bit Synchronization Configuration
    0x03,                // AGCCTRL2      AGC Control
    0x40,                // AGCCTRL1      AGC Control
    0x91,                // AGCCTRL0      AGC Control
    0x02,                // WOREVT1       High Byte Event0 Timeout
    0x26,                // WOREVT0       Low Byte Event0 Timeout
    0x09,                // WORCTRL       Wake On Radio Control
    0x56,                // FREND1        Front End RX Configuration
    0x17,                // FREND0        Front End TX Configuration
    0xA9,                // FSCAL3        Frequency Synthesizer Calibration
    0x0A,                // FSCAL2        Frequency Synthesizer Calibration
    0x00,                // FSCAL1        Frequency Synthesizer Calibration
    0x11,                // FSCAL0        Frequency Synthesizer Calibration
    0x41,                // RCCTRL1       RC Oscillator Configuration
    0x00,                // RCCTRL0       RC Oscillator Configuration
    0x59,                // FSTEST        Frequency Synthesizer Calibration Control,
    0x7F,                // PTEST         Production Test
    0x3F,                // AGCTEST       AGC Test
    0x81,                // TEST2         Various Test Settings
    0x3F,                // TEST1         Various Test Settings
    0x0B                 // TEST0         Various Test Settings
};

static const uint8_t CC1101_GFSK_38_4_kb[] = {
    0x07, // IOCFG2        GDO2 Output Pin Configuration
    0x2E, // IOCFG1        GDO1 Output Pin Configuration
    0x80, // IOCFG0        GDO0 Output Pin Configuration
    0x07, // FIFOTHR       RX FIFO and TX FIFO Thresholds
    0x57, // SYNC1         Sync Word, High Byte
    0x43, // SYNC0         Sync Word, Low Byte
    0x3E, // PKTLEN        Packet Length
    0x0E, // PKTCTRL1      Packet Automation Control
    0x45, // PKTCTRL0      Packet Automation Control
    0xFF, // ADDR          Device Address
    0x00, // CHANNR        Channel Number
    0x06, // FSCTRL1       Frequency Synthesizer Control
    0x00, // FSCTRL0       Frequency Synthesizer Control
    0x21, // FREQ2         Frequency Control Word, High Byte
    0x65, // FREQ1         Frequency Control Word, Middle Byte
    0x6A, // FREQ0         Frequency Control Word, Low Byte
    0xCA, // MDMCFG4       Modem Configuration
    0x83, // MDMCFG3       Modem Configuration
    0x13, // MDMCFG2       Modem Configuration
    0xA0, // MDMCFG1       Modem Configuration
    0xF8, // MDMCFG0       Modem Configuration
    0x34, // DEVIATN       Modem Deviation Setting
    0x07, // MCSM2         Main Radio Control State Machine Configuration
    0x0C, // MCSM1         Main Radio Control State Machine Configuration
    0x18, // MCSM0         Main Radio Control State Machine Configuration
    0x16, // FOCCFG        Frequency Offset Compensation Configuration
    0x6C, // BSCFG         Bit Synchronization Configuration
    0x43, // AGCCTRL2      AGC Control
    0x40, // AGCCTRL1      AGC Control
    0x91, // AGCCTRL0      AGC Control
    0x02, // WOREVT1       High Byte Event0 Timeout
    0x26, // WOREVT0       Low Byte Event0 Timeout
    0x09, // WORCTRL       Wake On Radio Control
    0x56, // FREND1        Front End RX Configuration
    0x17, // FREND0        Front End TX Configuration
    0xA9, // FSCAL3        Frequency Synthesizer Calibration
    0x0A, // FSCAL2        Frequency Synthesizer Calibration
    0x00, // FSCAL1        Frequency Synthesizer Calibration
    0x11, // FSCAL0        Frequency Synthesizer Calibration
    0x41, // RCCTRL1       RC Oscillator Configuration
    0x00, // RCCTRL0       RC Oscillator Configuration
    0x59, // FSTEST        Frequency Synthesizer Calibration Control,
    0x7F, // PTEST         Production Test
    0x3F, // AGCTEST       AGC Test
    0x81, // TEST2         Various Test Settings
    0x3F, // TEST1         Various Test Settings
    0x0B  // TEST0         Various Test Settings
};

static const uint8_t CC1101_GFSK_100_kb[] = {
    0x07, // IOCFG2        GDO2 Output Pin Configuration
    0x2E, // IOCFG1        GDO1 Output Pin Configuration
    0x80, // IOCFG0        GDO0 Output Pin Configuration
    0x07, // FIFOTHR       RX FIFO and TX FIFO Thresholds
    0x57, // SYNC1         Sync Word, High Byte
    0x43, // SYNC0         Sync Word, Low Byte
    0x3E, // PKTLEN        Packet Length
    0x0E, // PKTCTRL1      Packet Automation Control
    0x45, // PKTCTRL0      Packet Automation Control
    0xFF, // ADDR          Device Address
    0x00, // CHANNR        Channel Number
    0x08, // FSCTRL1       Frequency Synthesizer Control
    0x00, // FSCTRL0       Frequency Synthesizer Control
    0x21, // FREQ2         Frequency Control Word, High Byte
    0x65, // FREQ1         Frequency Control Word, Middle Byte
    0x6A, // FREQ0         Frequency Control Word, Low Byte
    0x5B, // MDMCFG4       Modem Configuration
    0xF8, // MDMCFG3       Modem Configuration
    0x13, // MDMCFG2       Modem Configuration
    0xA0, // MDMCFG1       Modem Configuration
    0xF8, // MDMCFG0       Modem Configuration
    0x47, // DEVIATN       Modem Deviation Setting
    0x07, // MCSM2         Main Radio Control State Machine Configuration
    0x0C, // MCSM1         Main Radio Control State Machine Configuration
    0x18, // MCSM0         Main Radio Control State Machine Configuration
    0x1D, // FOCCFG        Frequency Offset Compensation Configuration
    0x1C, // BSCFG         Bit Synchronization Configuration
    0xC7, // AGCCTRL2      AGC Control
    0x00, // AGCCTRL1      AGC Control
    0xB2, // AGCCTRL0      AGC Control
    0x02, // WOREVT1       High Byte Event0 Timeout
    0x26, // WOREVT0       Low Byte Event0 Timeout
    0x09, // WORCTRL       Wake On Radio Control
    0xB6, // FREND1        Front End RX Configuration
    0x17, // FREND0        Front End TX Configuration
    0xEA, // FSCAL3        Frequency Synthesizer Calibration
    0x0A, // FSCAL2        Frequency Synthesizer Calibration
    0x00, // FSCAL1        Frequency Synthesizer Calibration
    0x11, // FSCAL0        Frequency Synthesizer Calibration
    0x41, // RCCTRL1       RC Oscillator Configuration
    0x00, // RCCTRL0       RC Oscillator Configuration
    0x59, // FSTEST        Frequency Synthesizer Calibration Control,
    0x7F, // PTEST         Production Test
    0x3F, // AGCTEST       AGC Test
    0x81, // TEST2         Various Test Settings
    0x3F, // TEST1         Various Test Settings
    0x0B  // TEST0         Various Test Settings
};

static const uint8_t CC1101_MSK_250_kb[] = {
    0x07, // IOCFG2        GDO2 Output Pin Configuration
    0x2E, // IOCFG1        GDO1 Output Pin Configuration
    0x80, // IOCFG0        GDO0 Output Pin Configuration
    0x07, // FIFOTHR       RX FIFO and TX FIFO Thresholds
    0x57, // SYNC1         Sync Word, High Byte
    0x43, // SYNC0         Sync Word, Low Byte
    0x3E, // PKTLEN        Packet Length
    0x0E, // PKTCTRL1      Packet Automation Control
    0x45, // PKTCTRL0      Packet Automation Control
    0xFF, // ADDR          Device Address
    0x00, // CHANNR        Channel Number
    0x0B, // FSCTRL1       Frequency Synthesizer Control
    0x00, // FSCTRL0       Frequency Synthesizer Control
    0x21, // FREQ2         Frequency Control Word, High Byte
    0x65, // FREQ1         Frequency Control Word, Middle Byte
    0x6A, // FREQ0         Frequency Control Word, Low Byte
    0x2D, // MDMCFG4       Modem Configuration
    0x3B, // MDMCFG3       Modem Configuration
    0x73, // MDMCFG2       Modem Configuration
    0xA0, // MDMCFG1       Modem Configuration
    0xF8, // MDMCFG0       Modem Configuration
    0x00, // DEVIATN       Modem Deviation Setting
    0x07, // MCSM2         Main Radio Control State Machine Configuration
    0x0C, // MCSM1         Main Radio Control State Machine Configuration
    0x18, // MCSM0         Main Radio Control State Machine Configuration
    0x1D, // FOCCFG        Frequency Offset Compensation Configuration
    0x1C, // BSCFG         Bit Synchronization Configuration
    0xC7, // AGCCTRL2      AGC Control
    0x00, // AGCCTRL1      AGC Control
    0xB2, // AGCCTRL0      AGC Control
    0x02, // WOREVT1       High Byte Event0 Timeout
    0x26, // WOREVT0       Low Byte Event0 Timeout
    0x09, // WORCTRL       Wake On Radio Control
    0xB6, // FREND1        Front End RX Configuration
    0x17, // FREND0        Front End TX Configuration
    0xEA, // FSCAL3        Frequency Synthesizer Calibration
    0x0A, // FSCAL2        Frequency Synthesizer Calibration
    0x00, // FSCAL1        Frequency Synthesizer Calibration
    0x11, // FSCAL0        Frequency Synthesizer Calibration
    0x41, // RCCTRL1       RC Oscillator Configuration
    0x00, // RCCTRL0       RC Oscillator Configuration
    0x59, // FSTEST        Frequency Synthesizer Calibration Control,
    0x7F, // PTEST         Production Test
    0x3F, // AGCTEST       AGC Test
    0x81, // TEST2         Various Test Settings
    0x3F, // TEST1         Various Test Settings
    0x0B  // TEST0         Various Test Settings
};

static const uint8_t CC1101_MSK_500_kb[] = {
    0x07, // IOCFG2        GDO2 Output Pin Configuration
    0x2E, // IOCFG1        GDO1 Output Pin Configuration
    0x80, // IOCFG0        GDO0 Output Pin Configuration
    0x07, // FIFOTHR       RX FIFO and TX FIFO Thresholds
    0x57, // SYNC1         Sync Word, High Byte
    0x43, // SYNC0         Sync Word, Low Byte
    0x3E, // PKTLEN        Packet Length
    0x0E, // PKTCTRL1      Packet Automation Control
    0x45, // PKTCTRL0      Packet Automation Control
    0xFF, // ADDR          Device Address
    0x00, // CHANNR        Channel Number
    0x0C, // FSCTRL1       Frequency Synthesizer Control
    0x00, // FSCTRL0       Frequency Synthesizer Control
    0x21, // FREQ2         Frequency Control Word, High Byte
    0x65, // FREQ1         Frequency Control Word, Middle Byte
    0x6A, // FREQ0         Frequency Control Word, Low Byte
    0x0E, // MDMCFG4       Modem Configuration
    0x3B, // MDMCFG3       Modem Configuration
    0x73, // MDMCFG2       Modem Configuration
    0xA0, // MDMCFG1       Modem Configuration
    0xF8, // MDMCFG0       Modem Configuration
    0x00, // DEVIATN       Modem Deviation Setting
    0x07, // MCSM2         Main Radio Control State Machine Configuration
    0x0C, // MCSM1         Main Radio Control State Machine Configuration
    0x18, // MCSM0         Main Radio Control State Machine Configuration
    0x1D, // FOCCFG        Frequency Offset Compensation Configuration
    0x1C, // BSCFG         Bit Synchronization Configuration
    0xC7, // AGCCTRL2      AGC Control
    0x40, // AGCCTRL1      AGC Control
    0xB2, // AGCCTRL0      AGC Control
    0x02, // WOREVT1       High Byte Event0 Timeout
    0x26, // WOREVT0       Low Byte Event0 Timeout
    0x09, // WORCTRL       Wake On Radio Control
    0xB6, // FREND1        Front End RX Configuration
    0x17, // FREND0        Front End TX Configuration
    0xEA, // FSCAL3        Frequency Synthesizer Calibration
    0x0A, // FSCAL2        Frequency Synthesizer Calibration
    0x00, // FSCAL1        Frequency Synthesizer Calibration
    0x19, // FSCAL0        Frequency Synthesizer Calibration
    0x41, // RCCTRL1       RC Oscillator Configuration
    0x00, // RCCTRL0       RC Oscillator Configuration
    0x59, // FSTEST        Frequency Synthesizer Calibration Control,
    0x7F, // PTEST         Production Test
    0x3F, // AGCTEST       AGC Test
    0x81, // TEST2         Various Test Settings
    0x3F, // TEST1         Various Test Settings
    0x0B  // TEST0         Various Test Settings
};

static const uint8_t CC1101_OOK_4_8_kb[] = {
    0x06, // IOCFG2        GDO2 Output Pin Configuration
    0x2E, // IOCFG1        GDO1 Output Pin Configuration
    0x06, // IOCFG0        GDO0 Output Pin Configuration
    0x47, // FIFOTHR       RX FIFO and TX FIFO Thresholds
    0x57, // SYNC1         Sync Word, High Byte
    0x43, // SYNC0         Sync Word, Low Byte
    0xFF, // PKTLEN        Packet Length
    0x04, // PKTCTRL1      Packet Automation Control
    0x05, // PKTCTRL0      Packet Automation Control
    0x00, // ADDR          Device Address
    0x00, // CHANNR        Channel Number
    0x06, // FSCTRL1       Frequency Synthesizer Control
    0x00, // FSCTRL0       Frequency Synthesizer Control
    0x21, // FREQ2         Frequency Control Word, High Byte
    0x65, // FREQ1         Frequency Control Word, Middle Byte
    0x6A, // FREQ0         Frequency Control Word, Low Byte
    0x87, // MDMCFG4       Modem Configuration
    0x83, // MDMCFG3       Modem Configuration
    0x3B, // MDMCFG2       Modem Configuration
    0x22, // MDMCFG1       Modem Configuration
    0xF8, // MDMCFG0       Modem Configuration
    0x15, // DEVIATN       Modem Deviation Setting
    0x07, // MCSM2         Main Radio Control State Machine Configuration
    0x30, // MCSM1         Main Radio Control State Machine Configuration
    0x18, // MCSM0         Main Radio Control State Machine Configuration
    0x14, // FOCCFG        Frequency Offset Compensation Configuration
    0x6C, // BSCFG         Bit Synchronization Configuration
    0x07, // AGCCTRL2      AGC Control
    0x00, // AGCCTRL1      AGC Control
    0x92, // AGCCTRL0      AGC Control
    0x87, // WOREVT1       High Byte Event0 Timeout
    0x6B, // WOREVT0       Low Byte Event0 Timeout
    0xFB, // WORCTRL       Wake On Radio Control
    0x56, // FREND1        Front End RX Configuration
    0x17, // FREND0        Front End TX Configuration
    0xE9, // FSCAL3        Frequency Synthesizer Calibration
    0x2A, // FSCAL2        Frequency Synthesizer Calibration
    0x00, // FSCAL1        Frequency Synthesizer Calibration
    0x1F, // FSCAL0        Frequency Synthesizer Calibration
    0x41, // RCCTRL1       RC Oscillator Configuration
    0x00, // RCCTRL0       RC Oscillator Configuration
    0x59, // FSTEST        Frequency Synthesizer Calibration Control
    0x7F, // PTEST         Production Test
    0x3F, // AGCTEST       AGC Test
    0x81, // TEST2         Various Test Settings
    0x35, // TEST1         Various Test Settings
    0x09, // TEST0         Various Test Settings
};

//Patable index: -30  -20- -15  -10   0    5    7    10 dBm

static const uint8_t patable_power_315[] = {0x17, 0x1D, 0x26, 0x69, 0x51, 0x86, 0xCC, 0xC3};
static const uint8_t patable_power_433[] = {0x6C, 0x1C, 0x06, 0x3A, 0x51, 0x85, 0xC8, 0xC0};
static const uint8_t patable_power_868[] = {0x03, 0x17, 0x1D, 0x26, 0x50, 0x86, 0xCD, 0xC0};
static const uint8_t patable_power_915[] = {0x0B, 0x1B, 0x6D, 0x67, 0x50, 0x85, 0xC9, 0xC1};
//static uint8_t patable_power_2430[] = {0x44,0x84,0x46,0x55,0xC6,0x6E,0x9A,0xFE};

const uint8_t debug_level = 0;

//----------------------------------[END]---------------------------------------

//-------------------------[CC1101 reset function]------------------------------
void reset(void) // reset defined in CC1101 datasheet
{
    SPI_DRIVE_CSN_LOW();
    __delay_cycles(10 * CYCLE_PER_US);
    SPI_DRIVE_CSN_HIGH();
    __delay_cycles(40 * CYCLE_PER_US);

    spi_write_strobe(SRES);
    __delay_cycles(100 * CYCLE_PER_US);
}
//-----------------------------[END]--------------------------------------------

//------------------------[set Power Down]--------------------------------------
void powerdown(void)
{
    sidle();
    spi_write_strobe(SPWD); // CC1101 Power Down
}
//-----------------------------[end]--------------------------------------------

/*
//---------------------------[WakeUp]-------------------------------------------
void wakeup(void)
{
    SPI_DRIVE_CSN_LOW();
    delayMicroseconds(10);
    SPI_DRIVE_CSN_HIGH();
    delayMicroseconds(10);
    receive();                            // go to RX Mode
}

//-----------------------------[end]--------------------------------------------
*/

//----------------------[CC1101 init functions]---------------------------------
uint8_t initRF(volatile uint8_t *my_addr)
{
    uint8_t CC1101_freq_select, CC1101_mode_select, CC1101_channel_select;
    uint8_t partnum, version;

    spi_init_GDO(); //setup AVR GPIO ports

    if (debug_level > 0)
    {
        print2uart("Init CC1100...");
    }

    spi_init_interface(); //inits SPI Interface
    reset();     //CC1101 init reset

    spi_write_strobe(SFTX);
    __delay_cycles(100 * CYCLE_PER_US);
    spi_write_strobe(SFRX);
    __delay_cycles(100 * CYCLE_PER_US);

    partnum = spi_read_register(PARTNUM); //reads CC1101 partnumber
    version = spi_read_register(VERSION); //reads CC1101 version number

    spi_write_register(MCSM1, 3 << 4); //FS Autocalibration

    //checks if valid Chip ID is found. Usualy 0x03 or 0x14. if not -> abort
    if (version == 0x00 || version == 0xFF)
    {
        if (debug_level > 0)
        {
            print2uart("no CC11xx found!");
        }

        return FALSE;
    }

    if (debug_level > 0)
    {
        print2uart("Part Number: %x, Version: %x\n", partnum, version);
    }

    //default settings
    // *my_addr = 0x00;
    CC1101_freq_select = 0x02; //433.92MHz
    CC1101_mode_select = 0x01; //gfsk 1.2kbps
    CC1101_channel_select = 0x01;

    //set modulation mode
    set_mode(CC1101_mode_select);

    //set ISM band
    set_ISM(CC1101_freq_select);

    //set channel
    set_channel(CC1101_channel_select);

    //set output power amplifier
    set_output_power_level(0); //set PA to 0dBm as default

    //set my receiver address
    set_myaddr(*my_addr); //set addr

    if (debug_level > 0)
    {
        print2uart("CC1101 init done.");
    }

    receive(); //set CC1101 in receive mode

    return TRUE;
}
//-------------------------------[end]------------------------------------------
void enableRFInterrupt(void)
{
    CONFIG_GDO2_RISING_EDGE_INT();
    CLEAR_GDO2_INT_FLAG();
    ENABLE_GDO2_INT();
}

//-----------------[finish's the CC1101 operation]------------------------------
void end_rf(void)
{
    powerdown(); //power down CC1101
}
//-------------------------------[end]------------------------------------------

//-----------------------[show all CC1101 registers]----------------------------
void show_register_settings(void)
{
    if (debug_level > 0)
    {
        uint8_t config_reg_verify[CFG_REGISTER], Patable_verify[CFG_REGISTER];

        spi_read_burst(READ_BURST, config_reg_verify, CFG_REGISTER); //reads all 47 config register
        spi_read_burst(PATABLE_BURST, Patable_verify, 8);            //reads output power settings
        // Serial.println(F("Cfg_reg:"));

        for (uint8_t i = 0; i < CFG_REGISTER; i++) //showes rx_buffer for debug
        {
            if (i == 9 || i == 19 || i == 29 || i == 39) //just for beautiful output style
            {
                // Serial.println();
            }
        }
        // Serial.println();
        // Serial.println(F("PaTable:"));

        for (uint8_t i = 0; i < 8; i++) //showes rx_buffer for debug
        {
            // uart_puthex_byte(Patable_verify[i]); // Serial.print(F(" "));
        }
        // Serial.println();
    }
}
//-------------------------------[end]------------------------------------------

//----------------------------[idle mode]---------------------------------------
uint8_t sidle(void)
{
    uint8_t marcstate;

    spi_write_strobe(SIDLE); //sets to idle first. must be in

    marcstate = 0xFF; //set unknown/dummy state value

    while (marcstate != 0x01) //0x01 = sidle
    {
        marcstate = (spi_read_register(MARCSTATE) & 0x1F); //read out state of CC1101 to be sure in RX
        //uart_puthex_byte(marcstate);
    }
    //// Serial.println();
    __delay_cycles(100 * CYCLE_PER_US);
    return TRUE;
}
//-------------------------------[end]------------------------------------------

//---------------------------[transmit mode]------------------------------------
uint8_t transmit(void)
{
    uint8_t marcstate;

    sidle();               //sets to idle first.
    spi_write_strobe(STX); //sends the data over air

    marcstate = 0xFF; //set unknown/dummy state value

    while (marcstate != 0x01) //0x01 = ILDE after sending data
    {
        marcstate = (spi_read_register(MARCSTATE) & 0x1F); //read out state of CC1101 to be sure in IDLE and TX is finished
    }
    __delay_cycles(100 * CYCLE_PER_US);
    return TRUE;
}
//-------------------------------[end]------------------------------------------

//---------------------------[receive mode]-------------------------------------
uint8_t receive(void)
{
    uint8_t marcstate;

    sidle();               //sets to idle first.
    spi_write_strobe(SRX); //writes receive strobe (receive mode)

    marcstate = 0xFF; //set unknown/dummy state value

    while (marcstate != 0x0D) //0x0D = RX
    {
        marcstate = (spi_read_register(MARCSTATE) & 0x1F); //read out state of CC1101 to be sure in RX
        //uart_puthex_byte(marcstate);
    }
    __delay_cycles(100 * CYCLE_PER_US);
    return TRUE;
}
//-------------------------------[end]------------------------------------------

//------------[enables WOR Mode  EVENT0 ~1890ms; rx_timeout ~235ms]--------------------
void wor_enable()
{
    /*
    EVENT1 = WORCTRL[6:4] -> Datasheet page 88
    EVENT0 = (750/Xtal)*(WOREVT1<<8+WOREVT0)*2^(5*WOR_RES) = (750/26Meg)*65407*2^(5*0) = 1.89s

                        (WOR_RES=0;RX_TIME=0)               -> Datasheet page 80
i.E RX_TIMEOUT = EVENT0*       (3.6038)      *26/26Meg = 235.8ms
                        (WOR_RES=0;RX_TIME=1)               -> Datasheet page 80
i.E.RX_TIMEOUT = EVENT0*       (1.8029)      *26/26Meg = 117.9ms
*/
    sidle();

    spi_write_register(MCSM0, 0x18); //FS Autocalibration
    spi_write_register(MCSM2, 0x01); //MCSM2.RX_TIME = 1b

    // configure EVENT0 time
    spi_write_register(WOREVT1, 0xFF); //High byte Event0 timeout
    spi_write_register(WOREVT0, 0x7F); //Low byte Event0 timeout

    // configure EVENT1 time
    spi_write_register(WORCTRL, 0x78); //WOR_RES=0b; tEVENT1=0111b=48d -> 48*(750/26MHz)= 1.385ms

    spi_write_strobe(SFRX);    //flush RX buffer
    spi_write_strobe(SWORRST); //resets the WOR timer to the programmed Event 1
    spi_write_strobe(SWOR);    //put the radio in WOR mode when CSn is released

    __delay_cycles(100 * CYCLE_PER_US);
}
//-------------------------------[end]------------------------------------------

//------------------------[disable WOR Mode]-------------------------------------
void wor_disable()
{
    sidle();                         //exit WOR Mode
    spi_write_register(MCSM2, 0x07); //stay in RX. No RX timeout
}
//-------------------------------[end]------------------------------------------

//------------------------[resets WOR Timer]------------------------------------
void wor_reset()
{
    sidle();                         //go to IDLE
    spi_write_register(MCSM2, 0x01); //MCSM2.RX_TIME = 1b
    spi_write_strobe(SFRX);          //flush RX buffer
    spi_write_strobe(SWORRST);       //resets the WOR timer to the programmed Event 1
    spi_write_strobe(SWOR);          //put the radio in WOR mode when CSn is released

    __delay_cycles(100 * CYCLE_PER_US);
}
//-------------------------------[end]------------------------------------------

//-------------------------[tx_payload_burst]-----------------------------------
uint8_t tx_payload_burst(uint8_t my_addr, uint8_t rx_addr,
                         uint8_t *txbuffer, uint8_t pktlen)
{


    txbuffer[0] = pktlen - 1;   // This byte is not included (according to the document)
    txbuffer[1] = rx_addr;
    txbuffer[2] = my_addr;

    spi_write_burst(TXFIFO_BURST, txbuffer, pktlen); //writes TX_Buffer +1 because of pktlen must be also transfered

    if (debug_level > 0)
    {
        print2uart("TX_FIFO: ");
        for (uint8_t i = 0; i < pktlen; i++) //TX_fifo debug out
        {
            print2uart("%x ", txbuffer[i]);
        }
        print2uart("\n");
    }
    return TRUE;
}
//-------------------------------[end]------------------------------------------

//------------------[rx_payload_burst - package received]-----------------------
uint8_t rx_payload_burst(uint8_t rxbuffer[], uint8_t *pktlen)
{
    uint8_t res = FALSE;

    uint8_t bytes_in_RXFIFO = spi_read_register(RXBYTES); //reads the number of bytes in RXFIFO

    if ((bytes_in_RXFIFO & 0x7F) && !(bytes_in_RXFIFO & 0x80)) //if bytes in buffer and no RX Overflow
    {
        spi_read_burst(RXFIFO_BURST, rxbuffer, bytes_in_RXFIFO);
        *pktlen = rxbuffer[0];
        if (*pktlen <= 0) // incorrect packet format
        {
            if (debug_level > 0)
            {
                print2uart("Error: Misconfigured packet with pktlen = 0\n");
            }
            res = FALSE;
        }
        res = TRUE;
    }
    else
    {
        if (debug_level > 0)
        {
            print2uart("no bytes in RX buffer or RX Overflow!: %x\n", bytes_in_RXFIFO);
        }
        sidle(); //set to IDLE
        spi_write_strobe(SFRX);
        __delay_cycles(100 * CYCLE_PER_US);
        receive(); //set to receive mode
        res = FALSE;
    }

    return res;
}
//-------------------------------[end]------------------------------------------

//---------------------------[send packet]--------------------------------------
uint8_t send_packet(uint8_t my_addr, uint8_t rx_addr, uint8_t *txbuffer,
                    uint8_t pktlen, uint8_t tx_retries)
{
    // uint8_t pktlen_ack; //default package len for ACK
    // uint8_t rxbuffer[FIFOBUFFER];
    uint8_t tx_retries_count = 0;
    // uint8_t from_src_addr;
    // uint16_t ackWaitCounter = 0;

    if (pktlen > (FIFOBUFFER - 1)) //FIFO overflow check
    {
        print2uart("ERROR: FIFO overflow");
        return FALSE;
    }

    do //send package out with retries
    {
        tx_payload_burst(my_addr, rx_addr, txbuffer, pktlen); //loads the data in CC1101 buffer
        transmit();                                           //sends data over air
        receive();                                            //receive mode

        return TRUE;

        /*========================READ ME============================

        The below part is for advanced communication purposes.
        It works but commeted out to keep things simple.
        You can uncomment it to access the features (like message delivery confirmation).
        Read the inline comments below carefully.

        =============================================================*/

        /*----------------------------------------------------------------
        if(rx_addr == BROADCAST_ADDRESS){                       //no wait acknowledge if send to broadcast address or tx_retries = 0
            return TRUE;                                        //successful send to BROADCAST_ADDRESS
        }

        while (ackWaitCounter < ACK_TIMEOUT )                   //wait for an acknowledge
        {
            if (packet_available() == TRUE)                     //if RF package received check package acknowge
            {
                from_src_addr = rx_addr;                          //the original message src_addr address
                rx_fifo_erase(rxbuffer);                        //erase RX software buffer
                rx_payload_burst(rxbuffer, pktlen_ack);         //reads package in buffer
                check_acknowledge(rxbuffer, pktlen_ack, from_src_addr, my_addr); //check if received message is an acknowledge from client
                return TRUE;                                    //package successfully send
            }
            else{
                ackWaitCounter++;                               //increment ACK wait counter
                delay(1);                                       //delay to give receiver time
            }
        }

        ackWaitCounter = 0;                                     //resets the ACK_Timeout
        tx_retries_count++;                                     //increase tx retry counter

        if(debug_level > 0){                                    //debug output messages
            // Serial.print(F(" #:"));
            uart_puthex_byte(tx_retries_count-1);
            // Serial.println();
      }*/
    } while (tx_retries_count <= tx_retries); //while count of retries is reaches

    return FALSE; //send failed. too many retries
}
//-------------------------------[end]------------------------------------------

//--------------------------[send ACKNOWLEDGE]------------------------------------
void send_acknowledge(uint8_t my_addr, uint8_t tx_addr)
{
    uint8_t pktlen = 0x06;   //complete Pktlen for ACK packet
    uint8_t tx_buffer[0x06]; //tx buffer array init

    tx_buffer[3] = 'A';
    tx_buffer[4] = 'c';
    tx_buffer[5] = 'k'; //fill buffer with ACK Payload

    tx_payload_burst(my_addr, tx_addr, tx_buffer, pktlen); //load payload to CC1101
    transmit();                                            //send package over the air
    receive();                                             //set CC1101 in receive mode

    if (debug_level > 0)
    { //debut output
        // Serial.println(F("Ack_send!"));
    }
}
//-------------------------------[end]------------------------------------------
//----------------------[check if Packet is received]---------------------------
uint8_t packet_available()
{
    if (GDO2_PIN_IS_HIGH()) //if RF package received
    {
        print2uart("Packet Available\n");
        if (spi_read_register(IOCFG2) == 0x06) //if sync word detect mode is used
        {
            while (GDO2_PIN_IS_HIGH())
            { //wait till sync word is fully received
                //// Serial.println(F("!"));
            }
        }

        if (debug_level > 0)
        {
            //// Serial.println("Pkt->:");
        }
        return TRUE;
    }
    return FALSE;
}
//-------------------------------[end]------------------------------------------

//------------------[check Payload for ACK or Data]-----------------------------
uint8_t get_packet(uint8_t rxbuffer[], uint8_t *pktlen, uint8_t *dest_addr, uint8_t *src_addr)
{
    rx_fifo_erase(rxbuffer); //delete rx_fifo bufffer

    if (rx_payload_burst(rxbuffer, pktlen) == FALSE) //read package in buffer
    {
        rx_fifo_erase(rxbuffer); //delete rx_fifo bufffer
        return FALSE;            //exit
    }
    else
    {
        *dest_addr = rxbuffer[1];
        *src_addr = rxbuffer[2];

        if (check_acknowledge(rxbuffer, *pktlen, *src_addr, *dest_addr) == TRUE) //acknowlage received?
        {
            rx_fifo_erase(rxbuffer); //delete rx_fifo bufffer
            return FALSE;            //Ack received -> finished
        }
        else //real data, and send acknowladge
        {
            if (debug_level > 0)
            {                                         //debug output messages
                if (rxbuffer[1] == BROADCAST_ADDRESS) //if my receiver address is BROADCAST_ADDRESS
                {
                    print2uart("BROADCAST message\n");
                }

                print2uart("pktlen: %d, RX_FIFO: ", *pktlen);
                for (uint8_t i = 0; i < *pktlen + 1; i++) //showes rx_buffer for debug
                {
                    print2uart("%x ", rxbuffer[i]);
                }
                print2uart("\n");
            }

            // send ACK

            // *dest_addr = rxbuffer[1]; //set receiver address to my_addr
            // *src_addr = rxbuffer[2];  //set from_src_addr address

            // if (*dest_addr != BROADCAST_ADDRESS) //send only ack if no BROADCAST_ADDRESS
            // {
            //     print2uart("\nSending %d ACK\n", *dest_addr);
            //     send_acknowledge(*dest_addr, *src_addr); //sending acknowledge to src_addr!
            // }

            return TRUE;
        }
        return FALSE;
    }
}
//-------------------------------[end]------------------------------------------

//-------------------------[check ACKNOWLEDGE]------------------------------------
uint8_t check_acknowledge(uint8_t *rxbuffer, uint8_t pktlen, uint8_t src_addr, uint8_t my_addr)
{
    int8_t rssi_dbm;
    uint8_t crc, lqi;

    if ((pktlen == 0x05 &&
         (rxbuffer[1] == my_addr || rxbuffer[1] == BROADCAST_ADDRESS)) &&
        rxbuffer[2] == src_addr &&
        rxbuffer[3] == 'A' && rxbuffer[4] == 'c' && rxbuffer[5] == 'k') //acknowledge received!
    {
        if (rxbuffer[1] == BROADCAST_ADDRESS)
        { //if receiver address BROADCAST_ADDRESS skip acknowledge
            if (debug_level > 0)
            {
                // Serial.println(F("BROADCAST ACK"));
            }
            return FALSE;
        }
        rssi_dbm = rssi_convert(rxbuffer[pktlen + 1]);
        lqi = lqi_convert(rxbuffer[pktlen + 2]);
        crc = check_crc(lqi);

        if (debug_level > 0)
        {
            //// Serial.println();
            // Serial.print(F("ACK! "));
            // Serial.print(F("RSSI:"));uart_puti(rssi_dbm);// Serial.print(F(" "));
            // Serial.print(F("LQI:"));uart_puthex_byte(lqi);// Serial.print(F(" "));
            // Serial.print(F("CRC:"));uart_puthex_byte(crc);
            // Serial.println();
        }
        return TRUE;
    }
    return FALSE;
}
//-------------------------------[end]------------------------------------------

//------------[check if Packet is received within defined time in ms]-----------
uint8_t wait_for_packet(uint16_t milliseconds)
{
    for (uint16_t i = 0; i < milliseconds; i++)
    {
        __delay_cycles(1000 * CYCLE_PER_US);
        if (packet_available())
        {
            return TRUE;
        }
    }
    //// Serial.println(F("no packet received!"));
    return FALSE;
}
//-------------------------------[end]------------------------------------------

//--------------------------[tx_fifo_erase]-------------------------------------
void tx_fifo_erase(uint8_t *txbuffer)
{
    memset(txbuffer, 0, sizeof(FIFOBUFFER)); //erased the TX_fifo array content to "0"
}
//-------------------------------[end]------------------------------------------

//--------------------------[rx_fifo_erase]-------------------------------------
void rx_fifo_erase(uint8_t *rxbuffer)
{
    memset(rxbuffer, 0, sizeof(FIFOBUFFER)); //erased the RX_fifo array content to "0"
}
//-------------------------------[end]------------------------------------------

//------------------------[set CC1101 address]----------------------------------
void set_myaddr(uint8_t addr)
{
    spi_write_register(ADDR, addr); //stores MyAddr in the CC1101
}
//-------------------------------[end]------------------------------------------

//---------------------------[set channel]--------------------------------------
void set_channel(uint8_t channel)
{
    spi_write_register(CHANNR, channel); //stores the new channel # in the CC1101
}
//-------------------------------[end]------------------------------------------

//-[set modulation mode 1 = GFSK_1_2_kb; 2 = GFSK_38_4_kb; 3 = GFSK_100_kb; 4 = MSK_250_kb; 5 = MSK_500_kb; 6 = OOK_4_8_kb]-
void set_mode(uint8_t mode)
{
    switch (mode)
    {
    case 0x01:
        spi_write_burst(WRITE_BURST, (uint8_t *)CC1101_GFSK_1_2_kb, CFG_REGISTER); //writes all 47 config register
        break;
    case 0x02:
        spi_write_burst(WRITE_BURST, (uint8_t *)CC1101_GFSK_38_4_kb, CFG_REGISTER); //writes all 47 config register
        break;
    case 0x03:
        spi_write_burst(WRITE_BURST, (uint8_t *)CC1101_GFSK_100_kb, CFG_REGISTER);
        break;
    case 0x04:
        spi_write_burst(WRITE_BURST, (uint8_t *)CC1101_MSK_250_kb, CFG_REGISTER);
        break;
    case 0x05:
        spi_write_burst(WRITE_BURST, (uint8_t *)CC1101_MSK_500_kb, CFG_REGISTER);
        break;
    case 0x06:
        spi_write_burst(WRITE_BURST, (uint8_t *)CC1101_OOK_4_8_kb, CFG_REGISTER);
        break;
    default:
        spi_write_burst(WRITE_BURST, (uint8_t *)CC1101_GFSK_38_4_kb, CFG_REGISTER);
        mode = 0x02;
        break;
    }
}
//-------------------------------[end]------------------------------------------

//---------[set ISM Band 1=315MHz; 2=433MHz; 3=868MHz; 4=915MHz]----------------
void set_ISM(uint8_t ism_freq)
{
    uint8_t freq2, freq1, freq0;

    switch (ism_freq) //loads the RF freq which is defined in CC1101_freq_select
    {
    case 0x01: //315MHz
        freq2 = 0x0C;
        freq1 = 0x1D;
        freq0 = 0x89;
        spi_write_register(FREQ2, freq2); //stores the new freq setting for defined ISM band
        spi_write_register(FREQ1, freq1);
        spi_write_register(FREQ0, freq0);
        spi_write_burst(PATABLE_BURST, (uint8_t *)patable_power_315, 8); //writes output power settings to CC1101

        break;
    case 0x02: //433.92MHz
        freq2 = 0x10;
        freq1 = 0xB0;
        freq0 = 0x71;
        spi_write_register(FREQ2, freq2); //stores the new freq setting for defined ISM band
        spi_write_register(FREQ1, freq1);
        spi_write_register(FREQ0, freq0);
        spi_write_burst(PATABLE_BURST, (uint8_t *)patable_power_433, 8); //writes output power settings to CC1101

        break;
    case 0x03: //868.3MHz
        freq2 = 0x21;
        freq1 = 0x65;
        freq0 = 0x6A;
        spi_write_register(FREQ2, freq2); //stores the new freq setting for defined ISM band
        spi_write_register(FREQ1, freq1);
        spi_write_register(FREQ0, freq0);
        spi_write_burst(PATABLE_BURST, (uint8_t *)patable_power_868, 8); //writes output power settings to CC1101

        break;
    case 0x04: //915MHz
        freq2 = 0x23;
        freq1 = 0x31;
        freq0 = 0x3B;
        spi_write_register(FREQ2, freq2); //stores the new freq setting for defined ISM band
        spi_write_register(FREQ1, freq1);
        spi_write_register(FREQ0, freq0);
        spi_write_burst(PATABLE_BURST, (uint8_t *)patable_power_915, 8); //writes output power settings to CC1101

        break;

    default: //default is 868.3MHz
        freq2 = 0x21;
        freq1 = 0x65;
        freq0 = 0x6A;
        spi_write_register(FREQ2, freq2); //stores the new freq setting for defined ISM band
        spi_write_register(FREQ1, freq1);
        spi_write_register(FREQ0, freq0);
        spi_write_burst(PATABLE_BURST, (uint8_t *)patable_power_868, 8); //writes output power settings to CC1101

        ism_freq = 0x03;
        break;
    }
}
//-------------------------------[end]------------------------------------------

//--------------------------[set frequency]-------------------------------------
/*
void set_freq(uint32_t freq)
{

    // this is split into 3 bytes that are written to 3 different registers on the CC1101
    uint32_t reg_freq = freq / (26000000>>16);

    uint8_t freq2 = (reg_freq>>16) & 0xFF;   // high byte, bits 7..6 are always 0 for this register
    uint8_t freq1 = (reg_freq>>8) & 0xFF;    // middle byte
    uint8_t freq0 = reg_freq & 0xFF;         // low byte

    // Serial.print(F("FREQ2:"));// Serial.println(freq2);
    // Serial.print(F("FREQ1:"));// Serial.println(freq1);
    // Serial.print(F("FREQ0:"));// Serial.println(freq0);

    spi_write_register(FREQ2,freq2);                                         //stores the new freq setting for defined ISM band
    spi_write_register(FREQ1,freq1);
    spi_write_register(FREQ0,freq0);

}
*/
//-------------------------------[end]------------------------------------------

//---------------------------[set PATABLE]--------------------------------------
void set_patable(uint8_t *patable_arr)
{
    spi_write_burst(PATABLE_BURST, patable_arr, 8); //writes output power settings to CC1101    "104us"
}
//-------------------------------[end]------------------------------------------

//-------------------------[set output power]-----------------------------------
void set_output_power_level(int8_t dBm)
{
    uint8_t pa = 0xC0;

    if (dBm <= -30)
        pa = 0x00;
    else if (dBm <= -20)
        pa = 0x01;
    else if (dBm <= -15)
        pa = 0x02;
    else if (dBm <= -10)
        pa = 0x03;
    else if (dBm <= 0)
        pa = 0x04;
    else if (dBm <= 5)
        pa = 0x05;
    else if (dBm <= 7)
        pa = 0x06;
    else if (dBm <= 10)
        pa = 0x07;

    spi_write_register(FREND0, pa);
}
//-------------------------------[end]------------------------------------------

//-------[set Modulation type 2-FSK=0; GFSK=1; ASK/OOK=3; 4-FSK=4; MSK=7]------
void set_modulation_type(uint8_t cfg)
{
    uint8_t data;
    data = spi_read_register(MDMCFG2);
    data = (data & 0x8F) | (((cfg) << 4) & 0x70);
    spi_write_register(MDMCFG2, data);
    //// Serial.printl("MDMCFG2: 0x")
    //// Serial.println(data);
}
//-------------------------------[end]-----------------------------------------

//------------------------[set preamble Len]-----------------------------------
void set_preamble_len(uint8_t cfg)
{
    uint8_t data;
    data = spi_read_register(MDMCFG1);
    data = (data & 0x8F) | (((cfg) << 4) & 0x70);
    spi_write_register(MDMCFG1, data);
    //// Serial.printl("MDMCFG2: 0x");
    //// Serial.println(data);
}
//-------------------------------[end]-----------------------------------------

//-------------------[set modem datarate and deviant]--------------------------
void set_datarate(uint8_t mdmcfg4, uint8_t mdmcfg3, uint8_t deviant)
{
    spi_write_register(MDMCFG4, mdmcfg4);
    spi_write_register(MDMCFG3, mdmcfg3);
    spi_write_register(DEVIATN, deviant);
}
//-------------------------------[end]-----------------------------------------

//----------------------[set sync mode no sync=0;]-----------------------------
void set_sync_mode(uint8_t cfg)
{
    uint8_t data;
    data = spi_read_register(MDMCFG2);
    data = (data & 0xF8) | (cfg & 0x07);
    spi_write_register(MDMCFG2, data);
    //// Serial.println("MDMCFG2: 0x%02X\n", data);
}
//-------------------------------[end]-----------------------------------------

//---------------[set FEC ON=TRUE; OFF=FALSE]----------------------------------
void set_fec(uint8_t cfg)
{
    uint8_t data;
    data = spi_read_register(MDMCFG1);
    data = (data & 0x7F) | (((cfg) << 7) & 0x80);
    spi_write_register(MDMCFG1, data);
    // Serial.print("MDMCFG1: 0x");
    // Serial.println(data);
}
//-------------------------------[end]------------------------------------------

//---------------[set data_whitening ON=TRUE; OFF=FALSE]------------------------
void set_data_whitening(uint8_t cfg)
{
    uint8_t data;
    data = spi_read_register(PKTCTRL0);
    data = (data & 0xBF) | (((cfg) << 6) & 0x40);
    spi_write_register(PKTCTRL0, data);
    //// Serial.print("PKTCTRL0: 0x");
    //// Serial.println(data);
}
//-------------------------------[end]-----------------------------------------

//------------[set manchester encoding ON=TRUE; OFF=FALSE]---------------------
void set_manchester_encoding(uint8_t cfg)
{
    uint8_t data;
    data = spi_read_register(MDMCFG2);
    data = (data & 0xF7) | (((cfg) << 3) & 0x08);
    spi_write_register(MDMCFG2, data);
    //// Serial.print("MDMCFG2: 0x");
    //// Serial.println(data);
}
//-------------------------------[end]------------------------------------------

//--------------------------[rssi_convert]--------------------------------------
int8_t rssi_convert(uint8_t Rssi_hex)
{
    int8_t rssi_dbm;
    int16_t Rssi_dec;

    Rssi_dec = Rssi_hex; //convert unsigned to signed

    if (Rssi_dec >= 128)
    {
        rssi_dbm = ((Rssi_dec - 256) / 2) - RSSI_OFFSET_868MHZ;
    }
    else
    {
        if (Rssi_dec < 128)
        {
            rssi_dbm = ((Rssi_dec) / 2) - RSSI_OFFSET_868MHZ;
        }
    }
    return rssi_dbm;
}
//-------------------------------[end]------------------------------------------

//----------------------------[lqi convert]-------------------------------------
uint8_t lqi_convert(uint8_t lqi)
{
    return (lqi & 0x7F);
}
//-------------------------------[end]------------------------------------------

//----------------------------[check crc]---------------------------------------
uint8_t check_crc(uint8_t lqi)
{
    return (lqi & 0x80);
}
//-------------------------------[end]------------------------------------------

/*
//----------------------------[get temp]----------------------------------------
uint8_t get_temp(uint8_t *ptemp_Arr)
{
    const uint8_t num_samples = 8;
    uint16_t adc_result = 0;
    uint32_t temperature = 0;

    sidle();                              //sets CC1101 into IDLE
    spi_write_register(PTEST,0xBF);       //enable temp sensor
    delay(50);                            //wait a bit

    for(uint8_t i=0;i<num_samples;i++)    //sampling analog temperature value
    {
        adc_result += analogRead(GDO0);
        delay(1);
    }
    adc_result = adc_result / num_samples;
    //// Serial.println(adc_result);

    temperature = (adc_result * CC1101_TEMP_ADC_MV) / CC1101_TEMP_CELS_CO;

    ptemp_Arr[0] = temperature / 10;      //cut last digit
    ptemp_Arr[1] = temperature % 10;      //isolate last digit

    if(debug_level > 0){
        // Serial.print(F("Temp:"));// Serial.print(ptemp_Arr[0]);// Serial.print(F("."));// Serial.println(ptemp_Arr[1]);
    }

    spi_write_register(PTEST,0x7F);       //writes 0x7F back to PTest (app. note)

    receive();
    return (*ptemp_Arr);
}
//-------------------------------[end]------------------------------------------
*/

//|==================== SPI Initialisation for CC1101 =========================|
void spi_init_interface(void)
{

    //|--- Activating the SPI interface of MSP430--------|
    //|--- The Macros are defined in pins.h -------------|

    /* configure all SPI related pins */
    SPI_DRIVE_CSN_HIGH();
    SPI_CONFIG_CSN_PIN_AS_OUTPUT();
    SPI_CONFIG_SCLK_PIN_AS_OUTPUT();
    SPI_CONFIG_SI_PIN_AS_OUTPUT();
    SPI_CONFIG_SO_PIN_AS_INPUT();

    SPI_DRIVE_CSN_HIGH();
    SPI_INIT();
}
//-------------------------------[end]------------------------------------------

void spi_init_GDO()
{
    CONFIG_GDO0_PIN_AS_INPUT();
    CONFIG_GDO2_PIN_AS_INPUT();
    // GPIO_setAsInputPin(GPIO_PORT_P8, GPIO_PIN1 | GPIO_PIN2);
    // GPIO_setAsInputPinWithPullDownResistor(GPIO_PORT_P8, GPIO_PIN1 | GPIO_PIN2);
    // GPIO_enableInterrupt(GPIO_PORT_P8, GPIO_PIN1 | GPIO_PIN2);
    // GPIO_selectInterruptEdge(GPIO_PORT_P8, GPIO_PIN1 | GPIO_PIN2, GPIO_LOW_TO_HIGH_TRANSITION);
}

//|============================= SPI Transmission =============================|
uint8_t spi_putc(uint8_t data)
{

    SPI_WRITE_BYTE(data);
    SPI_WAIT_DONE();
    uint8_t statusByte = SPI_READ_BYTE();

    return statusByte;
}
//|==================== schreibe strobe command  ==============================|
void spi_write_strobe(uint8_t spi_instr)
{
    SPI_DRIVE_CSN_LOW(); // CS low
    while (SPI_SO_IS_HIGH())
        ; // Wait until MOSI_PIN becomes LOW
    spi_putc(spi_instr);
    SPI_DRIVE_CSN_HIGH(); // CS high
}
//|======================= Read status byte ==================================|
/*
uint8_t spi_read_status(uint8_t spi_instr)
{
    SPI_DRIVE_CSN_LOW();          // CS low
    while (SPI_SO_IS_HIGH());  // Wait until MOSI_PIN becomes LOW
    spi_putc(spi_instr | Read_burst);
    spi_instr = spi_putc(0xFF);
    SPI_DRIVE_CSN_HIGH();         // CS high

    return spi_instr;
}
*/
//|========================== Read registers ==============================|
uint8_t spi_read_register(uint8_t spi_instr)
{
    SPI_DRIVE_CSN_LOW(); // CS low
    while (SPI_SO_IS_HIGH())
        ; // Wait until MOSI_PIN becomes LOW
    spi_putc(spi_instr | READ_SINGLE_BYTE);
    spi_instr = spi_putc(0xFF);
    SPI_DRIVE_CSN_HIGH(); // CS high

    return spi_instr;
}
//|========== Read multiple registers in burst mode ========|
void spi_read_burst(uint8_t spi_instr, uint8_t *pArr, uint8_t length)
{
    SPI_DRIVE_CSN_LOW(); // CS low
    while (SPI_SO_IS_HIGH())
        ; //Wait until MOSI_PIN becomes LOW
    spi_putc(spi_instr | READ_BURST);

    for (uint8_t i = 0; i < length; i++)
    {
        pArr[i] = spi_putc(0xFF);
    }

    SPI_DRIVE_CSN_HIGH();
}
//|======================= Write registers =============================|
void spi_write_register(uint8_t spi_instr, uint8_t value)
{
    SPI_DRIVE_CSN_LOW(); // CS low
    while (SPI_SO_IS_HIGH())
        ; //Wait until MOSI_PIN becomes LOW
    spi_putc(spi_instr | WRITE_SINGLE_BYTE);
    spi_putc(value);
    SPI_DRIVE_CSN_HIGH();
}
//|======= Write multiple registers in burst mode =======|
void spi_write_burst(uint8_t spi_instr, uint8_t *pArr, uint8_t length)
{
    SPI_DRIVE_CSN_LOW(); // CS low
    while (SPI_SO_IS_HIGH())
        ; //Wait until MOSI_PIN becomes LOW
    spi_putc(spi_instr | WRITE_BURST);

    for (uint8_t i = 0; i < length; i++)
    {
        spi_putc(pArr[i]);
    }

    SPI_DRIVE_CSN_HIGH();
}
//|=================================== END ====================================|

