----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 17.11.2018 02:34:56
-- Design Name: 
-- Module Name: img_buffer - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
library UNISIM;
use UNISIM.VComponents.all;

Library UNIMACRO;
use UNIMACRO.vcomponents.all;

entity img_buffer is
port
(
	CLK	: in std_logic;
	RESET_N	: in std_logic;
	ADDRA_I		: in std_logic_vector(15 downto 0);
	ADDRB_I		: in std_logic_vector(15 downto 0); -- address input from the VGA timing controller, 4 MSBits are used for BRAM selection
		
	DOUTB_RED_O : out std_logic_vector(7 downto 0); -- data out to VGA timing controller
	DOUTB_GREEN_O : out std_logic_vector(7 downto 0); -- data out to VGA timing controller
	DOUTB_BLUE_O : out std_logic_vector(7 downto 0); -- data out to VGA timing controller
	
	WEA_I		: in std_logic_vector(0 downto 0); -- '1' for preparing the BRAM with the image, '0' for debug
	SYS_I		: in std_logic_vector(23 downto 0) -- image input from the CPU, all red, green and blue pixels are packed into one entry
);
end img_buffer;

architecture Behavioral of img_buffer is

type T_PIXEL_ARR is array(0 to 11) of std_logic_vector(7 downto 0);

signal rstA, rstB : std_logic;
signal doutb_red, doutb_green, doutb_blue : T_PIXEL_ARR;
signal ena, enb : std_logic_vector(11 downto 0);

begin

rstA <= not(RESET_N);
rstB <= not(RESET_N);

-- VGA Controller Output upon its request
process(ADDRB_I, doutb_red, doutb_green, doutb_blue)
begin
	case ADDRB_I(15 downto 12) is
		when "0000" =>
			enb <= "000000000001";
			DOUTB_RED_O <= doutb_red(0);
			DOUTB_GREEN_O <= doutb_green(0);
			DOUTB_BLUE_O <= doutb_blue(0);
		when "0001" =>
			enb <= "000000000010";		
			DOUTB_RED_O <= doutb_red(1);		
			DOUTB_GREEN_O <= doutb_green(1);
			DOUTB_BLUE_O <= doutb_blue(1);			
		when "0010" => 
			enb <= "000000000100";				
			DOUTB_RED_O <= doutb_red(2);			
			DOUTB_GREEN_O <= doutb_green(2);
			DOUTB_BLUE_O <= doutb_blue(2);			
		when "0011" => 
			enb <= "000000001000";				
			DOUTB_RED_O <= doutb_red(3);			
			DOUTB_GREEN_O <= doutb_green(3);
			DOUTB_BLUE_O <= doutb_blue(3);
		when "0100" => 
			enb <= "000000010000";						
			DOUTB_RED_O <= doutb_red(4);			
			DOUTB_GREEN_O <= doutb_green(4);
			DOUTB_BLUE_O <= doutb_blue(4);			
		when "0101" => 
			enb <= "000000100000";								
			DOUTB_RED_O <= doutb_red(5);			
			DOUTB_GREEN_O <= doutb_green(5);
			DOUTB_BLUE_O <= doutb_blue(5);			
		when "0110" => 
			enb <= "000001000000";										
			DOUTB_RED_O <= doutb_red(6);			
			DOUTB_GREEN_O <= doutb_green(6);
			DOUTB_BLUE_O <= doutb_blue(6);		
		when "0111" =>
			enb <= "000010000000";												
			DOUTB_RED_O <= doutb_red(7);			
			DOUTB_GREEN_O <= doutb_green(7);
			DOUTB_BLUE_O <= doutb_blue(7);			
		when "1000" =>
			enb <= "000100000000";														
			DOUTB_RED_O <= doutb_red(8);			
			DOUTB_GREEN_O <= doutb_green(8);
			DOUTB_BLUE_O <= doutb_blue(8);			
		when "1001" =>
			enb <= "001000000000";																
			DOUTB_RED_O <= doutb_red(9);		
			DOUTB_GREEN_O <= doutb_green(9);
			DOUTB_BLUE_O <= doutb_blue(9);				
		when "1010" =>
			enb <= "010000000000";																		
			DOUTB_RED_O <= doutb_red(10);			
			DOUTB_GREEN_O <= doutb_green(10);
			DOUTB_BLUE_O <= doutb_blue(10);			
		when "1011" =>
			enb <= "100000000000";				
			DOUTB_RED_O <= doutb_red(11);			
			DOUTB_GREEN_O <= doutb_green(11);
			DOUTB_BLUE_O <= doutb_blue(11);		
		when others =>
			null;
	end case;
end process;

-- CPU Writing Enable
process(ADDRA_I)
begin
	case ADDRA_I(15 downto 12) is
		when "0000" =>
			ena <= "000000000001";
					
		when "0001" => 
			ena <= "000000000010";
		
		when "0010" => 
			ena <= "000000000100";

		when "0011" => 
			ena <= "000000001000";

		when "0100" => 
			ena <= "000000010000";

		when "0101" => 
			ena <= "000000100000";

		when "0110" => 
			ena <= "000001000000";
			
		when "0111" => 
			ena <= "000010000000";
		
		when "1000" => 
			ena <= "000100000000";

		when "1001" => 
			ena <= "001000000000";

		when "1010" => 
			ena <= "010000000000";

		when "1011" => 
			ena <= "100000000000";
						
		when others =>
			null;

	end case;
end process;

 --------------------------------------------------------------------------
  -- DATA_WIDTH_A/B | BRAM_SIZE | RAM Depth | ADDRA/B Width | WEA/B Width --
  -- ===============|===========|===========|===============|=============--
  --     19-36      |  "36Kb"   |    1024   |    10-bit     |    4-bit    --
  --     10-18      |  "36Kb"   |    2048   |    11-bit     |    2-bit    --
  --     10-18      |  "18Kb"   |    1024   |    10-bit     |    2-bit    --
  --      5-9       |  "36Kb"   |    4096   |    12-bit     |    1-bit    --
  --      5-9       |  "18Kb"   |    2048   |    11-bit     |    1-bit    --
  --      3-4       |  "36Kb"   |    8192   |    13-bit     |    1-bit    --
  --      3-4       |  "18Kb"   |    4096   |    12-bit     |    1-bit    --
  --        2       |  "36Kb"   |   16384   |    14-bit     |    1-bit    --
  --        2       |  "18Kb"   |    8192   |    13-bit     |    1-bit    --
  --        1       |  "36Kb"   |   32768   |    15-bit     |    1-bit    --
  --        1       |  "18Kb"   |   16384   |    14-bit     |    1-bit    --
  --------------------------------------------------------------------------
bram_r_chain:for i in 0 to 11 generate
	bram_r : BRAM_TDP_MACRO
		generic map 
		(
			BRAM_SIZE => "36Kb", -- Target BRAM, "18Kb" or "36Kb" 
			DEVICE => "7SERIES", -- Target Device: "VIRTEX5", "VIRTEX6", "7SERIES", "SPARTAN6" 
			DOA_REG => 0, -- Optional port A output register (0 or 1)
			DOB_REG => 0, -- Optional port B output register (0 or 1)
			INIT_A => X"000000000", -- Initial values on A output port
			INIT_B => X"000000000", -- Initial values on B output port
			INIT_FILE => "NONE",
			READ_WIDTH_A => 8,   -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
			READ_WIDTH_B => 8,   -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
			SIM_COLLISION_CHECK => "ALL", -- Collision check enable "ALL", "WARNING_ONLY", 
									   -- "GENERATE_X_ONLY" or "NONE" 
			SRVAL_A => X"000000000",   -- Set/Reset value for A port output
			SRVAL_B => X"000000000",   -- Set/Reset value for B port output
			WRITE_MODE_A => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST" or "NO_CHANGE" 
			WRITE_MODE_B => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST" or "NO_CHANGE" 
			WRITE_WIDTH_A => 8, -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
			WRITE_WIDTH_B => 8, -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
			-- The following INIT_xx declarations specify the initial contents of the RAM
			INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
			
			-- The next set of INIT_xx are valid when configured as 36Kb
			INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
			INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
			
			-- The next set of INITP_xx are for the parity bits
			INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
			
			-- The next set of INIT_xx are valid when configured as 36Kb
			INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
			INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000"
		)
		port map 
		(
			DOA => open,     -- Output port-A data, width defined by READ_WIDTH_A parameter
			DOB => doutb_red(i),     -- Output port-B data, width defined by READ_WIDTH_B parameter
			ADDRA => ADDRA_I(11 downto 0),   -- Input port-A address, width defined by Port A depth
			ADDRB => ADDRB_I(11 downto 0),   -- Input port-B address, width defined by Port B depth
			CLKA => CLK,     		-- 1-bit input port-A clock
			CLKB => CLK,     		-- 1-bit input port-B clock
			DIA => SYS_I(23 downto 16),       	-- Input port-A data, width defined by WRITE_WIDTH_A parameter
			DIB => "00000000",      -- Input port-B data, width defined by WRITE_WIDTH_B parameter
			ENA => ena(i),       		-- 1-bit input port-A enable
			ENB => enb(i),       		-- 1-bit input port-B enable
			REGCEA => '0', 			-- 1-bit input port-A output register enable
			REGCEB => '0', 			-- 1-bit input port-B output register enable
			RSTA => rstA,     		-- 1-bit input port-A reset
			RSTB => rstB,     		-- 1-bit input port-B reset
			WEA => WEA_I,       	-- Input port-A write enable, width defined by Port A depth
			WEB => "0"        		-- Input port-B write enable, width defined by Port B depth
			
		);
end generate; -- bram_r_chain

bram_g_chain:for i in 0 to 11 generate
	bram_g : BRAM_TDP_MACRO
			generic map 
			(
				BRAM_SIZE => "36Kb", -- Target BRAM, "18Kb" or "36Kb" 
				DEVICE => "7SERIES", -- Target Device: "VIRTEX5", "VIRTEX6", "7SERIES", "SPARTAN6" 
				DOA_REG => 0, -- Optional port A output register (0 or 1)
				DOB_REG => 0, -- Optional port B output register (0 or 1)
				INIT_A => X"000000000", -- Initial values on A output port
				INIT_B => X"000000000", -- Initial values on B output port
				INIT_FILE => "NONE",
				READ_WIDTH_A => 8,   -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
				READ_WIDTH_B => 8,   -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
				SIM_COLLISION_CHECK => "ALL", -- Collision check enable "ALL", "WARNING_ONLY", 
										   -- "GENERATE_X_ONLY" or "NONE" 
				SRVAL_A => X"000000000",   -- Set/Reset value for A port output
				SRVAL_B => X"000000000",   -- Set/Reset value for B port output
				WRITE_MODE_A => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST" or "NO_CHANGE" 
				WRITE_MODE_B => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST" or "NO_CHANGE" 
				WRITE_WIDTH_A => 8, -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
				WRITE_WIDTH_B => 8, -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
				-- The following INIT_xx declarations specify the initial contents of the RAM
				INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
				
				-- The next set of INIT_xx are valid when configured as 36Kb
				INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
				INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
				
				-- The next set of INITP_xx are for the parity bits
				INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
				
				-- The next set of INIT_xx are valid when configured as 36Kb
				INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
				INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000"
			)
			port map 
			(
				DOA => open,     -- Output port-A data, width defined by READ_WIDTH_A parameter
				DOB => doutb_green(i),     -- Output port-B data, width defined by READ_WIDTH_B parameter
				ADDRA => ADDRA_I(11 downto 0),   -- Input port-A address, width defined by Port A depth
				ADDRB => ADDRB_I(11 downto 0),   -- Input port-B address, width defined by Port B depth
				CLKA => CLK,     		-- 1-bit input port-A clock
				CLKB => CLK,     		-- 1-bit input port-B clock
				DIA => SYS_I(15 downto 8),       	-- Input port-A data, width defined by WRITE_WIDTH_A parameter
				DIB => "00000000",      -- Input port-B data, width defined by WRITE_WIDTH_B parameter
				ENA => ena(i),       		-- 1-bit input port-A enable
				ENB => enb(i),       		-- 1-bit input port-B enable
				REGCEA => '0', 			-- 1-bit input port-A output register enable
				REGCEB => '0', 			-- 1-bit input port-B output register enable
				RSTA => rstA,     		-- 1-bit input port-A reset
				RSTB => rstB,     		-- 1-bit input port-B reset
				WEA => WEA_I,       	-- Input port-A write enable, width defined by Port A depth
				WEB => "0"        		-- Input port-B write enable, width defined by Port B depth
				
			);
end generate; -- bram_g_chain	

bram_b_chain:for i in 0 to 11 generate
	bram_b : BRAM_TDP_MACRO
				generic map 
				(
					BRAM_SIZE => "36Kb", -- Target BRAM, "18Kb" or "36Kb" 
					DEVICE => "7SERIES", -- Target Device: "VIRTEX5", "VIRTEX6", "7SERIES", "SPARTAN6" 
					DOA_REG => 0, -- Optional port A output register (0 or 1)
					DOB_REG => 0, -- Optional port B output register (0 or 1)
					INIT_A => X"000000000", -- Initial values on A output port
					INIT_B => X"000000000", -- Initial values on B output port
					INIT_FILE => "NONE",
					READ_WIDTH_A => 8,   -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
					READ_WIDTH_B => 8,   -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
					SIM_COLLISION_CHECK => "ALL", -- Collision check enable "ALL", "WARNING_ONLY", 
											   -- "GENERATE_X_ONLY" or "NONE" 
					SRVAL_A => X"000000000",   -- Set/Reset value for A port output
					SRVAL_B => X"000000000",   -- Set/Reset value for B port output
					WRITE_MODE_A => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST" or "NO_CHANGE" 
					WRITE_MODE_B => "WRITE_FIRST", -- "WRITE_FIRST", "READ_FIRST" or "NO_CHANGE" 
					WRITE_WIDTH_A => 8, -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
					WRITE_WIDTH_B => 8, -- Valid values are 1-36 (19-36 only valid when BRAM_SIZE="36Kb")
					-- The following INIT_xx declarations specify the initial contents of the RAM
					INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
					
					-- The next set of INIT_xx are valid when configured as 36Kb
					INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
					INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
					
					-- The next set of INITP_xx are for the parity bits
					INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
					
					-- The next set of INIT_xx are valid when configured as 36Kb
					INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
					INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000"
				)
				port map 
				(
					DOA => open,     -- Output port-A data, width defined by READ_WIDTH_A parameter
					DOB => doutb_blue(i),     -- Output port-B data, width defined by READ_WIDTH_B parameter
					ADDRA => ADDRA_I(11 downto 0),   -- Input port-A address, width defined by Port A depth
					ADDRB => ADDRB_I(11 downto 0),   -- Input port-B address, width defined by Port B depth
					CLKA => CLK,     		-- 1-bit input port-A clock
					CLKB => CLK,     		-- 1-bit input port-B clock
					DIA => SYS_I(7 downto 0),       	-- Input port-A data, width defined by WRITE_WIDTH_A parameter
					DIB => "00000000",      -- Input port-B data, width defined by WRITE_WIDTH_B parameter
					ENA => ena(i),       		-- 1-bit input port-A enable
					ENB => enb(i),       		-- 1-bit input port-B enable
					REGCEA => '0', 			-- 1-bit input port-A output register enable
					REGCEB => '0', 			-- 1-bit input port-B output register enable
					RSTA => rstA,     		-- 1-bit input port-A reset
					RSTB => rstB,     		-- 1-bit input port-B reset
					WEA => WEA_I,       	-- Input port-A write enable, width defined by Port A depth
					WEB => "0"        		-- Input port-B write enable, width defined by Port B depth
					
				);		
end generate; -- bram_b_chain

end Behavioral;
