-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gen4 is
port (
    ap_local_block : OUT STD_LOGIC;
    ap_local_deadlock : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    valid : IN STD_LOGIC;
    set : IN STD_LOGIC;
    p_idxs : IN STD_LOGIC_VECTOR (63 downto 0);
    data_out_0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_0_ap_vld : OUT STD_LOGIC;
    data_out_1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_1_ap_vld : OUT STD_LOGIC;
    data_out_2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_2_ap_vld : OUT STD_LOGIC;
    data_out_3 : OUT STD_LOGIC_VECTOR (63 downto 0);
    data_out_3_ap_vld : OUT STD_LOGIC;
    orbit_out_0 : OUT STD_LOGIC;
    orbit_out_0_ap_vld : OUT STD_LOGIC;
    orbit_out_1 : OUT STD_LOGIC;
    orbit_out_1_ap_vld : OUT STD_LOGIC;
    orbit_out_2 : OUT STD_LOGIC;
    orbit_out_2_ap_vld : OUT STD_LOGIC;
    orbit_out_3 : OUT STD_LOGIC;
    orbit_out_3_ap_vld : OUT STD_LOGIC;
    start_out_0 : OUT STD_LOGIC;
    start_out_0_ap_vld : OUT STD_LOGIC;
    start_out_1 : OUT STD_LOGIC;
    start_out_1_ap_vld : OUT STD_LOGIC;
    start_out_2 : OUT STD_LOGIC;
    start_out_2_ap_vld : OUT STD_LOGIC;
    start_out_3 : OUT STD_LOGIC;
    start_out_3_ap_vld : OUT STD_LOGIC;
    end_out_0 : OUT STD_LOGIC;
    end_out_0_ap_vld : OUT STD_LOGIC;
    end_out_1 : OUT STD_LOGIC;
    end_out_1_ap_vld : OUT STD_LOGIC;
    end_out_2 : OUT STD_LOGIC;
    end_out_2_ap_vld : OUT STD_LOGIC;
    end_out_3 : OUT STD_LOGIC;
    end_out_3_ap_vld : OUT STD_LOGIC;
    valid_out_0 : OUT STD_LOGIC;
    valid_out_0_ap_vld : OUT STD_LOGIC;
    valid_out_1 : OUT STD_LOGIC;
    valid_out_1_ap_vld : OUT STD_LOGIC;
    valid_out_2 : OUT STD_LOGIC;
    valid_out_2_ap_vld : OUT STD_LOGIC;
    valid_out_3 : OUT STD_LOGIC;
    valid_out_3_ap_vld : OUT STD_LOGIC;
    CLOCK_RATIO_MINUS_ONE : IN STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of gen4 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "gen4_gen4,hls_ip_2021_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcku15p-ffva1760-2-e,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.772000,HLS_SYN_LAT=11,HLS_SYN_TPT=1,HLS_SYN_MEM=6,HLS_SYN_DSP=0,HLS_SYN_FF=11046,HLS_SYN_LUT=2568,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_35 : STD_LOGIC_VECTOR (7 downto 0) := "00110101";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv9_1FC : STD_LOGIC_VECTOR (8 downto 0) := "111111100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_FC : STD_LOGIC_VECTOR (7 downto 0) := "11111100";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv18_72 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001110010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal npuppi_V : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal irow_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal running : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal NLUT_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal NLUT_V_ce0 : STD_LOGIC;
    signal NLUT_V_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal rptr : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal nremaining_V : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal wptr : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal grp_gen_puppi_fu_761_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal and_ln125_reg_1231 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_reg_1231_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal running_load_reg_1243 : STD_LOGIC_VECTOR (0 downto 0);
    signal running_load_reg_1243_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1247 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1247_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_1294 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_1294_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_reg_1231_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_reg_1231_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_reg_1231_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_reg_1231_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_reg_1231_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_reg_1231_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_reg_1231_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_reg_1231_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_reg_1231_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln125_fu_804_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln125_reg_1235 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln125_reg_1235_pp0_iter1_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln125_reg_1235_pp0_iter2_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln125_reg_1235_pp0_iter3_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln125_reg_1235_pp0_iter4_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln125_reg_1235_pp0_iter5_reg : STD_LOGIC_VECTOR (33 downto 0);
    signal running_load_load_fu_812_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal running_load_reg_1243_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal running_load_reg_1243_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal running_load_reg_1243_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal running_load_reg_1243_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal running_load_reg_1243_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal running_load_reg_1243_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal running_load_reg_1243_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal running_load_reg_1243_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal running_load_reg_1243_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1247_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1247_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1247_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1247_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1247_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1247_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1247_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1247_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_reg_1247_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_1_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_1_reg_1251 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_1_reg_1251_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_1_reg_1251_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_1_reg_1251_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1064_1_reg_1251_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1068_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1068_reg_1255 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1068_reg_1255_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1068_reg_1255_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1068_reg_1255_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1068_reg_1255_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_fu_887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_reg_1264 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_reg_1264_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_reg_1264_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_reg_1264_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_reg_1264_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_reg_1264_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_reg_1264_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_reg_1264_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_reg_1264_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_reg_1264_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal N_5_fu_960_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal N_5_reg_1284 : STD_LOGIC_VECTOR (6 downto 0);
    signal N_4_fu_986_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal N_4_reg_1289 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln1072_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_1294_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_1294_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_1294_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_1294_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_fu_1020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_reg_1300 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_reg_1300_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_reg_1300_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_reg_1300_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_reg_1300_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_reg_1300_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_1_fu_1036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_1_reg_1305 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_1_reg_1305_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_1_reg_1305_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_1_reg_1305_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_1_reg_1305_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_1_reg_1305_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_1_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_1_reg_1311 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_1_reg_1311_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_1_reg_1311_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_1_reg_1311_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_1_reg_1311_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_1_reg_1311_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_2_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_2_reg_1316 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_2_reg_1316_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_2_reg_1316_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_2_reg_1316_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_2_reg_1316_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_2_reg_1316_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_2_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_2_reg_1322 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_2_reg_1322_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_2_reg_1322_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_2_reg_1322_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_2_reg_1322_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_2_reg_1322_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_3_fu_1080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_3_reg_1327 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_3_reg_1327_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_3_reg_1327_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_3_reg_1327_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_3_reg_1327_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_3_reg_1327_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_3_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_3_reg_1333 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_3_reg_1333_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_3_reg_1333_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_3_reg_1333_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_3_reg_1333_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1076_3_reg_1333_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_reg_1338 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_reg_1338_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_reg_1338_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_reg_1338_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_reg_1338_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_3_fu_1139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_3_reg_1343 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_3_reg_1343_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_3_reg_1343_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_3_reg_1343_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_3_reg_1343_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_4_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_4_reg_1348 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_4_reg_1348_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_4_reg_1348_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_4_reg_1348_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_4_reg_1348_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_5_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_5_reg_1353 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_5_reg_1353_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_5_reg_1353_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_5_reg_1353_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1084_5_reg_1353_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_gen_puppi_fu_768_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_gen_puppi_fu_775_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_gen_puppi_fu_782_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_gen_puppi_fu_761_ap_start : STD_LOGIC;
    signal grp_gen_puppi_fu_761_ap_done : STD_LOGIC;
    signal grp_gen_puppi_fu_761_ap_idle : STD_LOGIC;
    signal grp_gen_puppi_fu_761_ap_ready : STD_LOGIC;
    signal grp_gen_puppi_fu_768_ap_start : STD_LOGIC;
    signal grp_gen_puppi_fu_768_ap_done : STD_LOGIC;
    signal grp_gen_puppi_fu_768_ap_idle : STD_LOGIC;
    signal grp_gen_puppi_fu_768_ap_ready : STD_LOGIC;
    signal grp_gen_puppi_fu_775_ap_start : STD_LOGIC;
    signal grp_gen_puppi_fu_775_ap_done : STD_LOGIC;
    signal grp_gen_puppi_fu_775_ap_idle : STD_LOGIC;
    signal grp_gen_puppi_fu_775_ap_ready : STD_LOGIC;
    signal grp_gen_puppi_fu_782_ap_start : STD_LOGIC;
    signal grp_gen_puppi_fu_782_ap_done : STD_LOGIC;
    signal grp_gen_puppi_fu_782_ap_idle : STD_LOGIC;
    signal grp_gen_puppi_fu_782_ap_ready : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_ref_tmp50_0_reg_345 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_ref_tmp50_1_reg_356 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_ref_tmp50_2_reg_367 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_ref_tmp50_3_reg_378 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_data_out_0_new_0_phi_fu_392_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_389 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_valid_out_0_new_0_phi_fu_403_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_399 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_orbit_out_0_new_0_phi_fu_413_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_410 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_start_out_0_new_0_phi_fu_424_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_420 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_end_out_0_new_0_phi_fu_435_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_432 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln157_fu_1192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_data_out_1_new_0_phi_fu_444_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_valid_out_1_new_0_phi_fu_455_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_451 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_end_out_1_new_0_phi_fu_465_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln157_1_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_data_out_2_new_0_phi_fu_474_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_471 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_valid_out_2_new_0_phi_fu_485_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_end_out_2_new_0_phi_fu_495_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_492 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln157_2_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_data_out_3_new_0_phi_fu_504_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_501 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_valid_out_3_new_0_phi_fu_515_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_end_out_3_new_0_phi_fu_525_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_522 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln157_3_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_data_out_0_new_2_phi_fu_535_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_data_out_0_new_2_reg_531 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_valid_out_0_new_2_phi_fu_551_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_valid_out_0_new_2_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_orbit_out_0_new_2_reg_563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_start_out_0_new_2_phi_fu_586_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_start_out_0_new_2_reg_582 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_end_out_0_new_2_phi_fu_605_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_end_out_0_new_2_reg_601 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_data_out_1_new_2_phi_fu_621_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_data_out_1_new_2_reg_617 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_valid_out_1_new_2_phi_fu_637_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_valid_out_1_new_2_reg_633 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_end_out_1_new_2_phi_fu_653_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_end_out_1_new_2_reg_649 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_data_out_2_new_2_phi_fu_669_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_data_out_2_new_2_reg_665 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_valid_out_2_new_2_phi_fu_685_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_valid_out_2_new_2_reg_681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_end_out_2_new_2_phi_fu_701_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_end_out_2_new_2_reg_697 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_data_out_3_new_2_phi_fu_717_p6 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter0_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter2_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter3_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter4_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter5_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter6_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter7_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter8_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter9_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter10_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_reg_pp0_iter11_data_out_3_new_2_reg_713 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_phi_mux_valid_out_3_new_2_phi_fu_733_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_valid_out_3_new_2_reg_729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_end_out_3_new_2_phi_fu_749_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_end_out_3_new_2_reg_745 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_gen_puppi_fu_761_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op162_call_state7_state6 : BOOLEAN;
    signal ap_predicate_op166_call_state7_state6 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_gen_puppi_fu_768_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op163_call_state7_state6 : BOOLEAN;
    signal grp_gen_puppi_fu_775_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op164_call_state7_state6 : BOOLEAN;
    signal grp_gen_puppi_fu_782_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op165_call_state7_state6 : BOOLEAN;
    signal zext_ln587_1_fu_876_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln587_fu_927_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln885_fu_836_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln885_1_fu_860_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln159_fu_1114_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln146_fu_1173_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln885_2_fu_899_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal valid_read_read_fu_172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal and_ln125_fu_798_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln125_fu_798_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln674_1_fu_872_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln674_fu_923_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal N_2_fu_940_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1212_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_6_fu_949_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_6_fu_949_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_1_fu_956_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal N_2_fu_940_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal N_fu_966_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1220_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_975_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_975_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_fu_982_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal N_fu_966_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nremaining_V_load_cast_fu_1004_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_fu_1008_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_2_fu_1026_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_3_fu_1042_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_1070_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_1086_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln1084_6_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln229_1_fu_1108_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1151_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1064_fu_996_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln229_fu_1167_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1212_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1212_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1220_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1220_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to10 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1212_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_1220_p00 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_condition_302 : BOOLEAN;
    signal ap_condition_1072 : BOOLEAN;
    signal ap_condition_230 : BOOLEAN;
    signal ap_condition_227 : BOOLEAN;
    signal ap_condition_457 : BOOLEAN;
    signal ap_condition_462 : BOOLEAN;
    signal ap_condition_467 : BOOLEAN;
    signal ap_condition_536 : BOOLEAN;
    signal ap_condition_553 : BOOLEAN;
    signal ap_condition_570 : BOOLEAN;
    signal ap_condition_587 : BOOLEAN;
    signal ap_condition_1089 : BOOLEAN;
    signal ap_condition_292 : BOOLEAN;
    signal ap_condition_307 : BOOLEAN;
    signal ap_condition_502 : BOOLEAN;
    signal ap_condition_1079 : BOOLEAN;
    signal ap_condition_1442 : BOOLEAN;
    signal ap_condition_1098 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component gen4_gen_puppi IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        rnd : IN STD_LOGIC_VECTOR (33 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component gen4_mul_mul_11ns_7ns_18_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component gen4_NLUT_V_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    NLUT_V_U : component gen4_NLUT_V_ROM_AUTO_1R
    generic map (
        DataWidth => 11,
        AddressRange => 2047,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => NLUT_V_address0,
        ce0 => NLUT_V_ce0,
        q0 => NLUT_V_q0);

    grp_gen_puppi_fu_761 : component gen4_gen_puppi
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gen_puppi_fu_761_ap_start,
        ap_done => grp_gen_puppi_fu_761_ap_done,
        ap_idle => grp_gen_puppi_fu_761_ap_idle,
        ap_ready => grp_gen_puppi_fu_761_ap_ready,
        ap_ce => ap_const_logic_1,
        rnd => trunc_ln125_reg_1235_pp0_iter5_reg,
        ap_return => grp_gen_puppi_fu_761_ap_return);

    grp_gen_puppi_fu_768 : component gen4_gen_puppi
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gen_puppi_fu_768_ap_start,
        ap_done => grp_gen_puppi_fu_768_ap_done,
        ap_idle => grp_gen_puppi_fu_768_ap_idle,
        ap_ready => grp_gen_puppi_fu_768_ap_ready,
        ap_ce => ap_const_logic_1,
        rnd => trunc_ln125_reg_1235_pp0_iter5_reg,
        ap_return => grp_gen_puppi_fu_768_ap_return);

    grp_gen_puppi_fu_775 : component gen4_gen_puppi
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gen_puppi_fu_775_ap_start,
        ap_done => grp_gen_puppi_fu_775_ap_done,
        ap_idle => grp_gen_puppi_fu_775_ap_idle,
        ap_ready => grp_gen_puppi_fu_775_ap_ready,
        ap_ce => ap_const_logic_1,
        rnd => trunc_ln125_reg_1235_pp0_iter5_reg,
        ap_return => grp_gen_puppi_fu_775_ap_return);

    grp_gen_puppi_fu_782 : component gen4_gen_puppi
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_gen_puppi_fu_782_ap_start,
        ap_done => grp_gen_puppi_fu_782_ap_done,
        ap_idle => grp_gen_puppi_fu_782_ap_idle,
        ap_ready => grp_gen_puppi_fu_782_ap_ready,
        ap_ce => ap_const_logic_1,
        rnd => trunc_ln125_reg_1235_pp0_iter5_reg,
        ap_return => grp_gen_puppi_fu_782_ap_return);

    mul_mul_11ns_7ns_18_4_1_U9 : component gen4_mul_mul_11ns_7ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 7,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1212_p0,
        din1 => grp_fu_1212_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1212_p2);

    mul_mul_11ns_7ns_18_4_1_U10 : component gen4_mul_mul_11ns_7ns_18_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 7,
        dout_WIDTH => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1220_p0,
        din1 => grp_fu_1220_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1220_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_gen_puppi_fu_761_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gen_puppi_fu_761_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_predicate_op166_call_state7_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_predicate_op162_call_state7_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)))) then 
                    grp_gen_puppi_fu_761_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gen_puppi_fu_761_ap_ready = ap_const_logic_1)) then 
                    grp_gen_puppi_fu_761_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gen_puppi_fu_768_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gen_puppi_fu_768_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_op163_call_state7_state6 = ap_const_boolean_1))) then 
                    grp_gen_puppi_fu_768_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gen_puppi_fu_768_ap_ready = ap_const_logic_1)) then 
                    grp_gen_puppi_fu_768_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gen_puppi_fu_775_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gen_puppi_fu_775_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_op164_call_state7_state6 = ap_const_boolean_1))) then 
                    grp_gen_puppi_fu_775_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gen_puppi_fu_775_ap_ready = ap_const_logic_1)) then 
                    grp_gen_puppi_fu_775_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_gen_puppi_fu_782_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_gen_puppi_fu_782_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_op165_call_state7_state6 = ap_const_boolean_1))) then 
                    grp_gen_puppi_fu_782_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_gen_puppi_fu_782_ap_ready = ap_const_logic_1)) then 
                    grp_gen_puppi_fu_782_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_389_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_389 <= grp_gen_puppi_fu_761_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter10_data_out_0_new_0_reg_389;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_441_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_441 <= grp_gen_puppi_fu_761_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter10_data_out_1_new_0_reg_441;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_471_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_471 <= grp_gen_puppi_fu_761_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter10_data_out_2_new_0_reg_471;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_501_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_501 <= grp_gen_puppi_fu_761_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter10_data_out_3_new_0_reg_501;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_432 <= icmp_ln1084_reg_1338_pp0_iter9_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter10_end_out_0_new_0_reg_432;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_462_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_462 <= icmp_ln1084_3_reg_1343_pp0_iter9_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter10_end_out_1_new_0_reg_462;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_492 <= icmp_ln1084_4_reg_1348_pp0_iter9_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter10_end_out_2_new_0_reg_492;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_522 <= icmp_ln1084_5_reg_1353_pp0_iter9_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter10_end_out_3_new_0_reg_522;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_410 <= cmp_i_i131_reg_1264_pp0_iter9_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter10_orbit_out_0_new_0_reg_410;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_ref_tmp50_0_reg_345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_227)) then 
                    ap_phi_reg_pp0_iter11_ref_tmp50_0_reg_345 <= grp_gen_puppi_fu_761_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter10_ref_tmp50_0_reg_345;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_ref_tmp50_1_reg_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_457)) then 
                    ap_phi_reg_pp0_iter11_ref_tmp50_1_reg_356 <= grp_gen_puppi_fu_768_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter10_ref_tmp50_1_reg_356;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_ref_tmp50_2_reg_367_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_462)) then 
                    ap_phi_reg_pp0_iter11_ref_tmp50_2_reg_367 <= grp_gen_puppi_fu_775_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter10_ref_tmp50_2_reg_367;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_ref_tmp50_3_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_467)) then 
                    ap_phi_reg_pp0_iter11_ref_tmp50_3_reg_378 <= grp_gen_puppi_fu_782_ap_return;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter10_ref_tmp50_3_reg_378;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_420 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter10_start_out_0_new_0_reg_420;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_399 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter10_valid_out_0_new_0_reg_399;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_451 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter10_valid_out_1_new_0_reg_451;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_481 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter10_valid_out_2_new_0_reg_481;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_511_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_230)) then 
                    ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_511 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter10_valid_out_3_new_0_reg_511;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_531_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_531 <= ap_const_lv64_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter0_data_out_0_new_2_reg_531;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_617 <= ap_const_lv64_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter0_data_out_1_new_2_reg_617;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_665 <= ap_const_lv64_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter0_data_out_2_new_2_reg_665;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_713 <= ap_const_lv64_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter0_data_out_3_new_2_reg_713;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_601_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_601 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter0_end_out_0_new_2_reg_601;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_649_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_649 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter0_end_out_1_new_2_reg_649;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_697_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_697 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter0_end_out_2_new_2_reg_697;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_745_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_745 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter0_end_out_3_new_2_reg_745;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_563 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter0_orbit_out_0_new_2_reg_563;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_582 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter0_start_out_0_new_2_reg_582;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_547 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter0_valid_out_0_new_2_reg_547;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_633_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_633 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter0_valid_out_1_new_2_reg_633;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_681 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter0_valid_out_2_new_2_reg_681;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_729_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)))) then 
                ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_729 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter0_valid_out_3_new_2_reg_729;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_ref_tmp50_0_reg_345_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_536)) then 
                    ap_phi_reg_pp0_iter6_ref_tmp50_0_reg_345 <= ap_const_lv64_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter5_ref_tmp50_0_reg_345;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_ref_tmp50_1_reg_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_553)) then 
                    ap_phi_reg_pp0_iter6_ref_tmp50_1_reg_356 <= ap_const_lv64_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter5_ref_tmp50_1_reg_356;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_ref_tmp50_2_reg_367_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_570)) then 
                    ap_phi_reg_pp0_iter6_ref_tmp50_2_reg_367 <= ap_const_lv64_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter5_ref_tmp50_2_reg_367;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter6_ref_tmp50_3_reg_378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_587)) then 
                    ap_phi_reg_pp0_iter6_ref_tmp50_3_reg_378 <= ap_const_lv64_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter6_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter5_ref_tmp50_3_reg_378;
                end if;
            end if; 
        end if;
    end process;

    irow_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if ((ap_const_lv1_1 = and_ln125_fu_798_p2)) then 
                    irow_V <= ap_const_lv8_0_2;
                elsif ((ap_const_boolean_1 = ap_condition_307)) then 
                    irow_V <= ap_const_lv8_1;
                elsif ((ap_const_boolean_1 = ap_condition_292)) then 
                    irow_V <= ap_const_lv8_0_1;
                elsif ((ap_const_boolean_1 = ap_condition_1089)) then 
                    irow_V <= add_ln885_fu_836_p2;
                end if;
            end if; 
        end if;
    end process;

    npuppi_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                if ((ap_const_lv1_1 = and_ln125_reg_1231_pp0_iter4_reg)) then 
                    npuppi_V <= N_4_reg_1289;
                elsif ((ap_const_boolean_1 = ap_condition_1079)) then 
                    npuppi_V <= N_5_reg_1284;
                end if;
            end if; 
        end if;
    end process;

    nremaining_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1442)) then
                if ((icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_1)) then 
                    nremaining_V <= select_ln146_fu_1173_p3;
                elsif ((icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_0)) then 
                    nremaining_V <= select_ln159_fu_1114_p3;
                end if;
            end if; 
        end if;
    end process;

    running_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_502)) then
                if ((ap_const_lv1_1 = and_ln125_fu_798_p2)) then 
                    running <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_condition_1098)) then 
                    running <= ap_const_lv1_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln125_reg_1231_pp0_iter3_reg))) then
                N_4_reg_1289 <= N_4_fu_986_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1068_reg_1255_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1064_1_reg_1251_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln1064_reg_1247_pp0_iter3_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter3_reg))) then
                N_5_reg_1284 <= N_5_fu_960_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln125_reg_1231 <= and_ln125_fu_798_p2;
                and_ln125_reg_1231_pp0_iter1_reg <= and_ln125_reg_1231;
                cmp_i_i131_reg_1264_pp0_iter1_reg <= cmp_i_i131_reg_1264;
                icmp_ln1064_1_reg_1251_pp0_iter1_reg <= icmp_ln1064_1_reg_1251;
                icmp_ln1064_reg_1247_pp0_iter1_reg <= icmp_ln1064_reg_1247;
                icmp_ln1068_reg_1255_pp0_iter1_reg <= icmp_ln1068_reg_1255;
                running_load_reg_1243 <= running;
                running_load_reg_1243_pp0_iter1_reg <= running_load_reg_1243;
                trunc_ln125_reg_1235 <= trunc_ln125_fu_804_p1;
                trunc_ln125_reg_1235_pp0_iter1_reg <= trunc_ln125_reg_1235;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln125_reg_1231_pp0_iter10_reg <= and_ln125_reg_1231_pp0_iter9_reg;
                and_ln125_reg_1231_pp0_iter2_reg <= and_ln125_reg_1231_pp0_iter1_reg;
                and_ln125_reg_1231_pp0_iter3_reg <= and_ln125_reg_1231_pp0_iter2_reg;
                and_ln125_reg_1231_pp0_iter4_reg <= and_ln125_reg_1231_pp0_iter3_reg;
                and_ln125_reg_1231_pp0_iter5_reg <= and_ln125_reg_1231_pp0_iter4_reg;
                and_ln125_reg_1231_pp0_iter6_reg <= and_ln125_reg_1231_pp0_iter5_reg;
                and_ln125_reg_1231_pp0_iter7_reg <= and_ln125_reg_1231_pp0_iter6_reg;
                and_ln125_reg_1231_pp0_iter8_reg <= and_ln125_reg_1231_pp0_iter7_reg;
                and_ln125_reg_1231_pp0_iter9_reg <= and_ln125_reg_1231_pp0_iter8_reg;
                cmp_i_i131_reg_1264_pp0_iter2_reg <= cmp_i_i131_reg_1264_pp0_iter1_reg;
                cmp_i_i131_reg_1264_pp0_iter3_reg <= cmp_i_i131_reg_1264_pp0_iter2_reg;
                cmp_i_i131_reg_1264_pp0_iter4_reg <= cmp_i_i131_reg_1264_pp0_iter3_reg;
                cmp_i_i131_reg_1264_pp0_iter5_reg <= cmp_i_i131_reg_1264_pp0_iter4_reg;
                cmp_i_i131_reg_1264_pp0_iter6_reg <= cmp_i_i131_reg_1264_pp0_iter5_reg;
                cmp_i_i131_reg_1264_pp0_iter7_reg <= cmp_i_i131_reg_1264_pp0_iter6_reg;
                cmp_i_i131_reg_1264_pp0_iter8_reg <= cmp_i_i131_reg_1264_pp0_iter7_reg;
                cmp_i_i131_reg_1264_pp0_iter9_reg <= cmp_i_i131_reg_1264_pp0_iter8_reg;
                icmp_ln1064_1_reg_1251_pp0_iter2_reg <= icmp_ln1064_1_reg_1251_pp0_iter1_reg;
                icmp_ln1064_1_reg_1251_pp0_iter3_reg <= icmp_ln1064_1_reg_1251_pp0_iter2_reg;
                icmp_ln1064_1_reg_1251_pp0_iter4_reg <= icmp_ln1064_1_reg_1251_pp0_iter3_reg;
                icmp_ln1064_reg_1247_pp0_iter10_reg <= icmp_ln1064_reg_1247_pp0_iter9_reg;
                icmp_ln1064_reg_1247_pp0_iter2_reg <= icmp_ln1064_reg_1247_pp0_iter1_reg;
                icmp_ln1064_reg_1247_pp0_iter3_reg <= icmp_ln1064_reg_1247_pp0_iter2_reg;
                icmp_ln1064_reg_1247_pp0_iter4_reg <= icmp_ln1064_reg_1247_pp0_iter3_reg;
                icmp_ln1064_reg_1247_pp0_iter5_reg <= icmp_ln1064_reg_1247_pp0_iter4_reg;
                icmp_ln1064_reg_1247_pp0_iter6_reg <= icmp_ln1064_reg_1247_pp0_iter5_reg;
                icmp_ln1064_reg_1247_pp0_iter7_reg <= icmp_ln1064_reg_1247_pp0_iter6_reg;
                icmp_ln1064_reg_1247_pp0_iter8_reg <= icmp_ln1064_reg_1247_pp0_iter7_reg;
                icmp_ln1064_reg_1247_pp0_iter9_reg <= icmp_ln1064_reg_1247_pp0_iter8_reg;
                icmp_ln1068_reg_1255_pp0_iter2_reg <= icmp_ln1068_reg_1255_pp0_iter1_reg;
                icmp_ln1068_reg_1255_pp0_iter3_reg <= icmp_ln1068_reg_1255_pp0_iter2_reg;
                icmp_ln1068_reg_1255_pp0_iter4_reg <= icmp_ln1068_reg_1255_pp0_iter3_reg;
                icmp_ln1072_1_reg_1305_pp0_iter10_reg <= icmp_ln1072_1_reg_1305_pp0_iter9_reg;
                icmp_ln1072_1_reg_1305_pp0_iter6_reg <= icmp_ln1072_1_reg_1305;
                icmp_ln1072_1_reg_1305_pp0_iter7_reg <= icmp_ln1072_1_reg_1305_pp0_iter6_reg;
                icmp_ln1072_1_reg_1305_pp0_iter8_reg <= icmp_ln1072_1_reg_1305_pp0_iter7_reg;
                icmp_ln1072_1_reg_1305_pp0_iter9_reg <= icmp_ln1072_1_reg_1305_pp0_iter8_reg;
                icmp_ln1072_2_reg_1316_pp0_iter10_reg <= icmp_ln1072_2_reg_1316_pp0_iter9_reg;
                icmp_ln1072_2_reg_1316_pp0_iter6_reg <= icmp_ln1072_2_reg_1316;
                icmp_ln1072_2_reg_1316_pp0_iter7_reg <= icmp_ln1072_2_reg_1316_pp0_iter6_reg;
                icmp_ln1072_2_reg_1316_pp0_iter8_reg <= icmp_ln1072_2_reg_1316_pp0_iter7_reg;
                icmp_ln1072_2_reg_1316_pp0_iter9_reg <= icmp_ln1072_2_reg_1316_pp0_iter8_reg;
                icmp_ln1072_3_reg_1327_pp0_iter10_reg <= icmp_ln1072_3_reg_1327_pp0_iter9_reg;
                icmp_ln1072_3_reg_1327_pp0_iter6_reg <= icmp_ln1072_3_reg_1327;
                icmp_ln1072_3_reg_1327_pp0_iter7_reg <= icmp_ln1072_3_reg_1327_pp0_iter6_reg;
                icmp_ln1072_3_reg_1327_pp0_iter8_reg <= icmp_ln1072_3_reg_1327_pp0_iter7_reg;
                icmp_ln1072_3_reg_1327_pp0_iter9_reg <= icmp_ln1072_3_reg_1327_pp0_iter8_reg;
                icmp_ln1072_reg_1294_pp0_iter10_reg <= icmp_ln1072_reg_1294_pp0_iter9_reg;
                icmp_ln1072_reg_1294_pp0_iter6_reg <= icmp_ln1072_reg_1294;
                icmp_ln1072_reg_1294_pp0_iter7_reg <= icmp_ln1072_reg_1294_pp0_iter6_reg;
                icmp_ln1072_reg_1294_pp0_iter8_reg <= icmp_ln1072_reg_1294_pp0_iter7_reg;
                icmp_ln1072_reg_1294_pp0_iter9_reg <= icmp_ln1072_reg_1294_pp0_iter8_reg;
                icmp_ln1076_1_reg_1311_pp0_iter10_reg <= icmp_ln1076_1_reg_1311_pp0_iter9_reg;
                icmp_ln1076_1_reg_1311_pp0_iter6_reg <= icmp_ln1076_1_reg_1311;
                icmp_ln1076_1_reg_1311_pp0_iter7_reg <= icmp_ln1076_1_reg_1311_pp0_iter6_reg;
                icmp_ln1076_1_reg_1311_pp0_iter8_reg <= icmp_ln1076_1_reg_1311_pp0_iter7_reg;
                icmp_ln1076_1_reg_1311_pp0_iter9_reg <= icmp_ln1076_1_reg_1311_pp0_iter8_reg;
                icmp_ln1076_2_reg_1322_pp0_iter10_reg <= icmp_ln1076_2_reg_1322_pp0_iter9_reg;
                icmp_ln1076_2_reg_1322_pp0_iter6_reg <= icmp_ln1076_2_reg_1322;
                icmp_ln1076_2_reg_1322_pp0_iter7_reg <= icmp_ln1076_2_reg_1322_pp0_iter6_reg;
                icmp_ln1076_2_reg_1322_pp0_iter8_reg <= icmp_ln1076_2_reg_1322_pp0_iter7_reg;
                icmp_ln1076_2_reg_1322_pp0_iter9_reg <= icmp_ln1076_2_reg_1322_pp0_iter8_reg;
                icmp_ln1076_3_reg_1333_pp0_iter10_reg <= icmp_ln1076_3_reg_1333_pp0_iter9_reg;
                icmp_ln1076_3_reg_1333_pp0_iter6_reg <= icmp_ln1076_3_reg_1333;
                icmp_ln1076_3_reg_1333_pp0_iter7_reg <= icmp_ln1076_3_reg_1333_pp0_iter6_reg;
                icmp_ln1076_3_reg_1333_pp0_iter8_reg <= icmp_ln1076_3_reg_1333_pp0_iter7_reg;
                icmp_ln1076_3_reg_1333_pp0_iter9_reg <= icmp_ln1076_3_reg_1333_pp0_iter8_reg;
                icmp_ln1076_reg_1300_pp0_iter10_reg <= icmp_ln1076_reg_1300_pp0_iter9_reg;
                icmp_ln1076_reg_1300_pp0_iter6_reg <= icmp_ln1076_reg_1300;
                icmp_ln1076_reg_1300_pp0_iter7_reg <= icmp_ln1076_reg_1300_pp0_iter6_reg;
                icmp_ln1076_reg_1300_pp0_iter8_reg <= icmp_ln1076_reg_1300_pp0_iter7_reg;
                icmp_ln1076_reg_1300_pp0_iter9_reg <= icmp_ln1076_reg_1300_pp0_iter8_reg;
                icmp_ln1084_3_reg_1343_pp0_iter6_reg <= icmp_ln1084_3_reg_1343;
                icmp_ln1084_3_reg_1343_pp0_iter7_reg <= icmp_ln1084_3_reg_1343_pp0_iter6_reg;
                icmp_ln1084_3_reg_1343_pp0_iter8_reg <= icmp_ln1084_3_reg_1343_pp0_iter7_reg;
                icmp_ln1084_3_reg_1343_pp0_iter9_reg <= icmp_ln1084_3_reg_1343_pp0_iter8_reg;
                icmp_ln1084_4_reg_1348_pp0_iter6_reg <= icmp_ln1084_4_reg_1348;
                icmp_ln1084_4_reg_1348_pp0_iter7_reg <= icmp_ln1084_4_reg_1348_pp0_iter6_reg;
                icmp_ln1084_4_reg_1348_pp0_iter8_reg <= icmp_ln1084_4_reg_1348_pp0_iter7_reg;
                icmp_ln1084_4_reg_1348_pp0_iter9_reg <= icmp_ln1084_4_reg_1348_pp0_iter8_reg;
                icmp_ln1084_5_reg_1353_pp0_iter6_reg <= icmp_ln1084_5_reg_1353;
                icmp_ln1084_5_reg_1353_pp0_iter7_reg <= icmp_ln1084_5_reg_1353_pp0_iter6_reg;
                icmp_ln1084_5_reg_1353_pp0_iter8_reg <= icmp_ln1084_5_reg_1353_pp0_iter7_reg;
                icmp_ln1084_5_reg_1353_pp0_iter9_reg <= icmp_ln1084_5_reg_1353_pp0_iter8_reg;
                icmp_ln1084_reg_1338_pp0_iter6_reg <= icmp_ln1084_reg_1338;
                icmp_ln1084_reg_1338_pp0_iter7_reg <= icmp_ln1084_reg_1338_pp0_iter6_reg;
                icmp_ln1084_reg_1338_pp0_iter8_reg <= icmp_ln1084_reg_1338_pp0_iter7_reg;
                icmp_ln1084_reg_1338_pp0_iter9_reg <= icmp_ln1084_reg_1338_pp0_iter8_reg;
                running_load_reg_1243_pp0_iter10_reg <= running_load_reg_1243_pp0_iter9_reg;
                running_load_reg_1243_pp0_iter2_reg <= running_load_reg_1243_pp0_iter1_reg;
                running_load_reg_1243_pp0_iter3_reg <= running_load_reg_1243_pp0_iter2_reg;
                running_load_reg_1243_pp0_iter4_reg <= running_load_reg_1243_pp0_iter3_reg;
                running_load_reg_1243_pp0_iter5_reg <= running_load_reg_1243_pp0_iter4_reg;
                running_load_reg_1243_pp0_iter6_reg <= running_load_reg_1243_pp0_iter5_reg;
                running_load_reg_1243_pp0_iter7_reg <= running_load_reg_1243_pp0_iter6_reg;
                running_load_reg_1243_pp0_iter8_reg <= running_load_reg_1243_pp0_iter7_reg;
                running_load_reg_1243_pp0_iter9_reg <= running_load_reg_1243_pp0_iter8_reg;
                trunc_ln125_reg_1235_pp0_iter2_reg <= trunc_ln125_reg_1235_pp0_iter1_reg;
                trunc_ln125_reg_1235_pp0_iter3_reg <= trunc_ln125_reg_1235_pp0_iter2_reg;
                trunc_ln125_reg_1235_pp0_iter4_reg <= trunc_ln125_reg_1235_pp0_iter3_reg;
                trunc_ln125_reg_1235_pp0_iter5_reg <= trunc_ln125_reg_1235_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter10_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter9_data_out_0_new_0_reg_389;
                ap_phi_reg_pp0_iter10_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter9_data_out_0_new_2_reg_531;
                ap_phi_reg_pp0_iter10_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter9_data_out_1_new_0_reg_441;
                ap_phi_reg_pp0_iter10_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter9_data_out_1_new_2_reg_617;
                ap_phi_reg_pp0_iter10_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter9_data_out_2_new_0_reg_471;
                ap_phi_reg_pp0_iter10_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter9_data_out_2_new_2_reg_665;
                ap_phi_reg_pp0_iter10_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter9_data_out_3_new_0_reg_501;
                ap_phi_reg_pp0_iter10_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter9_data_out_3_new_2_reg_713;
                ap_phi_reg_pp0_iter10_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter9_end_out_0_new_0_reg_432;
                ap_phi_reg_pp0_iter10_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter9_end_out_0_new_2_reg_601;
                ap_phi_reg_pp0_iter10_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter9_end_out_1_new_0_reg_462;
                ap_phi_reg_pp0_iter10_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter9_end_out_1_new_2_reg_649;
                ap_phi_reg_pp0_iter10_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter9_end_out_2_new_0_reg_492;
                ap_phi_reg_pp0_iter10_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter9_end_out_2_new_2_reg_697;
                ap_phi_reg_pp0_iter10_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter9_end_out_3_new_0_reg_522;
                ap_phi_reg_pp0_iter10_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter9_end_out_3_new_2_reg_745;
                ap_phi_reg_pp0_iter10_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter9_orbit_out_0_new_0_reg_410;
                ap_phi_reg_pp0_iter10_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter9_orbit_out_0_new_2_reg_563;
                ap_phi_reg_pp0_iter10_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter9_ref_tmp50_0_reg_345;
                ap_phi_reg_pp0_iter10_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter9_ref_tmp50_1_reg_356;
                ap_phi_reg_pp0_iter10_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter9_ref_tmp50_2_reg_367;
                ap_phi_reg_pp0_iter10_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter9_ref_tmp50_3_reg_378;
                ap_phi_reg_pp0_iter10_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter9_start_out_0_new_0_reg_420;
                ap_phi_reg_pp0_iter10_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter9_start_out_0_new_2_reg_582;
                ap_phi_reg_pp0_iter10_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter9_valid_out_0_new_0_reg_399;
                ap_phi_reg_pp0_iter10_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter9_valid_out_0_new_2_reg_547;
                ap_phi_reg_pp0_iter10_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter9_valid_out_1_new_0_reg_451;
                ap_phi_reg_pp0_iter10_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter9_valid_out_1_new_2_reg_633;
                ap_phi_reg_pp0_iter10_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter9_valid_out_2_new_0_reg_481;
                ap_phi_reg_pp0_iter10_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter9_valid_out_2_new_2_reg_681;
                ap_phi_reg_pp0_iter10_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter9_valid_out_3_new_0_reg_511;
                ap_phi_reg_pp0_iter10_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter9_valid_out_3_new_2_reg_729;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter11_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter10_data_out_0_new_2_reg_531;
                ap_phi_reg_pp0_iter11_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter10_data_out_1_new_2_reg_617;
                ap_phi_reg_pp0_iter11_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter10_data_out_2_new_2_reg_665;
                ap_phi_reg_pp0_iter11_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter10_data_out_3_new_2_reg_713;
                ap_phi_reg_pp0_iter11_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter10_end_out_0_new_2_reg_601;
                ap_phi_reg_pp0_iter11_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter10_end_out_1_new_2_reg_649;
                ap_phi_reg_pp0_iter11_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter10_end_out_2_new_2_reg_697;
                ap_phi_reg_pp0_iter11_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter10_end_out_3_new_2_reg_745;
                ap_phi_reg_pp0_iter11_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter10_orbit_out_0_new_2_reg_563;
                ap_phi_reg_pp0_iter11_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter10_start_out_0_new_2_reg_582;
                ap_phi_reg_pp0_iter11_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter10_valid_out_0_new_2_reg_547;
                ap_phi_reg_pp0_iter11_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter10_valid_out_1_new_2_reg_633;
                ap_phi_reg_pp0_iter11_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter10_valid_out_2_new_2_reg_681;
                ap_phi_reg_pp0_iter11_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter10_valid_out_3_new_2_reg_729;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter1_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter0_data_out_0_new_0_reg_389;
                ap_phi_reg_pp0_iter1_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter0_data_out_1_new_0_reg_441;
                ap_phi_reg_pp0_iter1_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter0_data_out_2_new_0_reg_471;
                ap_phi_reg_pp0_iter1_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter0_data_out_3_new_0_reg_501;
                ap_phi_reg_pp0_iter1_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter0_end_out_0_new_0_reg_432;
                ap_phi_reg_pp0_iter1_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter0_end_out_1_new_0_reg_462;
                ap_phi_reg_pp0_iter1_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter0_end_out_2_new_0_reg_492;
                ap_phi_reg_pp0_iter1_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter0_end_out_3_new_0_reg_522;
                ap_phi_reg_pp0_iter1_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter0_orbit_out_0_new_0_reg_410;
                ap_phi_reg_pp0_iter1_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter0_ref_tmp50_0_reg_345;
                ap_phi_reg_pp0_iter1_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter0_ref_tmp50_1_reg_356;
                ap_phi_reg_pp0_iter1_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter0_ref_tmp50_2_reg_367;
                ap_phi_reg_pp0_iter1_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter0_ref_tmp50_3_reg_378;
                ap_phi_reg_pp0_iter1_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter0_start_out_0_new_0_reg_420;
                ap_phi_reg_pp0_iter1_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter0_valid_out_0_new_0_reg_399;
                ap_phi_reg_pp0_iter1_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter0_valid_out_1_new_0_reg_451;
                ap_phi_reg_pp0_iter1_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter0_valid_out_2_new_0_reg_481;
                ap_phi_reg_pp0_iter1_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter0_valid_out_3_new_0_reg_511;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter2_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter1_data_out_0_new_0_reg_389;
                ap_phi_reg_pp0_iter2_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter1_data_out_0_new_2_reg_531;
                ap_phi_reg_pp0_iter2_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter1_data_out_1_new_0_reg_441;
                ap_phi_reg_pp0_iter2_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter1_data_out_1_new_2_reg_617;
                ap_phi_reg_pp0_iter2_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter1_data_out_2_new_0_reg_471;
                ap_phi_reg_pp0_iter2_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter1_data_out_2_new_2_reg_665;
                ap_phi_reg_pp0_iter2_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter1_data_out_3_new_0_reg_501;
                ap_phi_reg_pp0_iter2_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter1_data_out_3_new_2_reg_713;
                ap_phi_reg_pp0_iter2_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter1_end_out_0_new_0_reg_432;
                ap_phi_reg_pp0_iter2_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter1_end_out_0_new_2_reg_601;
                ap_phi_reg_pp0_iter2_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter1_end_out_1_new_0_reg_462;
                ap_phi_reg_pp0_iter2_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter1_end_out_1_new_2_reg_649;
                ap_phi_reg_pp0_iter2_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter1_end_out_2_new_0_reg_492;
                ap_phi_reg_pp0_iter2_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter1_end_out_2_new_2_reg_697;
                ap_phi_reg_pp0_iter2_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter1_end_out_3_new_0_reg_522;
                ap_phi_reg_pp0_iter2_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter1_end_out_3_new_2_reg_745;
                ap_phi_reg_pp0_iter2_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter1_orbit_out_0_new_0_reg_410;
                ap_phi_reg_pp0_iter2_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter1_orbit_out_0_new_2_reg_563;
                ap_phi_reg_pp0_iter2_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter1_ref_tmp50_0_reg_345;
                ap_phi_reg_pp0_iter2_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter1_ref_tmp50_1_reg_356;
                ap_phi_reg_pp0_iter2_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter1_ref_tmp50_2_reg_367;
                ap_phi_reg_pp0_iter2_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter1_ref_tmp50_3_reg_378;
                ap_phi_reg_pp0_iter2_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter1_start_out_0_new_0_reg_420;
                ap_phi_reg_pp0_iter2_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter1_start_out_0_new_2_reg_582;
                ap_phi_reg_pp0_iter2_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter1_valid_out_0_new_0_reg_399;
                ap_phi_reg_pp0_iter2_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter1_valid_out_0_new_2_reg_547;
                ap_phi_reg_pp0_iter2_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter1_valid_out_1_new_0_reg_451;
                ap_phi_reg_pp0_iter2_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter1_valid_out_1_new_2_reg_633;
                ap_phi_reg_pp0_iter2_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter1_valid_out_2_new_0_reg_481;
                ap_phi_reg_pp0_iter2_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter1_valid_out_2_new_2_reg_681;
                ap_phi_reg_pp0_iter2_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter1_valid_out_3_new_0_reg_511;
                ap_phi_reg_pp0_iter2_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter1_valid_out_3_new_2_reg_729;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter2_data_out_0_new_0_reg_389;
                ap_phi_reg_pp0_iter3_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter2_data_out_0_new_2_reg_531;
                ap_phi_reg_pp0_iter3_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter2_data_out_1_new_0_reg_441;
                ap_phi_reg_pp0_iter3_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter2_data_out_1_new_2_reg_617;
                ap_phi_reg_pp0_iter3_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter2_data_out_2_new_0_reg_471;
                ap_phi_reg_pp0_iter3_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter2_data_out_2_new_2_reg_665;
                ap_phi_reg_pp0_iter3_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter2_data_out_3_new_0_reg_501;
                ap_phi_reg_pp0_iter3_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter2_data_out_3_new_2_reg_713;
                ap_phi_reg_pp0_iter3_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter2_end_out_0_new_0_reg_432;
                ap_phi_reg_pp0_iter3_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter2_end_out_0_new_2_reg_601;
                ap_phi_reg_pp0_iter3_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter2_end_out_1_new_0_reg_462;
                ap_phi_reg_pp0_iter3_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter2_end_out_1_new_2_reg_649;
                ap_phi_reg_pp0_iter3_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter2_end_out_2_new_0_reg_492;
                ap_phi_reg_pp0_iter3_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter2_end_out_2_new_2_reg_697;
                ap_phi_reg_pp0_iter3_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter2_end_out_3_new_0_reg_522;
                ap_phi_reg_pp0_iter3_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter2_end_out_3_new_2_reg_745;
                ap_phi_reg_pp0_iter3_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter2_orbit_out_0_new_0_reg_410;
                ap_phi_reg_pp0_iter3_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter2_orbit_out_0_new_2_reg_563;
                ap_phi_reg_pp0_iter3_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter2_ref_tmp50_0_reg_345;
                ap_phi_reg_pp0_iter3_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter2_ref_tmp50_1_reg_356;
                ap_phi_reg_pp0_iter3_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter2_ref_tmp50_2_reg_367;
                ap_phi_reg_pp0_iter3_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter2_ref_tmp50_3_reg_378;
                ap_phi_reg_pp0_iter3_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter2_start_out_0_new_0_reg_420;
                ap_phi_reg_pp0_iter3_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter2_start_out_0_new_2_reg_582;
                ap_phi_reg_pp0_iter3_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter2_valid_out_0_new_0_reg_399;
                ap_phi_reg_pp0_iter3_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter2_valid_out_0_new_2_reg_547;
                ap_phi_reg_pp0_iter3_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter2_valid_out_1_new_0_reg_451;
                ap_phi_reg_pp0_iter3_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter2_valid_out_1_new_2_reg_633;
                ap_phi_reg_pp0_iter3_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter2_valid_out_2_new_0_reg_481;
                ap_phi_reg_pp0_iter3_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter2_valid_out_2_new_2_reg_681;
                ap_phi_reg_pp0_iter3_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter2_valid_out_3_new_0_reg_511;
                ap_phi_reg_pp0_iter3_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter2_valid_out_3_new_2_reg_729;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter3_data_out_0_new_0_reg_389;
                ap_phi_reg_pp0_iter4_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter3_data_out_0_new_2_reg_531;
                ap_phi_reg_pp0_iter4_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter3_data_out_1_new_0_reg_441;
                ap_phi_reg_pp0_iter4_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter3_data_out_1_new_2_reg_617;
                ap_phi_reg_pp0_iter4_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter3_data_out_2_new_0_reg_471;
                ap_phi_reg_pp0_iter4_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter3_data_out_2_new_2_reg_665;
                ap_phi_reg_pp0_iter4_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter3_data_out_3_new_0_reg_501;
                ap_phi_reg_pp0_iter4_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter3_data_out_3_new_2_reg_713;
                ap_phi_reg_pp0_iter4_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter3_end_out_0_new_0_reg_432;
                ap_phi_reg_pp0_iter4_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter3_end_out_0_new_2_reg_601;
                ap_phi_reg_pp0_iter4_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter3_end_out_1_new_0_reg_462;
                ap_phi_reg_pp0_iter4_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter3_end_out_1_new_2_reg_649;
                ap_phi_reg_pp0_iter4_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter3_end_out_2_new_0_reg_492;
                ap_phi_reg_pp0_iter4_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter3_end_out_2_new_2_reg_697;
                ap_phi_reg_pp0_iter4_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter3_end_out_3_new_0_reg_522;
                ap_phi_reg_pp0_iter4_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter3_end_out_3_new_2_reg_745;
                ap_phi_reg_pp0_iter4_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter3_orbit_out_0_new_0_reg_410;
                ap_phi_reg_pp0_iter4_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter3_orbit_out_0_new_2_reg_563;
                ap_phi_reg_pp0_iter4_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter3_ref_tmp50_0_reg_345;
                ap_phi_reg_pp0_iter4_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter3_ref_tmp50_1_reg_356;
                ap_phi_reg_pp0_iter4_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter3_ref_tmp50_2_reg_367;
                ap_phi_reg_pp0_iter4_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter3_ref_tmp50_3_reg_378;
                ap_phi_reg_pp0_iter4_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter3_start_out_0_new_0_reg_420;
                ap_phi_reg_pp0_iter4_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter3_start_out_0_new_2_reg_582;
                ap_phi_reg_pp0_iter4_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter3_valid_out_0_new_0_reg_399;
                ap_phi_reg_pp0_iter4_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter3_valid_out_0_new_2_reg_547;
                ap_phi_reg_pp0_iter4_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter3_valid_out_1_new_0_reg_451;
                ap_phi_reg_pp0_iter4_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter3_valid_out_1_new_2_reg_633;
                ap_phi_reg_pp0_iter4_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter3_valid_out_2_new_0_reg_481;
                ap_phi_reg_pp0_iter4_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter3_valid_out_2_new_2_reg_681;
                ap_phi_reg_pp0_iter4_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter3_valid_out_3_new_0_reg_511;
                ap_phi_reg_pp0_iter4_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter3_valid_out_3_new_2_reg_729;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter4_data_out_0_new_0_reg_389;
                ap_phi_reg_pp0_iter5_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter4_data_out_0_new_2_reg_531;
                ap_phi_reg_pp0_iter5_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter4_data_out_1_new_0_reg_441;
                ap_phi_reg_pp0_iter5_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter4_data_out_1_new_2_reg_617;
                ap_phi_reg_pp0_iter5_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter4_data_out_2_new_0_reg_471;
                ap_phi_reg_pp0_iter5_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter4_data_out_2_new_2_reg_665;
                ap_phi_reg_pp0_iter5_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter4_data_out_3_new_0_reg_501;
                ap_phi_reg_pp0_iter5_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter4_data_out_3_new_2_reg_713;
                ap_phi_reg_pp0_iter5_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter4_end_out_0_new_0_reg_432;
                ap_phi_reg_pp0_iter5_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter4_end_out_0_new_2_reg_601;
                ap_phi_reg_pp0_iter5_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter4_end_out_1_new_0_reg_462;
                ap_phi_reg_pp0_iter5_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter4_end_out_1_new_2_reg_649;
                ap_phi_reg_pp0_iter5_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter4_end_out_2_new_0_reg_492;
                ap_phi_reg_pp0_iter5_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter4_end_out_2_new_2_reg_697;
                ap_phi_reg_pp0_iter5_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter4_end_out_3_new_0_reg_522;
                ap_phi_reg_pp0_iter5_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter4_end_out_3_new_2_reg_745;
                ap_phi_reg_pp0_iter5_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter4_orbit_out_0_new_0_reg_410;
                ap_phi_reg_pp0_iter5_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter4_orbit_out_0_new_2_reg_563;
                ap_phi_reg_pp0_iter5_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter4_ref_tmp50_0_reg_345;
                ap_phi_reg_pp0_iter5_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter4_ref_tmp50_1_reg_356;
                ap_phi_reg_pp0_iter5_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter4_ref_tmp50_2_reg_367;
                ap_phi_reg_pp0_iter5_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter4_ref_tmp50_3_reg_378;
                ap_phi_reg_pp0_iter5_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter4_start_out_0_new_0_reg_420;
                ap_phi_reg_pp0_iter5_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter4_start_out_0_new_2_reg_582;
                ap_phi_reg_pp0_iter5_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter4_valid_out_0_new_0_reg_399;
                ap_phi_reg_pp0_iter5_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter4_valid_out_0_new_2_reg_547;
                ap_phi_reg_pp0_iter5_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter4_valid_out_1_new_0_reg_451;
                ap_phi_reg_pp0_iter5_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter4_valid_out_1_new_2_reg_633;
                ap_phi_reg_pp0_iter5_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter4_valid_out_2_new_0_reg_481;
                ap_phi_reg_pp0_iter5_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter4_valid_out_2_new_2_reg_681;
                ap_phi_reg_pp0_iter5_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter4_valid_out_3_new_0_reg_511;
                ap_phi_reg_pp0_iter5_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter4_valid_out_3_new_2_reg_729;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter5_data_out_0_new_0_reg_389;
                ap_phi_reg_pp0_iter6_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter5_data_out_0_new_2_reg_531;
                ap_phi_reg_pp0_iter6_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter5_data_out_1_new_0_reg_441;
                ap_phi_reg_pp0_iter6_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter5_data_out_1_new_2_reg_617;
                ap_phi_reg_pp0_iter6_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter5_data_out_2_new_0_reg_471;
                ap_phi_reg_pp0_iter6_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter5_data_out_2_new_2_reg_665;
                ap_phi_reg_pp0_iter6_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter5_data_out_3_new_0_reg_501;
                ap_phi_reg_pp0_iter6_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter5_data_out_3_new_2_reg_713;
                ap_phi_reg_pp0_iter6_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter5_end_out_0_new_0_reg_432;
                ap_phi_reg_pp0_iter6_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter5_end_out_0_new_2_reg_601;
                ap_phi_reg_pp0_iter6_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter5_end_out_1_new_0_reg_462;
                ap_phi_reg_pp0_iter6_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter5_end_out_1_new_2_reg_649;
                ap_phi_reg_pp0_iter6_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter5_end_out_2_new_0_reg_492;
                ap_phi_reg_pp0_iter6_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter5_end_out_2_new_2_reg_697;
                ap_phi_reg_pp0_iter6_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter5_end_out_3_new_0_reg_522;
                ap_phi_reg_pp0_iter6_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter5_end_out_3_new_2_reg_745;
                ap_phi_reg_pp0_iter6_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter5_orbit_out_0_new_0_reg_410;
                ap_phi_reg_pp0_iter6_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter5_orbit_out_0_new_2_reg_563;
                ap_phi_reg_pp0_iter6_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter5_start_out_0_new_0_reg_420;
                ap_phi_reg_pp0_iter6_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter5_start_out_0_new_2_reg_582;
                ap_phi_reg_pp0_iter6_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter5_valid_out_0_new_0_reg_399;
                ap_phi_reg_pp0_iter6_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter5_valid_out_0_new_2_reg_547;
                ap_phi_reg_pp0_iter6_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter5_valid_out_1_new_0_reg_451;
                ap_phi_reg_pp0_iter6_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter5_valid_out_1_new_2_reg_633;
                ap_phi_reg_pp0_iter6_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter5_valid_out_2_new_0_reg_481;
                ap_phi_reg_pp0_iter6_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter5_valid_out_2_new_2_reg_681;
                ap_phi_reg_pp0_iter6_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter5_valid_out_3_new_0_reg_511;
                ap_phi_reg_pp0_iter6_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter5_valid_out_3_new_2_reg_729;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter7_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter6_data_out_0_new_0_reg_389;
                ap_phi_reg_pp0_iter7_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter6_data_out_0_new_2_reg_531;
                ap_phi_reg_pp0_iter7_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter6_data_out_1_new_0_reg_441;
                ap_phi_reg_pp0_iter7_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter6_data_out_1_new_2_reg_617;
                ap_phi_reg_pp0_iter7_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter6_data_out_2_new_0_reg_471;
                ap_phi_reg_pp0_iter7_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter6_data_out_2_new_2_reg_665;
                ap_phi_reg_pp0_iter7_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter6_data_out_3_new_0_reg_501;
                ap_phi_reg_pp0_iter7_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter6_data_out_3_new_2_reg_713;
                ap_phi_reg_pp0_iter7_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter6_end_out_0_new_0_reg_432;
                ap_phi_reg_pp0_iter7_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter6_end_out_0_new_2_reg_601;
                ap_phi_reg_pp0_iter7_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter6_end_out_1_new_0_reg_462;
                ap_phi_reg_pp0_iter7_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter6_end_out_1_new_2_reg_649;
                ap_phi_reg_pp0_iter7_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter6_end_out_2_new_0_reg_492;
                ap_phi_reg_pp0_iter7_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter6_end_out_2_new_2_reg_697;
                ap_phi_reg_pp0_iter7_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter6_end_out_3_new_0_reg_522;
                ap_phi_reg_pp0_iter7_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter6_end_out_3_new_2_reg_745;
                ap_phi_reg_pp0_iter7_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter6_orbit_out_0_new_0_reg_410;
                ap_phi_reg_pp0_iter7_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter6_orbit_out_0_new_2_reg_563;
                ap_phi_reg_pp0_iter7_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter6_ref_tmp50_0_reg_345;
                ap_phi_reg_pp0_iter7_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter6_ref_tmp50_1_reg_356;
                ap_phi_reg_pp0_iter7_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter6_ref_tmp50_2_reg_367;
                ap_phi_reg_pp0_iter7_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter6_ref_tmp50_3_reg_378;
                ap_phi_reg_pp0_iter7_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter6_start_out_0_new_0_reg_420;
                ap_phi_reg_pp0_iter7_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter6_start_out_0_new_2_reg_582;
                ap_phi_reg_pp0_iter7_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter6_valid_out_0_new_0_reg_399;
                ap_phi_reg_pp0_iter7_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter6_valid_out_0_new_2_reg_547;
                ap_phi_reg_pp0_iter7_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter6_valid_out_1_new_0_reg_451;
                ap_phi_reg_pp0_iter7_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter6_valid_out_1_new_2_reg_633;
                ap_phi_reg_pp0_iter7_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter6_valid_out_2_new_0_reg_481;
                ap_phi_reg_pp0_iter7_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter6_valid_out_2_new_2_reg_681;
                ap_phi_reg_pp0_iter7_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter6_valid_out_3_new_0_reg_511;
                ap_phi_reg_pp0_iter7_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter6_valid_out_3_new_2_reg_729;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter8_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter7_data_out_0_new_0_reg_389;
                ap_phi_reg_pp0_iter8_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter7_data_out_0_new_2_reg_531;
                ap_phi_reg_pp0_iter8_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter7_data_out_1_new_0_reg_441;
                ap_phi_reg_pp0_iter8_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter7_data_out_1_new_2_reg_617;
                ap_phi_reg_pp0_iter8_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter7_data_out_2_new_0_reg_471;
                ap_phi_reg_pp0_iter8_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter7_data_out_2_new_2_reg_665;
                ap_phi_reg_pp0_iter8_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter7_data_out_3_new_0_reg_501;
                ap_phi_reg_pp0_iter8_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter7_data_out_3_new_2_reg_713;
                ap_phi_reg_pp0_iter8_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter7_end_out_0_new_0_reg_432;
                ap_phi_reg_pp0_iter8_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter7_end_out_0_new_2_reg_601;
                ap_phi_reg_pp0_iter8_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter7_end_out_1_new_0_reg_462;
                ap_phi_reg_pp0_iter8_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter7_end_out_1_new_2_reg_649;
                ap_phi_reg_pp0_iter8_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter7_end_out_2_new_0_reg_492;
                ap_phi_reg_pp0_iter8_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter7_end_out_2_new_2_reg_697;
                ap_phi_reg_pp0_iter8_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter7_end_out_3_new_0_reg_522;
                ap_phi_reg_pp0_iter8_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter7_end_out_3_new_2_reg_745;
                ap_phi_reg_pp0_iter8_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter7_orbit_out_0_new_0_reg_410;
                ap_phi_reg_pp0_iter8_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter7_orbit_out_0_new_2_reg_563;
                ap_phi_reg_pp0_iter8_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter7_ref_tmp50_0_reg_345;
                ap_phi_reg_pp0_iter8_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter7_ref_tmp50_1_reg_356;
                ap_phi_reg_pp0_iter8_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter7_ref_tmp50_2_reg_367;
                ap_phi_reg_pp0_iter8_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter7_ref_tmp50_3_reg_378;
                ap_phi_reg_pp0_iter8_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter7_start_out_0_new_0_reg_420;
                ap_phi_reg_pp0_iter8_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter7_start_out_0_new_2_reg_582;
                ap_phi_reg_pp0_iter8_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter7_valid_out_0_new_0_reg_399;
                ap_phi_reg_pp0_iter8_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter7_valid_out_0_new_2_reg_547;
                ap_phi_reg_pp0_iter8_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter7_valid_out_1_new_0_reg_451;
                ap_phi_reg_pp0_iter8_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter7_valid_out_1_new_2_reg_633;
                ap_phi_reg_pp0_iter8_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter7_valid_out_2_new_0_reg_481;
                ap_phi_reg_pp0_iter8_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter7_valid_out_2_new_2_reg_681;
                ap_phi_reg_pp0_iter8_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter7_valid_out_3_new_0_reg_511;
                ap_phi_reg_pp0_iter8_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter7_valid_out_3_new_2_reg_729;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter9_data_out_0_new_0_reg_389 <= ap_phi_reg_pp0_iter8_data_out_0_new_0_reg_389;
                ap_phi_reg_pp0_iter9_data_out_0_new_2_reg_531 <= ap_phi_reg_pp0_iter8_data_out_0_new_2_reg_531;
                ap_phi_reg_pp0_iter9_data_out_1_new_0_reg_441 <= ap_phi_reg_pp0_iter8_data_out_1_new_0_reg_441;
                ap_phi_reg_pp0_iter9_data_out_1_new_2_reg_617 <= ap_phi_reg_pp0_iter8_data_out_1_new_2_reg_617;
                ap_phi_reg_pp0_iter9_data_out_2_new_0_reg_471 <= ap_phi_reg_pp0_iter8_data_out_2_new_0_reg_471;
                ap_phi_reg_pp0_iter9_data_out_2_new_2_reg_665 <= ap_phi_reg_pp0_iter8_data_out_2_new_2_reg_665;
                ap_phi_reg_pp0_iter9_data_out_3_new_0_reg_501 <= ap_phi_reg_pp0_iter8_data_out_3_new_0_reg_501;
                ap_phi_reg_pp0_iter9_data_out_3_new_2_reg_713 <= ap_phi_reg_pp0_iter8_data_out_3_new_2_reg_713;
                ap_phi_reg_pp0_iter9_end_out_0_new_0_reg_432 <= ap_phi_reg_pp0_iter8_end_out_0_new_0_reg_432;
                ap_phi_reg_pp0_iter9_end_out_0_new_2_reg_601 <= ap_phi_reg_pp0_iter8_end_out_0_new_2_reg_601;
                ap_phi_reg_pp0_iter9_end_out_1_new_0_reg_462 <= ap_phi_reg_pp0_iter8_end_out_1_new_0_reg_462;
                ap_phi_reg_pp0_iter9_end_out_1_new_2_reg_649 <= ap_phi_reg_pp0_iter8_end_out_1_new_2_reg_649;
                ap_phi_reg_pp0_iter9_end_out_2_new_0_reg_492 <= ap_phi_reg_pp0_iter8_end_out_2_new_0_reg_492;
                ap_phi_reg_pp0_iter9_end_out_2_new_2_reg_697 <= ap_phi_reg_pp0_iter8_end_out_2_new_2_reg_697;
                ap_phi_reg_pp0_iter9_end_out_3_new_0_reg_522 <= ap_phi_reg_pp0_iter8_end_out_3_new_0_reg_522;
                ap_phi_reg_pp0_iter9_end_out_3_new_2_reg_745 <= ap_phi_reg_pp0_iter8_end_out_3_new_2_reg_745;
                ap_phi_reg_pp0_iter9_orbit_out_0_new_0_reg_410 <= ap_phi_reg_pp0_iter8_orbit_out_0_new_0_reg_410;
                ap_phi_reg_pp0_iter9_orbit_out_0_new_2_reg_563 <= ap_phi_reg_pp0_iter8_orbit_out_0_new_2_reg_563;
                ap_phi_reg_pp0_iter9_ref_tmp50_0_reg_345 <= ap_phi_reg_pp0_iter8_ref_tmp50_0_reg_345;
                ap_phi_reg_pp0_iter9_ref_tmp50_1_reg_356 <= ap_phi_reg_pp0_iter8_ref_tmp50_1_reg_356;
                ap_phi_reg_pp0_iter9_ref_tmp50_2_reg_367 <= ap_phi_reg_pp0_iter8_ref_tmp50_2_reg_367;
                ap_phi_reg_pp0_iter9_ref_tmp50_3_reg_378 <= ap_phi_reg_pp0_iter8_ref_tmp50_3_reg_378;
                ap_phi_reg_pp0_iter9_start_out_0_new_0_reg_420 <= ap_phi_reg_pp0_iter8_start_out_0_new_0_reg_420;
                ap_phi_reg_pp0_iter9_start_out_0_new_2_reg_582 <= ap_phi_reg_pp0_iter8_start_out_0_new_2_reg_582;
                ap_phi_reg_pp0_iter9_valid_out_0_new_0_reg_399 <= ap_phi_reg_pp0_iter8_valid_out_0_new_0_reg_399;
                ap_phi_reg_pp0_iter9_valid_out_0_new_2_reg_547 <= ap_phi_reg_pp0_iter8_valid_out_0_new_2_reg_547;
                ap_phi_reg_pp0_iter9_valid_out_1_new_0_reg_451 <= ap_phi_reg_pp0_iter8_valid_out_1_new_0_reg_451;
                ap_phi_reg_pp0_iter9_valid_out_1_new_2_reg_633 <= ap_phi_reg_pp0_iter8_valid_out_1_new_2_reg_633;
                ap_phi_reg_pp0_iter9_valid_out_2_new_0_reg_481 <= ap_phi_reg_pp0_iter8_valid_out_2_new_0_reg_481;
                ap_phi_reg_pp0_iter9_valid_out_2_new_2_reg_681 <= ap_phi_reg_pp0_iter8_valid_out_2_new_2_reg_681;
                ap_phi_reg_pp0_iter9_valid_out_3_new_0_reg_511 <= ap_phi_reg_pp0_iter8_valid_out_3_new_0_reg_511;
                ap_phi_reg_pp0_iter9_valid_out_3_new_2_reg_729 <= ap_phi_reg_pp0_iter8_valid_out_3_new_2_reg_729;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1064_fu_816_p2 = ap_const_lv1_1) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2))) then
                cmp_i_i131_reg_1264 <= cmp_i_i131_fu_887_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1064_fu_816_p2 = ap_const_lv1_0) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2))) then
                icmp_ln1064_1_reg_1251 <= icmp_ln1064_1_fu_830_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2))) then
                icmp_ln1064_reg_1247 <= icmp_ln1064_fu_816_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1064_1_fu_830_p2 = ap_const_lv1_1) and (icmp_ln1064_fu_816_p2 = ap_const_lv1_0) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2))) then
                icmp_ln1068_reg_1255 <= icmp_ln1068_fu_854_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg))) then
                icmp_ln1072_1_reg_1305 <= icmp_ln1072_1_fu_1036_p2;
                icmp_ln1072_2_reg_1316 <= icmp_ln1072_2_fu_1058_p2;
                icmp_ln1072_3_reg_1327 <= icmp_ln1072_3_fu_1080_p2;
                icmp_ln1072_reg_1294 <= icmp_ln1072_fu_1014_p2;
                icmp_ln1076_1_reg_1311 <= icmp_ln1076_1_fu_1052_p2;
                icmp_ln1076_2_reg_1322 <= icmp_ln1076_2_fu_1064_p2;
                icmp_ln1076_3_reg_1333 <= icmp_ln1076_3_fu_1096_p2;
                icmp_ln1076_reg_1300 <= icmp_ln1076_fu_1020_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_1) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg))) then
                icmp_ln1084_3_reg_1343 <= icmp_ln1084_3_fu_1139_p2;
                icmp_ln1084_4_reg_1348 <= icmp_ln1084_4_fu_1145_p2;
                icmp_ln1084_5_reg_1353 <= icmp_ln1084_5_fu_1161_p2;
                icmp_ln1084_reg_1338 <= icmp_ln1084_fu_1133_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1068_fu_854_p2 = ap_const_lv1_0) and (icmp_ln1064_1_fu_830_p2 = ap_const_lv1_1) and (icmp_ln1064_fu_816_p2 = ap_const_lv1_0) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2))) then
                rptr <= add_ln885_1_fu_860_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2) and (valid_read_read_fu_172_p2 = ap_const_lv1_1))) then
                wptr <= add_ln885_2_fu_899_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    NLUT_V_address0_assign_proc : process(and_ln125_fu_798_p2, zext_ln587_1_fu_876_p1, zext_ln587_fu_927_p1, ap_condition_302, ap_condition_1072)
    begin
        if ((ap_const_boolean_1 = ap_condition_1072)) then
            if ((ap_const_lv1_1 = and_ln125_fu_798_p2)) then 
                NLUT_V_address0 <= zext_ln587_fu_927_p1(11 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_302)) then 
                NLUT_V_address0 <= zext_ln587_1_fu_876_p1(11 - 1 downto 0);
            else 
                NLUT_V_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            NLUT_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    NLUT_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, and_ln125_fu_798_p2, running_load_load_fu_812_p1, icmp_ln1064_fu_816_p2, icmp_ln1064_1_fu_830_p2, icmp_ln1068_fu_854_p2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln125_fu_798_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1068_fu_854_p2 = ap_const_lv1_0) and (icmp_ln1064_1_fu_830_p2 = ap_const_lv1_1) and (icmp_ln1064_fu_816_p2 = ap_const_lv1_0) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2)))) then 
            NLUT_V_ce0 <= ap_const_logic_1;
        else 
            NLUT_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    N_2_fu_940_p1 <= grp_fu_1212_p2;
    N_2_fu_940_p4 <= N_2_fu_940_p1(17 downto 11);
    N_4_fu_986_p2 <= std_logic_vector(unsigned(zext_ln415_fu_982_p1) + unsigned(N_fu_966_p4));
    N_5_fu_960_p2 <= std_logic_vector(unsigned(zext_ln415_1_fu_956_p1) + unsigned(N_2_fu_940_p4));
    N_fu_966_p1 <= grp_fu_1220_p2;
    N_fu_966_p4 <= N_fu_966_p1(17 downto 11);
    add_ln229_1_fu_1108_p2 <= std_logic_vector(unsigned(nremaining_V) + unsigned(ap_const_lv8_FC));
    add_ln229_fu_1167_p2 <= std_logic_vector(unsigned(zext_ln1064_fu_996_p1) + unsigned(ap_const_lv8_FC));
    add_ln885_1_fu_860_p2 <= std_logic_vector(unsigned(rptr) + unsigned(ap_const_lv10_1));
    add_ln885_2_fu_899_p2 <= std_logic_vector(unsigned(wptr) + unsigned(ap_const_lv10_1));
    add_ln885_fu_836_p2 <= std_logic_vector(unsigned(irow_V) + unsigned(ap_const_lv8_1));
    and_ln125_fu_798_p0 <= (0=>valid, others=>'-');
    and_ln125_fu_798_p1 <= (0=>set, others=>'-');
    and_ln125_fu_798_p2 <= (and_ln125_fu_798_p1 and and_ln125_fu_798_p0);
    and_ln157_1_fu_1197_p2 <= (icmp_ln1076_1_reg_1311_pp0_iter10_reg and icmp_ln1072_1_reg_1305_pp0_iter10_reg);
    and_ln157_2_fu_1202_p2 <= (icmp_ln1076_2_reg_1322_pp0_iter10_reg and icmp_ln1072_2_reg_1316_pp0_iter10_reg);
    and_ln157_3_fu_1207_p2 <= (icmp_ln1076_3_reg_1333_pp0_iter10_reg and icmp_ln1072_3_reg_1327_pp0_iter10_reg);
    and_ln157_fu_1192_p2 <= (icmp_ln1076_reg_1300_pp0_iter10_reg and icmp_ln1072_reg_1294_pp0_iter10_reg);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1072_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
                ap_condition_1072 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1079_assign_proc : process(and_ln125_reg_1231_pp0_iter4_reg, running_load_reg_1243_pp0_iter4_reg, icmp_ln1064_reg_1247_pp0_iter4_reg, icmp_ln1064_1_reg_1251_pp0_iter4_reg, icmp_ln1068_reg_1255_pp0_iter4_reg)
    begin
                ap_condition_1079 <= ((icmp_ln1068_reg_1255_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln1064_1_reg_1251_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg));
    end process;


    ap_condition_1089_assign_proc : process(and_ln125_fu_798_p2, running_load_load_fu_812_p1, icmp_ln1064_fu_816_p2, icmp_ln1064_1_fu_830_p2)
    begin
                ap_condition_1089 <= ((icmp_ln1064_1_fu_830_p2 = ap_const_lv1_0) and (icmp_ln1064_fu_816_p2 = ap_const_lv1_0) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2));
    end process;


    ap_condition_1098_assign_proc : process(and_ln125_fu_798_p2, running_load_load_fu_812_p1, icmp_ln1064_fu_816_p2, icmp_ln1064_1_fu_830_p2, icmp_ln1068_fu_854_p2)
    begin
                ap_condition_1098 <= ((icmp_ln1068_fu_854_p2 = ap_const_lv1_1) and (icmp_ln1064_1_fu_830_p2 = ap_const_lv1_1) and (icmp_ln1064_fu_816_p2 = ap_const_lv1_0) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2));
    end process;


    ap_condition_1442_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, and_ln125_reg_1231_pp0_iter4_reg, running_load_reg_1243_pp0_iter4_reg)
    begin
                ap_condition_1442 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg));
    end process;


    ap_condition_227_assign_proc : process(and_ln125_reg_1231_pp0_iter9_reg, running_load_reg_1243_pp0_iter9_reg, icmp_ln1064_reg_1247_pp0_iter9_reg, icmp_ln1072_reg_1294_pp0_iter9_reg)
    begin
                ap_condition_227 <= ((icmp_ln1072_reg_1294_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln1064_reg_1247_pp0_iter9_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter9_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter9_reg));
    end process;


    ap_condition_230_assign_proc : process(and_ln125_reg_1231_pp0_iter9_reg, running_load_reg_1243_pp0_iter9_reg, icmp_ln1064_reg_1247_pp0_iter9_reg)
    begin
                ap_condition_230 <= ((icmp_ln1064_reg_1247_pp0_iter9_reg = ap_const_lv1_1) and (running_load_reg_1243_pp0_iter9_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter9_reg));
    end process;


    ap_condition_292_assign_proc : process(and_ln125_fu_798_p2, running_load_load_fu_812_p1, icmp_ln1064_fu_816_p2, icmp_ln1064_1_fu_830_p2)
    begin
                ap_condition_292 <= ((icmp_ln1064_1_fu_830_p2 = ap_const_lv1_1) and (icmp_ln1064_fu_816_p2 = ap_const_lv1_0) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2));
    end process;


    ap_condition_302_assign_proc : process(and_ln125_fu_798_p2, running_load_load_fu_812_p1, icmp_ln1064_fu_816_p2, icmp_ln1064_1_fu_830_p2, icmp_ln1068_fu_854_p2)
    begin
                ap_condition_302 <= ((icmp_ln1068_fu_854_p2 = ap_const_lv1_0) and (icmp_ln1064_1_fu_830_p2 = ap_const_lv1_1) and (icmp_ln1064_fu_816_p2 = ap_const_lv1_0) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2));
    end process;


    ap_condition_307_assign_proc : process(and_ln125_fu_798_p2, running_load_load_fu_812_p1, icmp_ln1064_fu_816_p2)
    begin
                ap_condition_307 <= ((icmp_ln1064_fu_816_p2 = ap_const_lv1_1) and (running_load_load_fu_812_p1 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_fu_798_p2));
    end process;


    ap_condition_457_assign_proc : process(and_ln125_reg_1231_pp0_iter9_reg, running_load_reg_1243_pp0_iter9_reg, icmp_ln1064_reg_1247_pp0_iter9_reg, icmp_ln1072_1_reg_1305_pp0_iter9_reg)
    begin
                ap_condition_457 <= ((icmp_ln1072_1_reg_1305_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln1064_reg_1247_pp0_iter9_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter9_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter9_reg));
    end process;


    ap_condition_462_assign_proc : process(and_ln125_reg_1231_pp0_iter9_reg, running_load_reg_1243_pp0_iter9_reg, icmp_ln1064_reg_1247_pp0_iter9_reg, icmp_ln1072_2_reg_1316_pp0_iter9_reg)
    begin
                ap_condition_462 <= ((icmp_ln1072_2_reg_1316_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln1064_reg_1247_pp0_iter9_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter9_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter9_reg));
    end process;


    ap_condition_467_assign_proc : process(and_ln125_reg_1231_pp0_iter9_reg, running_load_reg_1243_pp0_iter9_reg, icmp_ln1064_reg_1247_pp0_iter9_reg, icmp_ln1072_3_reg_1327_pp0_iter9_reg)
    begin
                ap_condition_467 <= ((icmp_ln1072_3_reg_1327_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln1064_reg_1247_pp0_iter9_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter9_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter9_reg));
    end process;


    ap_condition_502_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_502 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_condition_536_assign_proc : process(and_ln125_reg_1231_pp0_iter4_reg, running_load_reg_1243_pp0_iter4_reg, icmp_ln1064_reg_1247_pp0_iter4_reg, icmp_ln1072_fu_1014_p2)
    begin
                ap_condition_536 <= ((icmp_ln1072_fu_1014_p2 = ap_const_lv1_0) and (icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg));
    end process;


    ap_condition_553_assign_proc : process(and_ln125_reg_1231_pp0_iter4_reg, running_load_reg_1243_pp0_iter4_reg, icmp_ln1064_reg_1247_pp0_iter4_reg, icmp_ln1072_1_fu_1036_p2)
    begin
                ap_condition_553 <= ((icmp_ln1072_1_fu_1036_p2 = ap_const_lv1_0) and (icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg));
    end process;


    ap_condition_570_assign_proc : process(and_ln125_reg_1231_pp0_iter4_reg, running_load_reg_1243_pp0_iter4_reg, icmp_ln1064_reg_1247_pp0_iter4_reg, icmp_ln1072_2_fu_1058_p2)
    begin
                ap_condition_570 <= ((icmp_ln1072_2_fu_1058_p2 = ap_const_lv1_0) and (icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg));
    end process;


    ap_condition_587_assign_proc : process(and_ln125_reg_1231_pp0_iter4_reg, running_load_reg_1243_pp0_iter4_reg, icmp_ln1064_reg_1247_pp0_iter4_reg, icmp_ln1072_3_fu_1080_p2)
    begin
                ap_condition_587 <= ((icmp_ln1072_3_fu_1080_p2 = ap_const_lv1_0) and (icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to10_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to10 <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_logic_0;

    ap_phi_mux_data_out_0_new_0_phi_fu_392_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, ap_phi_reg_pp0_iter11_ref_tmp50_0_reg_345, ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_389)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_data_out_0_new_0_phi_fu_392_p4 <= ap_phi_reg_pp0_iter11_ref_tmp50_0_reg_345;
        else 
            ap_phi_mux_data_out_0_new_0_phi_fu_392_p4 <= ap_phi_reg_pp0_iter11_data_out_0_new_0_reg_389;
        end if; 
    end process;


    ap_phi_mux_data_out_0_new_2_phi_fu_535_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_data_out_0_new_0_phi_fu_392_p4, ap_phi_reg_pp0_iter11_data_out_0_new_2_reg_531)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_data_out_0_new_2_phi_fu_535_p6 <= ap_phi_mux_data_out_0_new_0_phi_fu_392_p4;
        else 
            ap_phi_mux_data_out_0_new_2_phi_fu_535_p6 <= ap_phi_reg_pp0_iter11_data_out_0_new_2_reg_531;
        end if; 
    end process;


    ap_phi_mux_data_out_1_new_0_phi_fu_444_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, ap_phi_reg_pp0_iter11_ref_tmp50_1_reg_356, ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_441)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_data_out_1_new_0_phi_fu_444_p4 <= ap_phi_reg_pp0_iter11_ref_tmp50_1_reg_356;
        else 
            ap_phi_mux_data_out_1_new_0_phi_fu_444_p4 <= ap_phi_reg_pp0_iter11_data_out_1_new_0_reg_441;
        end if; 
    end process;


    ap_phi_mux_data_out_1_new_2_phi_fu_621_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_data_out_1_new_0_phi_fu_444_p4, ap_phi_reg_pp0_iter11_data_out_1_new_2_reg_617)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_data_out_1_new_2_phi_fu_621_p6 <= ap_phi_mux_data_out_1_new_0_phi_fu_444_p4;
        else 
            ap_phi_mux_data_out_1_new_2_phi_fu_621_p6 <= ap_phi_reg_pp0_iter11_data_out_1_new_2_reg_617;
        end if; 
    end process;


    ap_phi_mux_data_out_2_new_0_phi_fu_474_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, ap_phi_reg_pp0_iter11_ref_tmp50_2_reg_367, ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_471)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_data_out_2_new_0_phi_fu_474_p4 <= ap_phi_reg_pp0_iter11_ref_tmp50_2_reg_367;
        else 
            ap_phi_mux_data_out_2_new_0_phi_fu_474_p4 <= ap_phi_reg_pp0_iter11_data_out_2_new_0_reg_471;
        end if; 
    end process;


    ap_phi_mux_data_out_2_new_2_phi_fu_669_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_data_out_2_new_0_phi_fu_474_p4, ap_phi_reg_pp0_iter11_data_out_2_new_2_reg_665)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_data_out_2_new_2_phi_fu_669_p6 <= ap_phi_mux_data_out_2_new_0_phi_fu_474_p4;
        else 
            ap_phi_mux_data_out_2_new_2_phi_fu_669_p6 <= ap_phi_reg_pp0_iter11_data_out_2_new_2_reg_665;
        end if; 
    end process;


    ap_phi_mux_data_out_3_new_0_phi_fu_504_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, ap_phi_reg_pp0_iter11_ref_tmp50_3_reg_378, ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_501)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_data_out_3_new_0_phi_fu_504_p4 <= ap_phi_reg_pp0_iter11_ref_tmp50_3_reg_378;
        else 
            ap_phi_mux_data_out_3_new_0_phi_fu_504_p4 <= ap_phi_reg_pp0_iter11_data_out_3_new_0_reg_501;
        end if; 
    end process;


    ap_phi_mux_data_out_3_new_2_phi_fu_717_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_data_out_3_new_0_phi_fu_504_p4, ap_phi_reg_pp0_iter11_data_out_3_new_2_reg_713)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_data_out_3_new_2_phi_fu_717_p6 <= ap_phi_mux_data_out_3_new_0_phi_fu_504_p4;
        else 
            ap_phi_mux_data_out_3_new_2_phi_fu_717_p6 <= ap_phi_reg_pp0_iter11_data_out_3_new_2_reg_713;
        end if; 
    end process;


    ap_phi_mux_end_out_0_new_0_phi_fu_435_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_432, and_ln157_fu_1192_p2)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_end_out_0_new_0_phi_fu_435_p4 <= and_ln157_fu_1192_p2;
        else 
            ap_phi_mux_end_out_0_new_0_phi_fu_435_p4 <= ap_phi_reg_pp0_iter11_end_out_0_new_0_reg_432;
        end if; 
    end process;


    ap_phi_mux_end_out_0_new_2_phi_fu_605_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_end_out_0_new_0_phi_fu_435_p4, ap_phi_reg_pp0_iter11_end_out_0_new_2_reg_601)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_end_out_0_new_2_phi_fu_605_p6 <= ap_phi_mux_end_out_0_new_0_phi_fu_435_p4;
        else 
            ap_phi_mux_end_out_0_new_2_phi_fu_605_p6 <= ap_phi_reg_pp0_iter11_end_out_0_new_2_reg_601;
        end if; 
    end process;


    ap_phi_mux_end_out_1_new_0_phi_fu_465_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_462, and_ln157_1_fu_1197_p2)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_end_out_1_new_0_phi_fu_465_p4 <= and_ln157_1_fu_1197_p2;
        else 
            ap_phi_mux_end_out_1_new_0_phi_fu_465_p4 <= ap_phi_reg_pp0_iter11_end_out_1_new_0_reg_462;
        end if; 
    end process;


    ap_phi_mux_end_out_1_new_2_phi_fu_653_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_end_out_1_new_0_phi_fu_465_p4, ap_phi_reg_pp0_iter11_end_out_1_new_2_reg_649)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_end_out_1_new_2_phi_fu_653_p6 <= ap_phi_mux_end_out_1_new_0_phi_fu_465_p4;
        else 
            ap_phi_mux_end_out_1_new_2_phi_fu_653_p6 <= ap_phi_reg_pp0_iter11_end_out_1_new_2_reg_649;
        end if; 
    end process;


    ap_phi_mux_end_out_2_new_0_phi_fu_495_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_492, and_ln157_2_fu_1202_p2)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_end_out_2_new_0_phi_fu_495_p4 <= and_ln157_2_fu_1202_p2;
        else 
            ap_phi_mux_end_out_2_new_0_phi_fu_495_p4 <= ap_phi_reg_pp0_iter11_end_out_2_new_0_reg_492;
        end if; 
    end process;


    ap_phi_mux_end_out_2_new_2_phi_fu_701_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_end_out_2_new_0_phi_fu_495_p4, ap_phi_reg_pp0_iter11_end_out_2_new_2_reg_697)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_end_out_2_new_2_phi_fu_701_p6 <= ap_phi_mux_end_out_2_new_0_phi_fu_495_p4;
        else 
            ap_phi_mux_end_out_2_new_2_phi_fu_701_p6 <= ap_phi_reg_pp0_iter11_end_out_2_new_2_reg_697;
        end if; 
    end process;


    ap_phi_mux_end_out_3_new_0_phi_fu_525_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_522, and_ln157_3_fu_1207_p2)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_end_out_3_new_0_phi_fu_525_p4 <= and_ln157_3_fu_1207_p2;
        else 
            ap_phi_mux_end_out_3_new_0_phi_fu_525_p4 <= ap_phi_reg_pp0_iter11_end_out_3_new_0_reg_522;
        end if; 
    end process;


    ap_phi_mux_end_out_3_new_2_phi_fu_749_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_end_out_3_new_0_phi_fu_525_p4, ap_phi_reg_pp0_iter11_end_out_3_new_2_reg_745)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_end_out_3_new_2_phi_fu_749_p6 <= ap_phi_mux_end_out_3_new_0_phi_fu_525_p4;
        else 
            ap_phi_mux_end_out_3_new_2_phi_fu_749_p6 <= ap_phi_reg_pp0_iter11_end_out_3_new_2_reg_745;
        end if; 
    end process;


    ap_phi_mux_orbit_out_0_new_0_phi_fu_413_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_410)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_orbit_out_0_new_0_phi_fu_413_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_orbit_out_0_new_0_phi_fu_413_p4 <= ap_phi_reg_pp0_iter11_orbit_out_0_new_0_reg_410;
        end if; 
    end process;


    ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_orbit_out_0_new_0_phi_fu_413_p4, ap_phi_reg_pp0_iter11_orbit_out_0_new_2_reg_563)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6 <= ap_phi_mux_orbit_out_0_new_0_phi_fu_413_p4;
        else 
            ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6 <= ap_phi_reg_pp0_iter11_orbit_out_0_new_2_reg_563;
        end if; 
    end process;


    ap_phi_mux_start_out_0_new_0_phi_fu_424_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_420)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_start_out_0_new_0_phi_fu_424_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_start_out_0_new_0_phi_fu_424_p4 <= ap_phi_reg_pp0_iter11_start_out_0_new_0_reg_420;
        end if; 
    end process;


    ap_phi_mux_start_out_0_new_2_phi_fu_586_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_start_out_0_new_0_phi_fu_424_p4, ap_phi_reg_pp0_iter11_start_out_0_new_2_reg_582)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_start_out_0_new_2_phi_fu_586_p6 <= ap_phi_mux_start_out_0_new_0_phi_fu_424_p4;
        else 
            ap_phi_mux_start_out_0_new_2_phi_fu_586_p6 <= ap_phi_reg_pp0_iter11_start_out_0_new_2_reg_582;
        end if; 
    end process;


    ap_phi_mux_valid_out_0_new_0_phi_fu_403_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, icmp_ln1072_reg_1294_pp0_iter10_reg, ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_399)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_valid_out_0_new_0_phi_fu_403_p4 <= icmp_ln1072_reg_1294_pp0_iter10_reg;
        else 
            ap_phi_mux_valid_out_0_new_0_phi_fu_403_p4 <= ap_phi_reg_pp0_iter11_valid_out_0_new_0_reg_399;
        end if; 
    end process;


    ap_phi_mux_valid_out_0_new_2_phi_fu_551_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_valid_out_0_new_0_phi_fu_403_p4, ap_phi_reg_pp0_iter11_valid_out_0_new_2_reg_547)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_valid_out_0_new_2_phi_fu_551_p6 <= ap_phi_mux_valid_out_0_new_0_phi_fu_403_p4;
        else 
            ap_phi_mux_valid_out_0_new_2_phi_fu_551_p6 <= ap_phi_reg_pp0_iter11_valid_out_0_new_2_reg_547;
        end if; 
    end process;


    ap_phi_mux_valid_out_1_new_0_phi_fu_455_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, icmp_ln1072_1_reg_1305_pp0_iter10_reg, ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_451)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_valid_out_1_new_0_phi_fu_455_p4 <= icmp_ln1072_1_reg_1305_pp0_iter10_reg;
        else 
            ap_phi_mux_valid_out_1_new_0_phi_fu_455_p4 <= ap_phi_reg_pp0_iter11_valid_out_1_new_0_reg_451;
        end if; 
    end process;


    ap_phi_mux_valid_out_1_new_2_phi_fu_637_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_valid_out_1_new_0_phi_fu_455_p4, ap_phi_reg_pp0_iter11_valid_out_1_new_2_reg_633)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_valid_out_1_new_2_phi_fu_637_p6 <= ap_phi_mux_valid_out_1_new_0_phi_fu_455_p4;
        else 
            ap_phi_mux_valid_out_1_new_2_phi_fu_637_p6 <= ap_phi_reg_pp0_iter11_valid_out_1_new_2_reg_633;
        end if; 
    end process;


    ap_phi_mux_valid_out_2_new_0_phi_fu_485_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, icmp_ln1072_2_reg_1316_pp0_iter10_reg, ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_481)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_valid_out_2_new_0_phi_fu_485_p4 <= icmp_ln1072_2_reg_1316_pp0_iter10_reg;
        else 
            ap_phi_mux_valid_out_2_new_0_phi_fu_485_p4 <= ap_phi_reg_pp0_iter11_valid_out_2_new_0_reg_481;
        end if; 
    end process;


    ap_phi_mux_valid_out_2_new_2_phi_fu_685_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_valid_out_2_new_0_phi_fu_485_p4, ap_phi_reg_pp0_iter11_valid_out_2_new_2_reg_681)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_valid_out_2_new_2_phi_fu_685_p6 <= ap_phi_mux_valid_out_2_new_0_phi_fu_485_p4;
        else 
            ap_phi_mux_valid_out_2_new_2_phi_fu_685_p6 <= ap_phi_reg_pp0_iter11_valid_out_2_new_2_reg_681;
        end if; 
    end process;


    ap_phi_mux_valid_out_3_new_0_phi_fu_515_p4_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, icmp_ln1064_reg_1247_pp0_iter10_reg, icmp_ln1072_3_reg_1327_pp0_iter10_reg, ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_511)
    begin
        if (((icmp_ln1064_reg_1247_pp0_iter10_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_valid_out_3_new_0_phi_fu_515_p4 <= icmp_ln1072_3_reg_1327_pp0_iter10_reg;
        else 
            ap_phi_mux_valid_out_3_new_0_phi_fu_515_p4 <= ap_phi_reg_pp0_iter11_valid_out_3_new_0_reg_511;
        end if; 
    end process;


    ap_phi_mux_valid_out_3_new_2_phi_fu_733_p6_assign_proc : process(and_ln125_reg_1231_pp0_iter10_reg, running_load_reg_1243_pp0_iter10_reg, ap_phi_mux_valid_out_3_new_0_phi_fu_515_p4, ap_phi_reg_pp0_iter11_valid_out_3_new_2_reg_729)
    begin
        if (((running_load_reg_1243_pp0_iter10_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter10_reg))) then 
            ap_phi_mux_valid_out_3_new_2_phi_fu_733_p6 <= ap_phi_mux_valid_out_3_new_0_phi_fu_515_p4;
        else 
            ap_phi_mux_valid_out_3_new_2_phi_fu_733_p6 <= ap_phi_reg_pp0_iter11_valid_out_3_new_2_reg_729;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_data_out_0_new_0_reg_389 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_out_0_new_2_reg_531 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_out_1_new_0_reg_441 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_out_1_new_2_reg_617 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_out_2_new_0_reg_471 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_out_2_new_2_reg_665 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_out_3_new_0_reg_501 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_out_3_new_2_reg_713 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_end_out_0_new_0_reg_432 <= "X";
    ap_phi_reg_pp0_iter0_end_out_0_new_2_reg_601 <= "X";
    ap_phi_reg_pp0_iter0_end_out_1_new_0_reg_462 <= "X";
    ap_phi_reg_pp0_iter0_end_out_1_new_2_reg_649 <= "X";
    ap_phi_reg_pp0_iter0_end_out_2_new_0_reg_492 <= "X";
    ap_phi_reg_pp0_iter0_end_out_2_new_2_reg_697 <= "X";
    ap_phi_reg_pp0_iter0_end_out_3_new_0_reg_522 <= "X";
    ap_phi_reg_pp0_iter0_end_out_3_new_2_reg_745 <= "X";
    ap_phi_reg_pp0_iter0_orbit_out_0_new_0_reg_410 <= "X";
    ap_phi_reg_pp0_iter0_orbit_out_0_new_2_reg_563 <= "X";
    ap_phi_reg_pp0_iter0_ref_tmp50_0_reg_345 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_ref_tmp50_1_reg_356 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_ref_tmp50_2_reg_367 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_ref_tmp50_3_reg_378 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_start_out_0_new_0_reg_420 <= "X";
    ap_phi_reg_pp0_iter0_start_out_0_new_2_reg_582 <= "X";
    ap_phi_reg_pp0_iter0_valid_out_0_new_0_reg_399 <= "X";
    ap_phi_reg_pp0_iter0_valid_out_0_new_2_reg_547 <= "X";
    ap_phi_reg_pp0_iter0_valid_out_1_new_0_reg_451 <= "X";
    ap_phi_reg_pp0_iter0_valid_out_1_new_2_reg_633 <= "X";
    ap_phi_reg_pp0_iter0_valid_out_2_new_0_reg_481 <= "X";
    ap_phi_reg_pp0_iter0_valid_out_2_new_2_reg_681 <= "X";
    ap_phi_reg_pp0_iter0_valid_out_3_new_0_reg_511 <= "X";
    ap_phi_reg_pp0_iter0_valid_out_3_new_2_reg_729 <= "X";

    ap_predicate_op162_call_state7_state6_assign_proc : process(and_ln125_reg_1231_pp0_iter4_reg, running_load_reg_1243_pp0_iter4_reg, icmp_ln1064_reg_1247_pp0_iter4_reg, icmp_ln1072_fu_1014_p2)
    begin
                ap_predicate_op162_call_state7_state6 <= ((icmp_ln1072_fu_1014_p2 = ap_const_lv1_1) and (icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg));
    end process;


    ap_predicate_op163_call_state7_state6_assign_proc : process(and_ln125_reg_1231_pp0_iter4_reg, running_load_reg_1243_pp0_iter4_reg, icmp_ln1064_reg_1247_pp0_iter4_reg, icmp_ln1072_1_fu_1036_p2)
    begin
                ap_predicate_op163_call_state7_state6 <= ((icmp_ln1072_1_fu_1036_p2 = ap_const_lv1_1) and (icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg));
    end process;


    ap_predicate_op164_call_state7_state6_assign_proc : process(and_ln125_reg_1231_pp0_iter4_reg, running_load_reg_1243_pp0_iter4_reg, icmp_ln1064_reg_1247_pp0_iter4_reg, icmp_ln1072_2_fu_1058_p2)
    begin
                ap_predicate_op164_call_state7_state6 <= ((icmp_ln1072_2_fu_1058_p2 = ap_const_lv1_1) and (icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg));
    end process;


    ap_predicate_op165_call_state7_state6_assign_proc : process(and_ln125_reg_1231_pp0_iter4_reg, running_load_reg_1243_pp0_iter4_reg, icmp_ln1064_reg_1247_pp0_iter4_reg, icmp_ln1072_3_fu_1080_p2)
    begin
                ap_predicate_op165_call_state7_state6 <= ((icmp_ln1072_3_fu_1080_p2 = ap_const_lv1_1) and (icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_0) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg));
    end process;


    ap_predicate_op166_call_state7_state6_assign_proc : process(and_ln125_reg_1231_pp0_iter4_reg, running_load_reg_1243_pp0_iter4_reg, icmp_ln1064_reg_1247_pp0_iter4_reg)
    begin
                ap_predicate_op166_call_state7_state6 <= ((icmp_ln1064_reg_1247_pp0_iter4_reg = ap_const_lv1_1) and (running_load_reg_1243_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln125_reg_1231_pp0_iter4_reg));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to10)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to10 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i131_fu_887_p2 <= "1" when (rptr = ap_const_lv10_0) else "0";
    data_out_0 <= ap_phi_mux_data_out_0_new_2_phi_fu_535_p6;

    data_out_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            data_out_0_ap_vld <= ap_const_logic_1;
        else 
            data_out_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    data_out_1 <= ap_phi_mux_data_out_1_new_2_phi_fu_621_p6;

    data_out_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            data_out_1_ap_vld <= ap_const_logic_1;
        else 
            data_out_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    data_out_2 <= ap_phi_mux_data_out_2_new_2_phi_fu_669_p6;

    data_out_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            data_out_2_ap_vld <= ap_const_logic_1;
        else 
            data_out_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    data_out_3 <= ap_phi_mux_data_out_3_new_2_phi_fu_717_p6;

    data_out_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            data_out_3_ap_vld <= ap_const_logic_1;
        else 
            data_out_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    end_out_0 <= ap_phi_mux_end_out_0_new_2_phi_fu_605_p6(0);

    end_out_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            end_out_0_ap_vld <= ap_const_logic_1;
        else 
            end_out_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    end_out_1 <= ap_phi_mux_end_out_1_new_2_phi_fu_653_p6(0);

    end_out_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            end_out_1_ap_vld <= ap_const_logic_1;
        else 
            end_out_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    end_out_2 <= ap_phi_mux_end_out_2_new_2_phi_fu_701_p6(0);

    end_out_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            end_out_2_ap_vld <= ap_const_logic_1;
        else 
            end_out_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    end_out_3 <= ap_phi_mux_end_out_3_new_2_phi_fu_749_p6(0);

    end_out_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            end_out_3_ap_vld <= ap_const_logic_1;
        else 
            end_out_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1212_p0 <= grp_fu_1212_p00(11 - 1 downto 0);
    grp_fu_1212_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(NLUT_V_q0),18));
    grp_fu_1212_p1 <= ap_const_lv18_72(7 - 1 downto 0);
    grp_fu_1220_p0 <= grp_fu_1220_p00(11 - 1 downto 0);
    grp_fu_1220_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(NLUT_V_q0),18));
    grp_fu_1220_p1 <= ap_const_lv18_72(7 - 1 downto 0);
    grp_gen_puppi_fu_761_ap_start <= grp_gen_puppi_fu_761_ap_start_reg;
    grp_gen_puppi_fu_768_ap_start <= grp_gen_puppi_fu_768_ap_start_reg;
    grp_gen_puppi_fu_775_ap_start <= grp_gen_puppi_fu_775_ap_start_reg;
    grp_gen_puppi_fu_782_ap_start <= grp_gen_puppi_fu_782_ap_start_reg;
    icmp_ln1064_1_fu_830_p2 <= "1" when (irow_V = ap_const_lv8_35) else "0";
    icmp_ln1064_fu_816_p2 <= "1" when (irow_V = ap_const_lv8_0) else "0";
    icmp_ln1068_fu_854_p2 <= "1" when (rptr = wptr) else "0";
    icmp_ln1072_1_fu_1036_p2 <= "0" when (tmp_2_fu_1026_p4 = ap_const_lv7_0) else "1";
    icmp_ln1072_2_fu_1058_p2 <= "1" when (unsigned(nremaining_V) > unsigned(ap_const_lv8_2)) else "0";
    icmp_ln1072_3_fu_1080_p2 <= "0" when (tmp_4_fu_1070_p4 = ap_const_lv6_0) else "1";
    icmp_ln1072_fu_1014_p2 <= "0" when (nremaining_V = ap_const_lv8_0) else "1";
    icmp_ln1076_1_fu_1052_p2 <= "1" when (signed(tmp_3_fu_1042_p4) < signed(ap_const_lv8_1)) else "0";
    icmp_ln1076_2_fu_1064_p2 <= "1" when (signed(ret_fu_1008_p2) < signed(ap_const_lv9_3)) else "0";
    icmp_ln1076_3_fu_1096_p2 <= "1" when (signed(tmp_5_fu_1086_p4) < signed(ap_const_lv7_1)) else "0";
    icmp_ln1076_fu_1020_p2 <= "1" when (signed(ret_fu_1008_p2) < signed(ap_const_lv9_1)) else "0";
    icmp_ln1084_3_fu_1139_p2 <= "1" when (unsigned(npuppi_V) < unsigned(ap_const_lv7_6)) else "0";
    icmp_ln1084_4_fu_1145_p2 <= "1" when (unsigned(npuppi_V) < unsigned(ap_const_lv7_7)) else "0";
    icmp_ln1084_5_fu_1161_p2 <= "1" when (tmp_1_fu_1151_p4 = ap_const_lv4_0) else "0";
    icmp_ln1084_6_fu_1102_p2 <= "1" when (unsigned(nremaining_V) < unsigned(ap_const_lv8_5)) else "0";
    icmp_ln1084_fu_1133_p2 <= "1" when (unsigned(npuppi_V) < unsigned(ap_const_lv7_5)) else "0";
    nremaining_V_load_cast_fu_1004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nremaining_V),9));
    orbit_out_0 <= ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6(0);

    orbit_out_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            orbit_out_0_ap_vld <= ap_const_logic_1;
        else 
            orbit_out_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    orbit_out_1 <= ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6(0);

    orbit_out_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            orbit_out_1_ap_vld <= ap_const_logic_1;
        else 
            orbit_out_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    orbit_out_2 <= ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6(0);

    orbit_out_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            orbit_out_2_ap_vld <= ap_const_logic_1;
        else 
            orbit_out_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    orbit_out_3 <= ap_phi_mux_orbit_out_0_new_2_phi_fu_567_p6(0);

    orbit_out_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            orbit_out_3_ap_vld <= ap_const_logic_1;
        else 
            orbit_out_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ret_fu_1008_p2 <= std_logic_vector(unsigned(nremaining_V_load_cast_fu_1004_p1) + unsigned(ap_const_lv9_1FC));
    running_load_load_fu_812_p1 <= running;
    select_ln146_fu_1173_p3 <= 
        ap_const_lv8_0 when (icmp_ln1084_fu_1133_p2(0) = '1') else 
        add_ln229_fu_1167_p2;
    select_ln159_fu_1114_p3 <= 
        ap_const_lv8_0 when (icmp_ln1084_6_fu_1102_p2(0) = '1') else 
        add_ln229_1_fu_1108_p2;
    start_out_0 <= ap_phi_mux_start_out_0_new_2_phi_fu_586_p6(0);

    start_out_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            start_out_0_ap_vld <= ap_const_logic_1;
        else 
            start_out_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    start_out_1 <= ap_phi_mux_start_out_0_new_2_phi_fu_586_p6(0);

    start_out_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            start_out_1_ap_vld <= ap_const_logic_1;
        else 
            start_out_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    start_out_2 <= ap_phi_mux_start_out_0_new_2_phi_fu_586_p6(0);

    start_out_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            start_out_2_ap_vld <= ap_const_logic_1;
        else 
            start_out_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    start_out_3 <= ap_phi_mux_start_out_0_new_2_phi_fu_586_p6(0);

    start_out_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            start_out_3_ap_vld <= ap_const_logic_1;
        else 
            start_out_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_1151_p4 <= npuppi_V(6 downto 3);
    tmp_2_fu_1026_p4 <= nremaining_V(7 downto 1);
    tmp_3_fu_1042_p4 <= ret_fu_1008_p2(8 downto 1);
    tmp_4_fu_1070_p4 <= nremaining_V(7 downto 2);
    tmp_5_fu_1086_p4 <= ret_fu_1008_p2(8 downto 2);
    tmp_6_fu_949_p1 <= grp_fu_1212_p2;
    tmp_6_fu_949_p3 <= tmp_6_fu_949_p1(10 downto 10);
    tmp_fu_975_p1 <= grp_fu_1220_p2;
    tmp_fu_975_p3 <= tmp_fu_975_p1(10 downto 10);
    trunc_ln125_fu_804_p1 <= p_idxs(34 - 1 downto 0);
    trunc_ln674_1_fu_872_p1 <= p_idxs(11 - 1 downto 0);
    trunc_ln674_fu_923_p1 <= p_idxs(11 - 1 downto 0);
    valid_out_0 <= ap_phi_mux_valid_out_0_new_2_phi_fu_551_p6(0);

    valid_out_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            valid_out_0_ap_vld <= ap_const_logic_1;
        else 
            valid_out_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    valid_out_1 <= ap_phi_mux_valid_out_1_new_2_phi_fu_637_p6(0);

    valid_out_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            valid_out_1_ap_vld <= ap_const_logic_1;
        else 
            valid_out_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    valid_out_2 <= ap_phi_mux_valid_out_2_new_2_phi_fu_685_p6(0);

    valid_out_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            valid_out_2_ap_vld <= ap_const_logic_1;
        else 
            valid_out_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    valid_out_3 <= ap_phi_mux_valid_out_3_new_2_phi_fu_733_p6(0);

    valid_out_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1))) then 
            valid_out_3_ap_vld <= ap_const_logic_1;
        else 
            valid_out_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    valid_read_read_fu_172_p2 <= (0=>valid, others=>'-');
    zext_ln1064_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(npuppi_V),8));
    zext_ln415_1_fu_956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_949_p3),7));
    zext_ln415_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_975_p3),7));
    zext_ln587_1_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln674_1_fu_872_p1),64));
    zext_ln587_fu_927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln674_fu_923_p1),64));
end behav;
