{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696786636032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696786636033 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  8 19:37:15 2023 " "Processing started: Sun Oct  8 19:37:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696786636033 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786636033 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SSRAM_to_hRAM -c SSRAM_to_hRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SSRAM_to_hRAM -c SSRAM_to_hRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786636033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696786636245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696786636245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/SSRAM_to_hRAM_external_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_external_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM_external_generator-behavior " "Found design unit 1: SSRAM_to_hRAM_external_generator-behavior" {  } { { "tb/SSRAM_to_hRAM_external_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/SSRAM_to_hRAM_external_generator.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665384 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_external_generator " "Found entity 1: SSRAM_to_hRAM_external_generator" {  } { { "tb/SSRAM_to_hRAM_external_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/SSRAM_to_hRAM_external_generator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665384 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "s27kl0641.v(579) " "Verilog HDL information at s27kl0641.v(579): always construct contains both blocking and non-blocking assignments" {  } { { "tb/s27kl0641.v" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/s27kl0641.v" 579 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696786665390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/s27kl0641.v 2 2 " "Found 2 design units, including 2 entities, in source file tb/s27kl0641.v" { { "Info" "ISGN_ENTITY_NAME" "1 s27kl0641 " "Found entity 1: s27kl0641" {  } { { "tb/s27kl0641.v" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/s27kl0641.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665393 ""} { "Info" "ISGN_ENTITY_NAME" "2 BUFFERs27kl0641 " "Found entity 2: BUFFERs27kl0641" {  } { { "tb/s27kl0641.v" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/s27kl0641.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/SSRAM_to_hRAM_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_testbench " "Found entity 1: SSRAM_to_hRAM_testbench" {  } { { "tb/SSRAM_to_hRAM_testbench.v" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/SSRAM_to_hRAM_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/SSRAM_to_hRAM_monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM_monitor-tb " "Found design unit 1: SSRAM_to_hRAM_monitor-tb" {  } { { "tb/SSRAM_to_hRAM_monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/SSRAM_to_hRAM_monitor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665401 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_monitor " "Found entity 1: SSRAM_to_hRAM_monitor" {  } { { "tb/SSRAM_to_hRAM_monitor.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/SSRAM_to_hRAM_monitor.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/SSRAM_to_hRAM_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/SSRAM_to_hRAM_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM_driver-tb " "Found design unit 1: SSRAM_to_hRAM_driver-tb" {  } { { "tb/SSRAM_to_hRAM_driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/SSRAM_to_hRAM_driver.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665403 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_driver " "Found entity 1: SSRAM_to_hRAM_driver" {  } { { "tb/SSRAM_to_hRAM_driver.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/SSRAM_to_hRAM_driver.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb/clk_rst_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb/clk_rst_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_rst_generator-behavior " "Found design unit 1: clk_rst_generator-behavior" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/clk_rst_generator.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665404 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_rst_generator " "Found entity 1: clk_rst_generator" {  } { { "tb/clk_rst_generator.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/tb/clk_rst_generator.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-behavior " "Found design unit 1: tristate_buffer-behavior" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/tristate_buffer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665405 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "src/tristate_buffer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/tristate_buffer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/unpacker_48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/unpacker_48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unpacker_48-rtl " "Found design unit 1: unpacker_48-rtl" {  } { { "src/unpacker_48.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/unpacker_48.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665406 ""} { "Info" "ISGN_ENTITY_NAME" "1 unpacker_48 " "Found entity 1: unpacker_48" {  } { { "src/unpacker_48.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/unpacker_48.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/unpacker_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/unpacker_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unpacker_16-rtl " "Found design unit 1: unpacker_16-rtl" {  } { { "src/unpacker_16.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/unpacker_16.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665407 ""} { "Info" "ISGN_ENTITY_NAME" "1 unpacker_16 " "Found entity 1: unpacker_16" {  } { { "src/unpacker_16.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/unpacker_16.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timer_14bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/timer_14bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_14bit-rtl " "Found design unit 1: timer_14bit-rtl" {  } { { "src/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/timer_14bit.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665409 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_14bit " "Found entity 1: timer_14bit" {  } { { "src/timer_14bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/timer_14bit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/t_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/t_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 t_flip_flop-behavior " "Found design unit 1: t_flip_flop-behavior" {  } { { "src/t_flip_flop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/t_flip_flop.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665411 ""} { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "src/t_flip_flop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/t_flip_flop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/synchronizer_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/synchronizer_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_EU-rtl " "Found design unit 1: synchronizer_EU-rtl" {  } { { "src/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer_EU.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665413 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_EU " "Found entity 1: synchronizer_EU" {  } { { "src/synchronizer_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer_EU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/synchronizer_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/synchronizer_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_CU-fsm " "Found design unit 1: synchronizer_CU-fsm" {  } { { "src/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer_CU.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665416 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_CU " "Found entity 1: synchronizer_CU" {  } { { "src/synchronizer_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer_CU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-rtl " "Found design unit 1: synchronizer-rtl" {  } { { "src/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665420 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "src/synchronizer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SSRAM_to_hRAM_EU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/SSRAM_to_hRAM_EU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM_EU-rtl " "Found design unit 1: SSRAM_to_hRAM_EU-rtl" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665424 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_EU " "Found entity 1: SSRAM_to_hRAM_EU" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SSRAM_to_hRAM_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/SSRAM_to_hRAM_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM_CU-fsm " "Found design unit 1: SSRAM_to_hRAM_CU-fsm" {  } { { "src/SSRAM_to_hRAM_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_CU.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665429 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM_CU " "Found entity 1: SSRAM_to_hRAM_CU" {  } { { "src/SSRAM_to_hRAM_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_CU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SSRAM_to_hRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/SSRAM_to_hRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSRAM_to_hRAM-rtl " "Found design unit 1: SSRAM_to_hRAM-rtl" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665434 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM_to_hRAM " "Found entity 1: SSRAM_to_hRAM" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sr_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/sr_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_flipflop-behavior " "Found design unit 1: sr_flipflop-behavior" {  } { { "src/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/sr_flipflop.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665438 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_flipflop " "Found entity 1: sr_flipflop" {  } { { "src/sr_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/sr_flipflop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_negedge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg_negedge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_negedge-behavior " "Found design unit 1: reg_negedge-behavior" {  } { { "src/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/reg_negedge.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665440 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_negedge " "Found entity 1: reg_negedge" {  } { { "src/reg_negedge.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/reg_negedge.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/reg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665442 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/reg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/packer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/packer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 packer-rtl " "Found design unit 1: packer-rtl" {  } { { "src/packer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/packer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665443 ""} { "Info" "ISGN_ENTITY_NAME" "1 packer " "Found entity 1: packer" {  } { { "src/packer.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/packer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-behavior " "Found design unit 1: mux_4to1-behavior" {  } { { "src/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_4to1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665445 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "src/mux_4to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_4to1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_2to1.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665446 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_2to1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/gater.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/gater.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gater-rtl " "Found design unit 1: gater-rtl" {  } { { "src/gater.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/gater.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665450 ""} { "Info" "ISGN_ENTITY_NAME" "1 gater " "Found entity 1: gater" {  } { { "src/gater.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/gater.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decoder_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/decoder_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2bit-behavior " "Found design unit 1: decoder_2bit-behavior" {  } { { "src/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/decoder_2bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665454 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2bit " "Found entity 1: decoder_2bit" {  } { { "src/decoder_2bit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/decoder_2bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavior " "Found design unit 1: d_flipflop-behavior" {  } { { "src/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/d_flipflop.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665458 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "src/d_flipflop.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/d_flipflop.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Nbit-rtl " "Found design unit 1: counter_Nbit-rtl" {  } { { "src/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/counter_Nbit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665461 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Nbit " "Found entity 1: counter_Nbit" {  } { { "src/counter_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/counter_Nbit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comparator_Nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/comparator_Nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_Nbit-behavior " "Found design unit 1: comparator_Nbit-behavior" {  } { { "src/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/comparator_Nbit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665463 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_Nbit " "Found entity 1: comparator_Nbit" {  } { { "src/comparator_Nbit.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/comparator_Nbit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696786665463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786665463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SSRAM_to_hRAM " "Elaborating entity \"SSRAM_to_hRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696786665625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSRAM_to_hRAM_EU SSRAM_to_hRAM_EU:EU " "Elaborating entity \"SSRAM_to_hRAM_EU\" for hierarchy \"SSRAM_to_hRAM_EU:EU\"" {  } { { "src/SSRAM_to_hRAM.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SSRAM_to_hRAM_EU:EU\|reg:up_address " "Elaborating entity \"reg\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|reg:up_address\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "up_address" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SSRAM_to_hRAM_EU:EU\|reg:low_address " "Elaborating entity \"reg\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|reg:low_address\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "low_address" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unpacker_48 SSRAM_to_hRAM_EU:EU\|unpacker_48:CA " "Elaborating entity \"unpacker_48\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "CA" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\|reg:CA0A " "Elaborating entity \"reg\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\|reg:CA0A\"" {  } { { "src/unpacker_48.vhd" "CA0A" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/unpacker_48.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\|mux_2to1:CA0_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\|mux_2to1:CA0_mux\"" {  } { { "src/unpacker_48.vhd" "CA0_mux" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/unpacker_48.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\|mux_4to1:outmux " "Elaborating entity \"mux_4to1\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|unpacker_48:CA\|mux_4to1:outmux\"" {  } { { "src/unpacker_48.vhd" "outmux" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/unpacker_48.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_14bit SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim " "Elaborating entity \"timer_14bit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "deadline_tim" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim\|counter_Nbit:cnt " "Elaborating entity \"counter_Nbit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim\|counter_Nbit:cnt\"" {  } { { "src/timer_14bit.vhd" "cnt" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/timer_14bit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim\|counter_Nbit:cnt\|t_flip_flop:entry_tff " "Elaborating entity \"t_flip_flop\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|timer_14bit:deadline_tim\|counter_Nbit:cnt\|t_flip_flop:entry_tff\"" {  } { { "src/counter_Nbit.vhd" "entry_tff" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/counter_Nbit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SSRAM_to_hRAM_EU:EU\|reg:datain " "Elaborating entity \"reg\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|reg:datain\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "datain" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unpacker_16 SSRAM_to_hRAM_EU:EU\|unpacker_16:writedata " "Elaborating entity \"unpacker_16\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|unpacker_16:writedata\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "writedata" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop SSRAM_to_hRAM_EU:EU\|d_flipflop:antiglitch " "Elaborating entity \"d_flipflop\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|d_flipflop:antiglitch\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "antiglitch" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf " "Elaborating entity \"tristate_buffer\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|tristate_buffer:dq_buf\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "dq_buf" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg SSRAM_to_hRAM_EU:EU\|reg:burstcnt " "Elaborating entity \"reg\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|reg:burstcnt\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "burstcnt" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packer SSRAM_to_hRAM_EU:EU\|packer:readdata " "Elaborating entity \"packer\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|packer:readdata\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "readdata" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_negedge SSRAM_to_hRAM_EU:EU\|packer:readdata\|reg_negedge:lsbin " "Elaborating entity \"reg_negedge\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|packer:readdata\|reg_negedge:lsbin\"" {  } { { "src/packer.vhd" "lsbin" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/packer.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gater SSRAM_to_hRAM_EU:EU\|gater:CK_gater " "Elaborating entity \"gater\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|gater:CK_gater\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "CK_gater" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_flipflop SSRAM_to_hRAM_EU:EU\|sr_flipflop:dpd_tracker " "Elaborating entity \"sr_flipflop\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|sr_flipflop:dpd_tracker\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "dpd_tracker" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer SSRAM_to_hRAM_EU:EU\|synchronizer:snc " "Elaborating entity \"synchronizer\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\"" {  } { { "src/SSRAM_to_hRAM_EU.vhd" "snc" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM_EU.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_EU SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU " "Elaborating entity \"synchronizer_EU\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\"" {  } { { "src/synchronizer.vhd" "EU" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|counter_Nbit:code_counter " "Elaborating entity \"counter_Nbit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|counter_Nbit:code_counter\"" {  } { { "src/synchronizer_EU.vhd" "code_counter" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer_EU.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2bit SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|decoder_2bit:dec " "Elaborating entity \"decoder_2bit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|decoder_2bit:dec\"" {  } { { "src/synchronizer_EU.vhd" "dec" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer_EU.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|mux_4to1:datamux " "Elaborating entity \"mux_4to1\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|mux_4to1:datamux\"" {  } { { "src/synchronizer_EU.vhd" "datamux" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer_EU.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Nbit SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|counter_Nbit:burstlen_counter " "Elaborating entity \"counter_Nbit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|counter_Nbit:burstlen_counter\"" {  } { { "src/synchronizer_EU.vhd" "burstlen_counter" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer_EU.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_Nbit SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp " "Elaborating entity \"comparator_Nbit\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_EU:EU\|comparator_Nbit:burstlen_cmp\"" {  } { { "src/synchronizer_EU.vhd" "burstlen_cmp" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer_EU.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_CU SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_CU:CU " "Elaborating entity \"synchronizer_CU\" for hierarchy \"SSRAM_to_hRAM_EU:EU\|synchronizer:snc\|synchronizer_CU:CU\"" {  } { { "src/synchronizer.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/synchronizer.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSRAM_to_hRAM_CU SSRAM_to_hRAM_CU:CU " "Elaborating entity \"SSRAM_to_hRAM_CU\" for hierarchy \"SSRAM_to_hRAM_CU:CU\"" {  } { { "src/SSRAM_to_hRAM.vhd" "CU" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786665762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696786668407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/output_files/SSRAM_to_hRAM.map.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/output_files/SSRAM_to_hRAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786669497 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696786669702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696786669702 ""}
{ "Critical Warning" "WCUT_CUT_VIRTUAL_CLK_PIN_MADE_VIRTUAL" "RWDS_360~input " "clock port is fed by virtual pin \"RWDS_360~input\"; timing analysis treats input to the clock port as a ripple clock" {  } {  } 1 15725 "clock port is fed by virtual pin \"%1!s!\"; timing analysis treats input to the clock port as a ripple clock" 0 0 "Analysis & Synthesis" 0 -1 1696786669773 ""}
{ "Critical Warning" "WCUT_CUT_VIRTUAL_CLK_PIN_MADE_VIRTUAL" "RWDS_90~input " "clock port is fed by virtual pin \"RWDS_90~input\"; timing analysis treats input to the clock port as a ripple clock" {  } {  } 1 15725 "clock port is fed by virtual pin \"%1!s!\"; timing analysis treats input to the clock port as a ripple clock" 0 0 "Analysis & Synthesis" 0 -1 1696786669773 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "90 " "Design contains 90 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[22\] " "Pin \"SSRAM_address\[22\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[23\] " "Pin \"SSRAM_address\[23\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[24\] " "Pin \"SSRAM_address\[24\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[25\] " "Pin \"SSRAM_address\[25\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[26\] " "Pin \"SSRAM_address\[26\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[27\] " "Pin \"SSRAM_address\[27\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[28\] " "Pin \"SSRAM_address\[28\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[29\] " "Pin \"SSRAM_address\[29\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[30\] " "Pin \"SSRAM_address\[30\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[31\] " "Pin \"SSRAM_address\[31\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[0\] " "Pin \"SSRAM_out\[0\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[1\] " "Pin \"SSRAM_out\[1\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[2\] " "Pin \"SSRAM_out\[2\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[3\] " "Pin \"SSRAM_out\[3\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[4\] " "Pin \"SSRAM_out\[4\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[5\] " "Pin \"SSRAM_out\[5\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[6\] " "Pin \"SSRAM_out\[6\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[7\] " "Pin \"SSRAM_out\[7\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[8\] " "Pin \"SSRAM_out\[8\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[9\] " "Pin \"SSRAM_out\[9\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[10\] " "Pin \"SSRAM_out\[10\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[11\] " "Pin \"SSRAM_out\[11\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[12\] " "Pin \"SSRAM_out\[12\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[13\] " "Pin \"SSRAM_out\[13\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[14\] " "Pin \"SSRAM_out\[14\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_out\[15\] " "Pin \"SSRAM_out\[15\]\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_validout " "Pin \"SSRAM_validout\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 54 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_busy " "Pin \"SSRAM_busy\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 55 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "SSRAM_haltdata " "Pin \"SSRAM_haltdata\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 56 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hbus_CS_n " "Pin \"hbus_CS_n\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 58 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hbus_RESET_n " "Pin \"hbus_RESET_n\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 59 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hCK_edgeal " "Pin \"hCK_edgeal\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 61 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "drive_RWDS_low " "Pin \"drive_RWDS_low\" is virtual output pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 65 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_OE " "Pin \"SSRAM_OE\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 47 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address_spacing " "Pin \"SSRAM_address_spacing\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 49 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[0\] " "Pin \"SSRAM_address\[0\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[15\] " "Pin \"SSRAM_in\[15\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_WE " "Pin \"SSRAM_WE\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 48 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_CS " "Pin \"SSRAM_CS\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 46 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "rst_n " "Pin \"rst_n\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 44 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RWDS " "Pin \"RWDS\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 64 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RWDS_360 " "Pin \"RWDS_360\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 62 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RWDS_90 " "Pin \"RWDS_90\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 63 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[0\] " "Pin \"SSRAM_burstcount\[0\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[1\] " "Pin \"SSRAM_burstcount\[1\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[2\] " "Pin \"SSRAM_burstcount\[2\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[3\] " "Pin \"SSRAM_burstcount\[3\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[4\] " "Pin \"SSRAM_burstcount\[4\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[5\] " "Pin \"SSRAM_burstcount\[5\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[6\] " "Pin \"SSRAM_burstcount\[6\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[7\] " "Pin \"SSRAM_burstcount\[7\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[8\] " "Pin \"SSRAM_burstcount\[8\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[9\] " "Pin \"SSRAM_burstcount\[9\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_burstcount\[10\] " "Pin \"SSRAM_burstcount\[10\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 50 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[8\] " "Pin \"SSRAM_in\[8\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[0\] " "Pin \"SSRAM_in\[0\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[11\] " "Pin \"SSRAM_address\[11\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[3\] " "Pin \"SSRAM_address\[3\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[19\] " "Pin \"SSRAM_address\[19\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[9\] " "Pin \"SSRAM_in\[9\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[1\] " "Pin \"SSRAM_in\[1\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[12\] " "Pin \"SSRAM_address\[12\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[4\] " "Pin \"SSRAM_address\[4\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[1\] " "Pin \"SSRAM_address\[1\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[20\] " "Pin \"SSRAM_address\[20\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[10\] " "Pin \"SSRAM_in\[10\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[2\] " "Pin \"SSRAM_in\[2\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[13\] " "Pin \"SSRAM_address\[13\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[5\] " "Pin \"SSRAM_address\[5\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[2\] " "Pin \"SSRAM_address\[2\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[21\] " "Pin \"SSRAM_address\[21\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[14\] " "Pin \"SSRAM_address\[14\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[6\] " "Pin \"SSRAM_address\[6\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[11\] " "Pin \"SSRAM_in\[11\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[3\] " "Pin \"SSRAM_in\[3\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[15\] " "Pin \"SSRAM_address\[15\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[7\] " "Pin \"SSRAM_address\[7\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[12\] " "Pin \"SSRAM_in\[12\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[4\] " "Pin \"SSRAM_in\[4\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[16\] " "Pin \"SSRAM_address\[16\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[8\] " "Pin \"SSRAM_address\[8\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[13\] " "Pin \"SSRAM_in\[13\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[5\] " "Pin \"SSRAM_in\[5\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[9\] " "Pin \"SSRAM_address\[9\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[17\] " "Pin \"SSRAM_address\[17\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[14\] " "Pin \"SSRAM_in\[14\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[6\] " "Pin \"SSRAM_in\[6\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[10\] " "Pin \"SSRAM_address\[10\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_address\[18\] " "Pin \"SSRAM_address\[18\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 51 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "SSRAM_in\[7\] " "Pin \"SSRAM_in\[7\]\" is virtual input pin" {  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 52 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1696786669774 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1696786669774 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "8 " "Ignored 8 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[0\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[0\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696786669778 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[1\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[1\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696786669778 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[2\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[2\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696786669778 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[3\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[3\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696786669778 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[4\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[4\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696786669778 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[5\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[5\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696786669778 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[6\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[6\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696786669778 ""} { "Warning" "WCUT_CUT_ATOM_BIDIR" "hbus_DQ\[7\] " "Ignored Virtual Pin assignment made to bidirectional pin \"hbus_DQ\[7\]\"" {  } {  } 0 15721 "Ignored Virtual Pin assignment made to bidirectional pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696786669778 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1696786669778 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "460 " "Implemented 460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696786669815 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696786669815 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1696786669815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "451 " "Implemented 451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696786669815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696786669815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696786669844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  8 19:37:49 2023 " "Processing ended: Sun Oct  8 19:37:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696786669844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696786669844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696786669844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696786669844 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1696786671386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696786671387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  8 19:37:51 2023 " "Processing started: Sun Oct  8 19:37:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696786671387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1696786671387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SSRAM_to_hRAM -c SSRAM_to_hRAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SSRAM_to_hRAM -c SSRAM_to_hRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1696786671387 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1696786671440 ""}
{ "Info" "0" "" "Project  = SSRAM_to_hRAM" {  } {  } 0 0 "Project  = SSRAM_to_hRAM" 0 0 "Fitter" 0 0 1696786671441 ""}
{ "Info" "0" "" "Revision = SSRAM_to_hRAM" {  } {  } 0 0 "Revision = SSRAM_to_hRAM" 0 0 "Fitter" 0 0 1696786671441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1696786671510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1696786671511 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SSRAM_to_hRAM 10CL025YE144C8G " "Selected device 10CL025YE144C8G for design \"SSRAM_to_hRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696786671524 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696786671607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696786671607 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696786671856 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696786671862 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144C8G " "Device 10CL006YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696786671913 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144C8G " "Device 10CL010YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696786671913 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144C8G " "Device 10CL016YE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1696786671913 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1696786671913 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696786671920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696786671920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696786671920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696786671920 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1696786671920 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1696786671920 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696786671922 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1696786672381 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/SSRAM_to_hRAM.sdc " "Reading SDC File: 'sdc/SSRAM_to_hRAM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696786672621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1696786672625 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1696786672632 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1696786672639 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696786672640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696786672640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          clk " "  10.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696786672640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000         RWDS " "  10.000         RWDS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696786672640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      RWDS_90 " "  10.000      RWDS_90" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696786672640 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     RWDS_360 " "  10.000     RWDS_360" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1696786672640 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696786672640 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696786672716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSRAM_to_hRAM_EU:EU\|gater:CK_gater\|gated_clock " "Destination node SSRAM_to_hRAM_EU:EU\|gater:CK_gater\|gated_clock" {  } { { "src/gater.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/gater.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696786672716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[0\]~1 " "Destination node SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[0\]~1" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_2to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696786672716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[0\]~2 " "Destination node SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[0\]~2" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_2to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696786672716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[1\]~5 " "Destination node SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[1\]~5" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_2to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696786672716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[1\]~6 " "Destination node SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[1\]~6" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_2to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696786672716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[2\]~9 " "Destination node SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[2\]~9" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_2to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696786672716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[2\]~10 " "Destination node SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[2\]~10" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_2to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696786672716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[3\]~12 " "Destination node SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[3\]~12" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_2to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696786672716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[3\]~13 " "Destination node SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[3\]~13" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_2to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696786672716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[4\]~15 " "Destination node SSRAM_to_hRAM_EU:EU\|mux_2to1:dqmux\|out_mux\[4\]~15" {  } { { "src/mux_2to1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/mux_2to1.vhd" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1696786672716 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1696786672716 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1696786672716 ""}  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696786672716 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RWDS_360  " "Automatically promoted node RWDS_360 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696786672716 ""}  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 62 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RWDS_360" } } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696786672716 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RWDS_90  " "Automatically promoted node RWDS_90 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1696786672717 ""}  } { { "src/SSRAM_to_hRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/src/SSRAM_to_hRAM.vhd" 63 0 0 } } { "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/andrea/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RWDS_90" } } } } { "temporary_test_loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696786672717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696786672940 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696786672942 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696786672942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696786672944 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696786672946 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1696786672948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1696786672948 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696786672949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696786672976 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1696786672977 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696786672977 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 0 8 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1696786672979 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1696786672979 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1696786672979 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 4 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1696786672980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1696786672980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 10 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1696786672980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 12 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1696786672980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 9 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1696786672980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1696786672980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 11 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1696786672980 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 11 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1696786672980 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1696786672980 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1696786672980 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696786673053 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1696786673060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696786674127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696786674269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696786674290 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696786675976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696786675976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696786676382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y23 X9_Y34 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34" {  } { { "loc" "" { Generic "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y23 to location X9_Y34"} { { 12 { 0 ""} 0 23 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1696786677594 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696786677594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1696786678340 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696786678340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696786678342 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1696786678515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696786678527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696786678738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696786678739 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696786678963 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696786679717 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/output_files/SSRAM_to_hRAM.fit.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/output_files/SSRAM_to_hRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696786680104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696786680443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  8 19:38:00 2023 " "Processing ended: Sun Oct  8 19:38:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696786680443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696786680443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696786680443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696786680443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1696786681964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696786681965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  8 19:38:01 2023 " "Processing started: Sun Oct  8 19:38:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696786681965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1696786681965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SSRAM_to_hRAM -c SSRAM_to_hRAM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SSRAM_to_hRAM -c SSRAM_to_hRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1696786681965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1696786682165 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1696786682787 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1696786682812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696786682920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  8 19:38:02 2023 " "Processing ended: Sun Oct  8 19:38:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696786682920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696786682920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696786682920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1696786682920 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1696786683588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1696786684277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696786684278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  8 19:38:04 2023 " "Processing started: Sun Oct  8 19:38:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696786684278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1696786684278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SSRAM_to_hRAM -c SSRAM_to_hRAM " "Command: quartus_sta SSRAM_to_hRAM -c SSRAM_to_hRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1696786684278 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1696786684323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1696786684414 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1696786684414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786684498 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786684498 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/SSRAM_to_hRAM.sdc " "Reading SDC File: 'sdc/SSRAM_to_hRAM.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1696786684749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1696786684753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696786684762 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1696786684770 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1696786684775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696786684791 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696786684791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.871 " "Worst-case setup slack is -5.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.871             -46.731 clk  " "   -5.871             -46.731 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.241               0.000 RWDS_90  " "    1.241               0.000 RWDS_90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.847               0.000 RWDS_360  " "    2.847               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786684792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.393 " "Worst-case hold slack is 0.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clk  " "    0.393               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 RWDS_360  " "    0.454               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.082               0.000 RWDS_90  " "    1.082               0.000 RWDS_90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786684795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.895 " "Worst-case recovery slack is 5.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.895               0.000 clk  " "    5.895               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.431               0.000 RWDS_360  " "    6.431               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786684797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.863 " "Worst-case removal slack is 0.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 RWDS_360  " "    0.863               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 clk  " "    0.883               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786684798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.974 " "Worst-case minimum pulse width slack is 3.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.974               0.000 clk  " "    3.974               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.597               0.000 RWDS_90  " "    4.597               0.000 RWDS_90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.606               0.000 RWDS_360  " "    4.606               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 RWDS  " "    5.000               0.000 RWDS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786684800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786684800 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696786684851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1696786684876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1696786685207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696786685299 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696786685320 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696786685320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.344 " "Worst-case setup slack is -5.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.344             -42.234 clk  " "   -5.344             -42.234 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.259               0.000 RWDS_90  " "    1.259               0.000 RWDS_90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.919               0.000 RWDS_360  " "    2.919               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786685323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.387 " "Worst-case hold slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk  " "    0.387               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 RWDS_360  " "    0.402               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.079               0.000 RWDS_90  " "    1.079               0.000 RWDS_90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786685328 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.811 " "Worst-case recovery slack is 5.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.811               0.000 clk  " "    5.811               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.345               0.000 RWDS_360  " "    6.345               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786685332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.797 " "Worst-case removal slack is 0.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 RWDS_360  " "    0.797               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 clk  " "    0.824               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786685335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.052 " "Worst-case minimum pulse width slack is 4.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.052               0.000 clk  " "    4.052               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.565               0.000 RWDS_90  " "    4.565               0.000 RWDS_90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 RWDS_360  " "    4.570               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 RWDS  " "    5.000               0.000 RWDS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786685339 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1696786685401 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1696786685543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1696786685548 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1696786685548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.009 " "Worst-case setup slack is -2.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.009             -15.250 clk  " "   -2.009             -15.250 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.198               0.000 RWDS_90  " "    1.198               0.000 RWDS_90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.040               0.000 RWDS_360  " "    4.040               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786685553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk  " "    0.185               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 RWDS_360  " "    0.186               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 RWDS_90  " "    0.831               0.000 RWDS_90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786685560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.492 " "Worst-case recovery slack is 6.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.492               0.000 clk  " "    6.492               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.666               0.000 RWDS_360  " "    6.666               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786685566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.877 " "Worst-case removal slack is 0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 clk  " "    0.877               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 RWDS_360  " "    0.891               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786685572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.211 " "Worst-case minimum pulse width slack is 4.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.211               0.000 clk  " "    4.211               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.732               0.000 RWDS_90  " "    4.732               0.000 RWDS_90 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.774               0.000 RWDS_360  " "    4.774               0.000 RWDS_360 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 RWDS  " "    5.000               0.000 RWDS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1696786685579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1696786685579 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696786686112 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1696786686112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696786686175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  8 19:38:06 2023 " "Processing ended: Sun Oct  8 19:38:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696786686175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696786686175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696786686175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1696786686175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1696786687664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696786687665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  8 19:38:07 2023 " "Processing started: Sun Oct  8 19:38:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696786687665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696786687665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SSRAM_to_hRAM -c SSRAM_to_hRAM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SSRAM_to_hRAM -c SSRAM_to_hRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1696786687665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1696786687927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SSRAM_to_hRAM.vho /home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/simulation/modelsim/ simulation " "Generated file SSRAM_to_hRAM.vho in folder \"/home/andrea/Documents/Tesi_287628/IP_cores/AvalonMM_to_hRAM/SSRAM_to_hRAM/SSRAM_to_hRAM_v1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1696786688092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696786688112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  8 19:38:08 2023 " "Processing ended: Sun Oct  8 19:38:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696786688112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696786688112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696786688112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696786688112 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1696786688811 ""}
