/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_2z[1] ? celloutsig_0_3z : in_data[45];
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z[10]) & (celloutsig_1_1z[9] | in_data[129]));
  assign celloutsig_0_44z = celloutsig_0_23z | ~(celloutsig_0_1z[4]);
  assign celloutsig_1_0z = in_data[183] | ~(in_data[105]);
  assign celloutsig_0_1z = in_data[33:21] + { in_data[47:36], celloutsig_0_0z };
  assign celloutsig_0_43z = celloutsig_0_35z[6:2] / { 1'h1, celloutsig_0_6z[3:0] };
  assign celloutsig_0_9z = { celloutsig_0_5z[1:0], celloutsig_0_5z } / { 1'h1, celloutsig_0_5z[6:2], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_12z = in_data[73:70] / { 1'h1, celloutsig_0_5z[4:2] };
  assign celloutsig_1_1z = in_data[142:132] / { 1'h1, in_data[170:161] };
  assign celloutsig_1_3z = { celloutsig_1_1z[9:3], celloutsig_1_2z, celloutsig_1_1z } / { 1'h1, in_data[123:106] };
  assign celloutsig_1_4z = celloutsig_1_3z[11:3] / { 1'h1, celloutsig_1_1z[8:2], celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_3z[8:5] / { 1'h1, in_data[157:155] };
  assign celloutsig_1_13z = in_data[166:162] / { 1'h1, in_data[144:142], celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_12z[2:0] / { 1'h1, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_15z = { celloutsig_1_10z[7:1], celloutsig_1_0z } >= { celloutsig_1_3z[17:11], celloutsig_1_12z };
  assign celloutsig_1_16z = celloutsig_1_1z[10:3] >= { celloutsig_1_11z[6:0], celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_8z[0], celloutsig_0_11z, celloutsig_0_3z } < { celloutsig_0_5z[3], celloutsig_0_6z };
  assign celloutsig_1_10z = in_data[187:180] % { 1'h1, celloutsig_1_3z[13:12], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_1z[2], celloutsig_0_2z } % { 1'h1, celloutsig_0_5z[4:1] };
  assign celloutsig_0_8z = { celloutsig_0_7z[5:4], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z } % { 1'h1, in_data[75:67] };
  assign celloutsig_0_7z = { celloutsig_0_5z[3], celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, celloutsig_0_1z[7:4], in_data[0] };
  assign celloutsig_0_23z = celloutsig_0_17z[6:4] != { celloutsig_0_12z[3:2], celloutsig_0_14z };
  assign celloutsig_0_35z = celloutsig_0_17z | celloutsig_0_5z[8:0];
  assign celloutsig_0_5z = in_data[16:7] | { in_data[84:81], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_3z[7:4] | celloutsig_1_11z[9:6];
  assign celloutsig_0_17z = { in_data[46:41], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_16z } | celloutsig_0_1z[8:0];
  assign celloutsig_1_7z = | celloutsig_1_4z[7:5];
  assign celloutsig_1_17z = | { celloutsig_1_13z[2], celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_13z };
  assign celloutsig_0_3z = | in_data[16:14];
  assign celloutsig_1_12z = | { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z[15:6], celloutsig_1_2z };
  assign celloutsig_0_16z = | { celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_1_8z = ^ { in_data[163:144], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_10z = ^ { celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_10z } - in_data[190:181];
  assign celloutsig_1_18z = { celloutsig_1_10z[2:1], celloutsig_1_17z, celloutsig_1_7z } - { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_8z };
  assign celloutsig_0_2z = celloutsig_0_1z[9:6] - in_data[7:4];
  assign celloutsig_0_0z = ~((in_data[69] & in_data[95]) | in_data[21]);
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_2z) | celloutsig_1_5z[1]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_11z = 4'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_11z = { celloutsig_0_2z[2:0], celloutsig_0_4z };
  assign { out_data[131:128], out_data[99:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
