INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha16.v" into library work
INFO: [VRFC 10-311] analyzing module alpha16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha15.v" into library work
INFO: [VRFC 10-311] analyzing module alpha15
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha14.v" into library work
INFO: [VRFC 10-311] analyzing module alpha14
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha13.v" into library work
INFO: [VRFC 10-311] analyzing module alpha13
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha12.v" into library work
INFO: [VRFC 10-311] analyzing module alpha12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha11.v" into library work
INFO: [VRFC 10-311] analyzing module alpha11
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha10.v" into library work
INFO: [VRFC 10-311] analyzing module alpha10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha9_ss.v" into library work
INFO: [VRFC 10-311] analyzing module alpha9_ss
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha8_ss.v" into library work
INFO: [VRFC 10-311] analyzing module alpha8_ss
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha7_ss.v" into library work
INFO: [VRFC 10-311] analyzing module alpha7_ss
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha6_ss.v" into library work
INFO: [VRFC 10-311] analyzing module alpha6_ss
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha5_ss.v" into library work
INFO: [VRFC 10-311] analyzing module alpha5_ss
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha4_ss.v" into library work
INFO: [VRFC 10-311] analyzing module alpha4_ss
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha3_ss.v" into library work
INFO: [VRFC 10-311] analyzing module alpha3_ss
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha2_ss.v" into library work
INFO: [VRFC 10-311] analyzing module alpha2_ss
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha1_ss.v" into library work
INFO: [VRFC 10-311] analyzing module alpha1_ss
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha16bLFSR.v" into library work
INFO: [VRFC 10-311] analyzing module alpha16bLFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha16_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha16_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha15_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha15_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha14_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha14_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha13_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha13_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha12_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha12_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha11_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha11_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha10_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha10_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha9_ss_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha9_ss_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha8_ss_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha8_ss_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha7_ss_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha7_ss_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha6_ss_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha6_ss_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha5_ss_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha5_ss_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha4_ss_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha4_ss_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha3_ss_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha3_ss_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha2_ss_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha2_ss_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha1_ss_block.v" into library work
INFO: [VRFC 10-311] analyzing module alpha1_ss_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha16bLFSR1.v" into library work
INFO: [VRFC 10-311] analyzing module alpha16bLFSR1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/modimpl_ntwk.v" into library work
INFO: [VRFC 10-311] analyzing module modimpl_ntwk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/a2_random.v" into library work
INFO: [VRFC 10-311] analyzing module a2_random
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/modimpl_ntwk_block.v" into library work
INFO: [VRFC 10-311] analyzing module modimpl_ntwk_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/a3_random.v" into library work
INFO: [VRFC 10-311] analyzing module a3_random
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/modimpl_ntwk_block1.v" into library work
INFO: [VRFC 10-311] analyzing module modimpl_ntwk_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/a4_random.v" into library work
INFO: [VRFC 10-311] analyzing module a4_random
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/modimpl_ntwk_block2.v" into library work
INFO: [VRFC 10-311] analyzing module modimpl_ntwk_block2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/b2_random.v" into library work
INFO: [VRFC 10-311] analyzing module b2_random
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/modimpl_ntwk_block3.v" into library work
INFO: [VRFC 10-311] analyzing module modimpl_ntwk_block3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/b3_random.v" into library work
INFO: [VRFC 10-311] analyzing module b3_random
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/modimpl_ntwk_block4.v" into library work
INFO: [VRFC 10-311] analyzing module modimpl_ntwk_block4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/b4_random.v" into library work
INFO: [VRFC 10-311] analyzing module b4_random
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/random_gene.v" into library work
INFO: [VRFC 10-311] analyzing module random_gene
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/random_method.v" into library work
INFO: [VRFC 10-311] analyzing module random_method
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/random_sample.v" into library work
INFO: [VRFC 10-311] analyzing module random_sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/TWDLROM.v" into library work
INFO: [VRFC 10-311] analyzing module TWDLROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/MINRESRX2FFT_CTRL.v" into library work
INFO: [VRFC 10-311] analyzing module MINRESRX2FFT_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/SimpleDualPortRAM_generic.v" into library work
INFO: [VRFC 10-311] analyzing module SimpleDualPortRAM_generic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/MINRESRX2FFT_MEMORY.v" into library work
INFO: [VRFC 10-311] analyzing module MINRESRX2FFT_MEMORY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/MINRESRX2FFT_BTFSEL.v" into library work
INFO: [VRFC 10-311] analyzing module MINRESRX2FFT_BTFSEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Complex4Multiply.v" into library work
INFO: [VRFC 10-311] analyzing module Complex4Multiply
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/MINRESRX2_BUTTERFLY.v" into library work
INFO: [VRFC 10-311] analyzing module MINRESRX2_BUTTERFLY
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/MINRESRX2FFT_MEMSEL.v" into library work
INFO: [VRFC 10-311] analyzing module MINRESRX2FFT_MEMSEL
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/MINRESRX2FFT_OUTMux.v" into library work
INFO: [VRFC 10-311] analyzing module MINRESRX2FFT_OUTMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/FFT.v" into library work
INFO: [VRFC 10-311] analyzing module FFT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha8bit_PE1.v" into library work
INFO: [VRFC 10-311] analyzing module alpha8bit_PE1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha8bit_PE10.v" into library work
INFO: [VRFC 10-311] analyzing module alpha8bit_PE10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha8bit_PE2.v" into library work
INFO: [VRFC 10-311] analyzing module alpha8bit_PE2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha8bit_PE3.v" into library work
INFO: [VRFC 10-311] analyzing module alpha8bit_PE3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha8bit_PE4.v" into library work
INFO: [VRFC 10-311] analyzing module alpha8bit_PE4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha8bit_PE5.v" into library work
INFO: [VRFC 10-311] analyzing module alpha8bit_PE5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha8bit_PE6.v" into library work
INFO: [VRFC 10-311] analyzing module alpha8bit_PE6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha8bit_PE7.v" into library work
INFO: [VRFC 10-311] analyzing module alpha8bit_PE7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha8bit_PE8.v" into library work
INFO: [VRFC 10-311] analyzing module alpha8bit_PE8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/alpha64bitmsb_finder.v" into library work
INFO: [VRFC 10-311] analyzing module alpha64bitmsb_finder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/accumulator_scorer.v" into library work
INFO: [VRFC 10-311] analyzing module accumulator_scorer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Chart.v" into library work
INFO: [VRFC 10-311] analyzing module Chart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/generation_counter.v" into library work
INFO: [VRFC 10-311] analyzing module generation_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/output_selector.v" into library work
INFO: [VRFC 10-311] analyzing module output_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Chart_block.v" into library work
INFO: [VRFC 10-311] analyzing module Chart_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem_block.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem1.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem2.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem3.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem4.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem5.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem6.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/individual3.v" into library work
INFO: [VRFC 10-311] analyzing module individual3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem_block1.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem1_block.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem1_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem2_block.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem2_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem3_block.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem3_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem4_block.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem4_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem5_block.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem5_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem6_block.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem6_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/individual2.v" into library work
INFO: [VRFC 10-311] analyzing module individual2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem_block2.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem_block2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem1_block1.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem1_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem2_block1.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem2_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem3_block1.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem3_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem4_block1.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem4_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem5_block1.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem5_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem6_block1.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem6_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/individual1.v" into library work
INFO: [VRFC 10-311] analyzing module individual1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem_block3.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem_block3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem1_block2.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem1_block2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem2_block2.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem2_block2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem3_block2.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem3_block2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem4_block2.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem4_block2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem5_block2.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem5_block2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem6_block2.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem6_block2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/individual4.v" into library work
INFO: [VRFC 10-311] analyzing module individual4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/swap_counter.v" into library work
INFO: [VRFC 10-311] analyzing module swap_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/swap_counter1.v" into library work
INFO: [VRFC 10-311] analyzing module swap_counter1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/coefficent_array.v" into library work
INFO: [VRFC 10-311] analyzing module coefficent_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/output_selector_block.v" into library work
INFO: [VRFC 10-311] analyzing module output_selector_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Chart_block1.v" into library work
INFO: [VRFC 10-311] analyzing module Chart_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem_block4.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem_block4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem1_block3.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem1_block3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem2_block3.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem2_block3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem3_block3.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem3_block3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem4_block3.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem4_block3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem5_block3.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem5_block3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem6_block3.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem6_block3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/individual3_block.v" into library work
INFO: [VRFC 10-311] analyzing module individual3_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem_block5.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem_block5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem1_block4.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem1_block4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem2_block4.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem2_block4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem3_block4.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem3_block4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem4_block4.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem4_block4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem5_block4.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem5_block4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem6_block4.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem6_block4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/individual2_block.v" into library work
INFO: [VRFC 10-311] analyzing module individual2_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem_block6.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem_block6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem1_block5.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem1_block5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem2_block5.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem2_block5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem3_block5.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem3_block5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem4_block5.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem4_block5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem5_block5.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem5_block5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem6_block5.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem6_block5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/individual1_block.v" into library work
INFO: [VRFC 10-311] analyzing module individual1_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem_block7.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem_block7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem1_block6.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem1_block6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem2_block6.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem2_block6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem3_block6.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem3_block6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem4_block6.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem4_block6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem5_block6.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem5_block6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem6_block6.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem6_block6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/individual4_block.v" into library work
INFO: [VRFC 10-311] analyzing module individual4_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/swap_counter_block.v" into library work
INFO: [VRFC 10-311] analyzing module swap_counter_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/swap_counter1_block.v" into library work
INFO: [VRFC 10-311] analyzing module swap_counter1_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/coefficent_array1.v" into library work
INFO: [VRFC 10-311] analyzing module coefficent_array1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/index_counter.v" into library work
INFO: [VRFC 10-311] analyzing module index_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/GA_main.v" into library work
INFO: [VRFC 10-311] analyzing module GA_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem1_block7.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem1_block7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem2_block7.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem2_block7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem3_block7.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem3_block7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem4_block7.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem4_block7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem5_block7.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem5_block7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Subsystem6_block7.v" into library work
INFO: [VRFC 10-311] analyzing module Subsystem6_block7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/individual1_block1.v" into library work
INFO: [VRFC 10-311] analyzing module individual1_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/output_cast1.v" into library work
INFO: [VRFC 10-311] analyzing module output_cast1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/D2.v" into library work
INFO: [VRFC 10-311] analyzing module D2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Chart3.v" into library work
INFO: [VRFC 10-311] analyzing module Chart3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Chart1.v" into library work
INFO: [VRFC 10-311] analyzing module Chart1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Chart2.v" into library work
INFO: [VRFC 10-311] analyzing module Chart2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/SimpleDualPortRAM_generic_block.v" into library work
INFO: [VRFC 10-311] analyzing module SimpleDualPortRAM_generic_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/HDL_FIFO1.v" into library work
INFO: [VRFC 10-311] analyzing module HDL_FIFO1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/FIFO_system3.v" into library work
INFO: [VRFC 10-311] analyzing module FIFO_system3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/HDL_FIFO1_block.v" into library work
INFO: [VRFC 10-311] analyzing module HDL_FIFO1_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/FIFO_system1.v" into library work
INFO: [VRFC 10-311] analyzing module FIFO_system1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/integration_block1.v" into library work
INFO: [VRFC 10-311] analyzing module integration_block1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/to_uint32_1.v" into library work
INFO: [VRFC 10-311] analyzing module to_uint32_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/to_uint32_2.v" into library work
INFO: [VRFC 10-311] analyzing module to_uint32_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/to_uint32_3.v" into library work
INFO: [VRFC 10-311] analyzing module to_uint32_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/to_uint32_4.v" into library work
INFO: [VRFC 10-311] analyzing module to_uint32_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/to_uint32_5.v" into library work
INFO: [VRFC 10-311] analyzing module to_uint32_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/to_uint32_6.v" into library work
INFO: [VRFC 10-311] analyzing module to_uint32_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/Chart_block2.v" into library work
INFO: [VRFC 10-311] analyzing module Chart_block2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/index_counter_block.v" into library work
INFO: [VRFC 10-311] analyzing module index_counter_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Simon/Documents/Thesis_SDGA_3/matlab/DUAL_port_RAM_and_GA4/hdlsrc/DUALportRAMinterface_v3/PL.v" into library work
INFO: [VRFC 10-311] analyzing module PL
