###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID lab1-29)
#  Generated on:      Thu Nov 20 18:16:52 2014
#  Design:            controller
#  Command:           optDesign -postCTS -drv -outDir controller_reports/postCTSOpt
###############################################################
Path 1: VIOLATED Setup Check with Pin state_reg_3_/CLK 
Endpoint:   state_reg_3_/D  (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical_view
Other End Arrival Time          0.527
- Setup                         0.543
+ Phase Shift                   5.000
= Required Time                 4.985
- Arrival Time                  7.660
= Slack Time                   -2.676
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                  |       |            |         |       |  Time   |   Time   | 
     |------------------+-------+------------+---------+-------+---------+----------| 
     | clk              |   ^   | clk        |         |       |   0.115 |   -2.561 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8   | 0.000 |   0.115 |   -2.561 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8   | 0.410 |   0.525 |   -2.151 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2    | 0.000 |   0.525 |   -2.151 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2    | 1.171 |   1.696 |   -0.979 | 
     | U211/A           |   v   | state[1]   | NAND2X1 | 0.001 |   1.697 |   -0.978 | 
     | U211/Y           |   ^   | n184       | NAND2X1 | 0.866 |   2.563 |   -0.112 | 
     | U225/A           |   ^   | n184       | INV1    | 0.000 |   2.563 |   -0.112 | 
     | U225/Y           |   v   | n185       | INV1    | 0.658 |   3.221 |    0.546 | 
     | U209/B           |   v   | n185       | NAND2X1 | 0.000 |   3.221 |    0.546 | 
     | U209/Y           |   ^   | n207       | NAND2X1 | 0.850 |   4.071 |    1.395 | 
     | U221/A           |   ^   | n207       | INV1    | 0.001 |   4.072 |    1.396 | 
     | U221/Y           |   v   | n105       | INV1    | 0.709 |   4.781 |    2.105 | 
     | U171/B           |   v   | n105       | NAND2X1 | 0.000 |   4.781 |    2.105 | 
     | U171/Y           |   ^   | n140       | NAND2X1 | 0.442 |   5.223 |    2.547 | 
     | U167/A           |   ^   | n140       | NAND2X1 | 0.000 |   5.223 |    2.547 | 
     | U167/Y           |   v   | n142       | NAND2X1 | 0.255 |   5.478 |    2.802 | 
     | U166/A           |   v   | n142       | INV1    | 0.000 |   5.478 |    2.802 | 
     | U166/Y           |   ^   | n217       | INV1    | 0.272 |   5.750 |    3.074 | 
     | U164/A           |   ^   | n217       | NAND2X1 | 0.000 |   5.750 |    3.074 | 
     | U164/Y           |   v   | n137       | NAND2X1 | 0.285 |   6.035 |    3.359 | 
     | U162/A           |   v   | n137       | NAND2X1 | 0.000 |   6.035 |    3.359 | 
     | U162/Y           |   ^   | n139       | NAND2X1 | 0.422 |   6.457 |    3.781 | 
     | U218/A           |   ^   | n139       | INV1    | 0.000 |   6.457 |    3.781 | 
     | U218/Y           |   v   | n218       | INV1    | 0.435 |   6.892 |    4.216 | 
     | U261/B           |   v   | n218       | NOR2X1  | 0.000 |   6.892 |    4.216 | 
     | U261/Y           |   ^   | n3         | NOR2X1  | 0.768 |   7.660 |    4.985 | 
     | state_reg_3_/D   |   ^   | n3         | DFF2    | 0.000 |   7.660 |    4.985 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |  Cell | Delay | Arrival | Required | 
     |                  |       |            |       |       |  Time   |   Time   | 
     |------------------+-------+------------+-------+-------+---------+----------| 
     | clk              |   ^   | clk        |       |       |   0.115 |    2.790 | 
     | clk__L1_I1/A     |   ^   | clk        | BUFX8 | 0.000 |   0.115 |    2.790 | 
     | clk__L1_I1/Y     |   ^   | clk__L1_N1 | BUFX8 | 0.413 |   0.527 |    3.203 | 
     | state_reg_3_/CLK |   ^   | clk__L1_N1 | DFF2  | 0.000 |   0.527 |    3.203 | 
     +----------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin state_reg_2_/CLK 
Endpoint:   state_reg_2_/D  (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical_view
Other End Arrival Time          0.527
- Setup                         0.550
+ Phase Shift                   5.000
= Required Time                 4.977
- Arrival Time                  7.501
= Slack Time                   -2.524
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                  |       |            |         |       |  Time   |   Time   | 
     |------------------+-------+------------+---------+-------+---------+----------| 
     | clk              |   ^   | clk        |         |       |   0.115 |   -2.409 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8   | 0.000 |   0.115 |   -2.409 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8   | 0.410 |   0.525 |   -1.999 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2    | 0.000 |   0.525 |   -1.999 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2    | 1.171 |   1.696 |   -0.827 | 
     | U211/A           |   v   | state[1]   | NAND2X1 | 0.001 |   1.697 |   -0.827 | 
     | U211/Y           |   ^   | n184       | NAND2X1 | 0.866 |   2.563 |    0.040 | 
     | U225/A           |   ^   | n184       | INV1    | 0.000 |   2.563 |    0.040 | 
     | U225/Y           |   v   | n185       | INV1    | 0.658 |   3.221 |    0.698 | 
     | U209/B           |   v   | n185       | NAND2X1 | 0.000 |   3.221 |    0.698 | 
     | U209/Y           |   ^   | n207       | NAND2X1 | 0.850 |   4.071 |    1.547 | 
     | U238/A           |   ^   | n207       | NOR2X1  | 0.001 |   4.072 |    1.548 | 
     | U238/Y           |   v   | n196       | NOR2X1  | 0.640 |   4.711 |    2.188 | 
     | U202/A           |   v   | n196       | NAND2X1 | 0.000 |   4.711 |    2.188 | 
     | U202/Y           |   ^   | n222       | NAND2X1 | 0.512 |   5.223 |    2.699 | 
     | U193/A           |   ^   | n222       | NAND2X1 | 0.000 |   5.223 |    2.699 | 
     | U193/Y           |   v   | n116       | NAND2X1 | 0.282 |   5.506 |    2.982 | 
     | U192/A           |   v   | n116       | INV1    | 0.000 |   5.506 |    2.982 | 
     | U192/Y           |   ^   | n115       | INV1    | 0.271 |   5.777 |    3.253 | 
     | U184/A           |   ^   | n115       | NAND2X1 | 0.000 |   5.777 |    3.253 | 
     | U184/Y           |   v   | n132       | NAND2X1 | 0.252 |   6.029 |    3.505 | 
     | U182/A           |   v   | n132       | NAND2X1 | 0.000 |   6.029 |    3.505 | 
     | U182/Y           |   ^   | n134       | NAND2X1 | 0.287 |   6.317 |    3.793 | 
     | U219/A           |   ^   | n134       | INV1    | 0.000 |   6.317 |    3.793 | 
     | U219/Y           |   v   | n223       | INV1    | 0.390 |   6.707 |    4.183 | 
     | U239/A           |   v   | n223       | NOR2X1  | 0.000 |   6.707 |    4.183 | 
     | U239/Y           |   ^   | n1         | NOR2X1  | 0.794 |   7.501 |    4.977 | 
     | state_reg_2_/D   |   ^   | n1         | DFF2    | 0.000 |   7.501 |    4.977 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |  Cell | Delay | Arrival | Required | 
     |                  |       |            |       |       |  Time   |   Time   | 
     |------------------+-------+------------+-------+-------+---------+----------| 
     | clk              |   ^   | clk        |       |       |   0.115 |    2.639 | 
     | clk__L1_I1/A     |   ^   | clk        | BUFX8 | 0.000 |   0.115 |    2.639 | 
     | clk__L1_I1/Y     |   ^   | clk__L1_N1 | BUFX8 | 0.413 |   0.527 |    3.051 | 
     | state_reg_2_/CLK |   ^   | clk__L1_N1 | DFF2  | 0.000 |   0.527 |    3.051 | 
     +----------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   alusrcb[0]      (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  6.096
= Slack Time                   -1.346
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |   -1.231 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |   -1.231 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8      | 0.410 |   0.525 |   -0.821 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2       | 0.000 |   0.525 |   -0.821 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2       | 1.171 |   1.696 |    0.351 | 
     | U201/A           |   v   | state[1]   | INV1       | 0.001 |   1.697 |    0.351 | 
     | U201/Y           |   ^   | n118       | INV1       | 0.772 |   2.469 |    1.124 | 
     | U199/A           |   ^   | n118       | NAND2X1    | 0.000 |   2.469 |    1.124 | 
     | U199/Y           |   v   | n181       | NAND2X1    | 0.403 |   2.872 |    1.527 | 
     | U245/B           |   v   | n181       | NOR2X1     | 0.000 |   2.872 |    1.527 | 
     | U245/Y           |   ^   | irwrite[3] | NOR2X1     | 0.638 |   3.510 |    2.164 | 
     | U235/A           |   ^   | irwrite[3] | INV1       | 0.000 |   3.510 |    2.164 | 
     | U235/Y           |   v   | n136       | INV1       | 0.703 |   4.213 |    2.867 | 
     | U143/B           |   v   | n136       | NAND2X1    | 0.000 |   4.213 |    2.867 | 
     | U143/Y           |   ^   | n186       | NAND2X1    | 0.423 |   4.636 |    3.290 | 
     | U252/B           |   ^   | n186       | NOR2X1     | 0.000 |   4.636 |    3.290 | 
     | U252/Y           |   v   | n203       | NOR2X1     | 0.771 |   5.407 |    4.061 | 
     | U229/A           |   v   | n203       | NAND2X1    | 0.000 |   5.407 |    4.061 | 
     | U229/Y           |   ^   | alusrcb[0] | NAND2X1    | 0.689 |   6.096 |    4.750 | 
     | alusrcb[0]       |   ^   | alusrcb[0] | controller | 0.000 |   6.096 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   memread         (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  6.065
= Slack Time                   -1.315
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |   -1.200 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |   -1.200 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8      | 0.410 |   0.525 |   -0.790 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2       | 0.000 |   0.525 |   -0.790 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2       | 1.171 |   1.696 |    0.382 | 
     | U201/A           |   v   | state[1]   | INV1       | 0.001 |   1.697 |    0.382 | 
     | U201/Y           |   ^   | n118       | INV1       | 0.772 |   2.469 |    1.154 | 
     | U199/A           |   ^   | n118       | NAND2X1    | 0.000 |   2.469 |    1.154 | 
     | U199/Y           |   v   | n181       | NAND2X1    | 0.403 |   2.872 |    1.557 | 
     | U245/B           |   v   | n181       | NOR2X1     | 0.000 |   2.872 |    1.557 | 
     | U245/Y           |   ^   | irwrite[3] | NOR2X1     | 0.638 |   3.510 |    2.195 | 
     | U235/A           |   ^   | irwrite[3] | INV1       | 0.000 |   3.510 |    2.195 | 
     | U235/Y           |   v   | n136       | INV1       | 0.703 |   4.213 |    2.898 | 
     | U143/B           |   v   | n136       | NAND2X1    | 0.000 |   4.213 |    2.898 | 
     | U143/Y           |   ^   | n186       | NAND2X1    | 0.423 |   4.636 |    3.321 | 
     | U252/B           |   ^   | n186       | NOR2X1     | 0.000 |   4.636 |    3.321 | 
     | U252/Y           |   v   | n203       | NOR2X1     | 0.771 |   5.407 |    4.092 | 
     | U227/A           |   v   | n203       | NAND2X1    | 0.000 |   5.407 |    4.092 | 
     | U227/Y           |   ^   | memread    | NAND2X1    | 0.658 |   6.065 |    4.750 | 
     | memread          |   ^   | memread    | controller | 0.000 |   6.065 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   pcen            (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  6.040
= Slack Time                   -1.290
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |   -1.175 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |   -1.175 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8      | 0.410 |   0.525 |   -0.765 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2       | 0.000 |   0.525 |   -0.765 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2       | 1.171 |   1.696 |    0.407 | 
     | U201/A           |   v   | state[1]   | INV1       | 0.001 |   1.697 |    0.408 | 
     | U201/Y           |   ^   | n118       | INV1       | 0.772 |   2.469 |    1.180 | 
     | U199/A           |   ^   | n118       | NAND2X1    | 0.000 |   2.469 |    1.180 | 
     | U199/Y           |   v   | n181       | NAND2X1    | 0.403 |   2.872 |    1.583 | 
     | U245/B           |   v   | n181       | NOR2X1     | 0.000 |   2.872 |    1.583 | 
     | U245/Y           |   ^   | irwrite[3] | NOR2X1     | 0.638 |   3.510 |    2.220 | 
     | U235/A           |   ^   | irwrite[3] | INV1       | 0.000 |   3.510 |    2.220 | 
     | U235/Y           |   v   | n136       | INV1       | 0.703 |   4.213 |    2.923 | 
     | U143/B           |   v   | n136       | NAND2X1    | 0.000 |   4.213 |    2.923 | 
     | U143/Y           |   ^   | n186       | NAND2X1    | 0.423 |   4.636 |    3.346 | 
     | U252/B           |   ^   | n186       | NOR2X1     | 0.000 |   4.636 |    3.346 | 
     | U252/Y           |   v   | n203       | NOR2X1     | 0.771 |   5.407 |    4.117 | 
     | U226/A           |   v   | n203       | NAND2X1    | 0.000 |   5.407 |    4.117 | 
     | U226/Y           |   ^   | pcen       | NAND2X1    | 0.632 |   6.040 |    4.750 | 
     | pcen             |   ^   | pcen       | controller | 0.000 |   6.040 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin state_reg_1_/CLK 
Endpoint:   state_reg_1_/D  (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical_view
Other End Arrival Time          0.525
- Setup                         0.465
+ Phase Shift                   5.000
= Required Time                 5.060
- Arrival Time                  6.138
= Slack Time                   -1.078
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                  |       |            |         |       |  Time   |   Time   | 
     |------------------+-------+------------+---------+-------+---------+----------| 
     | clk              |   ^   | clk        |         |       |   0.115 |   -0.963 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8   | 0.000 |   0.115 |   -0.963 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8   | 0.410 |   0.525 |   -0.553 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2    | 0.000 |   0.525 |   -0.553 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2    | 1.171 |   1.696 |    0.618 | 
     | U211/A           |   v   | state[1]   | NAND2X1 | 0.001 |   1.697 |    0.619 | 
     | U211/Y           |   ^   | n184       | NAND2X1 | 0.866 |   2.563 |    1.485 | 
     | U225/A           |   ^   | n184       | INV1    | 0.000 |   2.563 |    1.485 | 
     | U225/Y           |   v   | n185       | INV1    | 0.658 |   3.221 |    2.143 | 
     | U209/B           |   v   | n185       | NAND2X1 | 0.000 |   3.221 |    2.143 | 
     | U209/Y           |   ^   | n207       | NAND2X1 | 0.850 |   4.071 |    2.993 | 
     | U238/A           |   ^   | n207       | NOR2X1  | 0.001 |   4.072 |    2.994 | 
     | U238/Y           |   v   | n196       | NOR2X1  | 0.640 |   4.711 |    3.633 | 
     | U202/A           |   v   | n196       | NAND2X1 | 0.000 |   4.711 |    3.633 | 
     | U202/Y           |   ^   | n222       | NAND2X1 | 0.512 |   5.223 |    4.145 | 
     | U144/A           |   ^   | n222       | NAND2X1 | 0.000 |   5.223 |    4.145 | 
     | U144/Y           |   v   | n201       | NAND2X1 | 0.340 |   5.563 |    4.485 | 
     | U258/D           |   v   | n201       | AOI22X1 | 0.000 |   5.563 |    4.485 | 
     | U258/Y           |   ^   | n20        | AOI22X1 | 0.575 |   6.138 |    5.060 | 
     | state_reg_1_/D   |   ^   | n20        | DFF2    | 0.000 |   6.138 |    5.060 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |  Cell | Delay | Arrival | Required | 
     |                  |       |            |       |       |  Time   |   Time   | 
     |------------------+-------+------------+-------+-------+---------+----------| 
     | clk              |   ^   | clk        |       |       |   0.115 |    1.193 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8 | 0.000 |   0.115 |    1.193 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8 | 0.410 |   0.525 |    1.603 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2  | 0.000 |   0.525 |    1.603 | 
     +----------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin state_reg_0_/CLK 
Endpoint:   state_reg_0_/D  (v) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical_view
Other End Arrival Time          0.525
- Setup                         0.454
+ Phase Shift                   5.000
= Required Time                 5.071
- Arrival Time                  5.984
= Slack Time                   -0.913
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |  Cell   | Delay | Arrival | Required | 
     |                  |       |            |         |       |  Time   |   Time   | 
     |------------------+-------+------------+---------+-------+---------+----------| 
     | clk              |   ^   | clk        |         |       |   0.115 |   -0.798 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8   | 0.000 |   0.115 |   -0.798 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8   | 0.410 |   0.525 |   -0.388 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2    | 0.000 |   0.525 |   -0.388 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2    | 1.171 |   1.696 |    0.784 | 
     | U211/A           |   v   | state[1]   | NAND2X1 | 0.001 |   1.697 |    0.785 | 
     | U211/Y           |   ^   | n184       | NAND2X1 | 0.866 |   2.563 |    1.651 | 
     | U225/A           |   ^   | n184       | INV1    | 0.000 |   2.563 |    1.651 | 
     | U225/Y           |   v   | n185       | INV1    | 0.658 |   3.221 |    2.309 | 
     | U209/B           |   v   | n185       | NAND2X1 | 0.000 |   3.221 |    2.309 | 
     | U209/Y           |   ^   | n207       | NAND2X1 | 0.850 |   4.071 |    3.158 | 
     | U221/A           |   ^   | n207       | INV1    | 0.001 |   4.072 |    3.159 | 
     | U221/Y           |   v   | n105       | INV1    | 0.709 |   4.781 |    3.869 | 
     | U147/A           |   v   | n105       | NAND2X1 | 0.000 |   4.781 |    3.869 | 
     | U147/Y           |   ^   | n103       | NAND2X1 | 0.738 |   5.520 |    4.607 | 
     | U146/B           |   ^   | n103       | NAND2X1 | 0.000 |   5.520 |    4.607 | 
     | U146/Y           |   v   | n102       | NAND2X1 | 0.465 |   5.984 |    5.071 | 
     | state_reg_0_/D   |   v   | n102       | DFF2    | 0.000 |   5.984 |    5.071 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |  Cell | Delay | Arrival | Required | 
     |                  |       |            |       |       |  Time   |   Time   | 
     |------------------+-------+------------+-------+-------+---------+----------| 
     | clk              |   ^   | clk        |       |       |   0.115 |    1.027 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8 | 0.000 |   0.115 |    1.027 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8 | 0.410 |   0.525 |    1.438 | 
     | state_reg_0_/CLK |   ^   | clk__L1_N0 | DFF2  | 0.000 |   0.525 |    1.438 | 
     +----------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   alusrca         (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  5.361
= Slack Time                   -0.611
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |             |            |       |  Time   |   Time   | 
     |------------------+-------+-------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk         |            |       |   0.115 |   -0.497 | 
     | clk__L1_I0/A     |   ^   | clk         | BUFX8      | 0.000 |   0.115 |   -0.497 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0  | BUFX8      | 0.410 |   0.525 |   -0.086 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0  | DFF2       | 0.000 |   0.525 |   -0.086 | 
     | state_reg_1_/QB  |   v   | state[1]    | DFF2       | 1.171 |   1.696 |    1.085 | 
     | U201/A           |   v   | state[1]    | INV1       | 0.001 |   1.697 |    1.086 | 
     | U201/Y           |   ^   | n118        | INV1       | 0.772 |   2.469 |    1.858 | 
     | U141/B           |   ^   | n118        | NAND2X1    | 0.000 |   2.469 |    1.858 | 
     | U141/Y           |   v   | n187        | NAND2X1    | 0.620 |   3.090 |    2.478 | 
     | U248/B           |   v   | n187        | NOR2X1     | 0.000 |   3.090 |    2.478 | 
     | U248/Y           |   ^   | pcsource[0] | NOR2X1     | 1.106 |   4.196 |    3.585 | 
     | U249/B           |   ^   | pcsource[0] | NOR2X1     | 0.000 |   4.196 |    3.585 | 
     | U249/Y           |   v   | n183        | NOR2X1     | 0.758 |   4.954 |    4.343 | 
     | U135/A           |   v   | n183        | NAND2X1    | 0.000 |   4.954 |    4.343 | 
     | U135/Y           |   ^   | alusrca     | NAND2X1    | 0.407 |   5.361 |    4.750 | 
     | alusrca          |   ^   | alusrca     | controller | 0.000 |   5.361 |    4.750 | 
     +----------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   aluop[0]        (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  5.100
= Slack Time                   -0.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |             |            |       |  Time   |   Time   | 
     |------------------+-------+-------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk         |            |       |   0.115 |   -0.235 | 
     | clk__L1_I0/A     |   ^   | clk         | BUFX8      | 0.000 |   0.115 |   -0.235 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0  | BUFX8      | 0.410 |   0.525 |    0.175 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0  | DFF2       | 0.000 |   0.525 |    0.175 | 
     | state_reg_1_/QB  |   v   | state[1]    | DFF2       | 1.171 |   1.696 |    1.347 | 
     | U201/A           |   v   | state[1]    | INV1       | 0.001 |   1.697 |    1.347 | 
     | U201/Y           |   ^   | n118        | INV1       | 0.772 |   2.469 |    2.120 | 
     | U141/B           |   ^   | n118        | NAND2X1    | 0.000 |   2.469 |    2.120 | 
     | U141/Y           |   v   | n187        | NAND2X1    | 0.620 |   3.090 |    2.740 | 
     | U248/B           |   v   | n187        | NOR2X1     | 0.000 |   3.090 |    2.740 | 
     | U248/Y           |   ^   | pcsource[0] | NOR2X1     | 1.106 |   4.196 |    3.846 | 
     | U134/A           |   ^   | pcsource[0] | BUFX4      | 0.000 |   4.196 |    3.846 | 
     | U134/Y           |   ^   | aluop[0]    | BUFX4      | 0.904 |   5.100 |    4.750 | 
     | aluop[0]         |   ^   | aluop[0]    | controller | 0.000 |   5.100 |    4.750 | 
     +----------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   irwrite[0]      (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_2_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  4.911
= Slack Time                   -0.161
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |   -0.047 | 
     | clk__L1_I1/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |   -0.047 | 
     | clk__L1_I1/Y     |   ^   | clk__L1_N1 | BUFX8      | 0.413 |   0.527 |    0.366 | 
     | state_reg_2_/CLK |   ^   | clk__L1_N1 | DFF2       | 0.000 |   0.527 |    0.366 | 
     | state_reg_2_/QB  |   v   | state[2]   | DFF2       | 0.947 |   1.474 |    1.312 | 
     | U191/A           |   v   | state[2]   | INV1       | 0.000 |   1.474 |    1.312 | 
     | U191/Y           |   ^   | n174       | INV1       | 0.637 |   2.111 |    1.950 | 
     | U190/B           |   ^   | n174       | NAND2X1    | 0.000 |   2.111 |    1.950 | 
     | U190/Y           |   v   | n189       | NAND2X1    | 0.690 |   2.801 |    2.640 | 
     | U246/B           |   v   | n189       | NOR2X1     | 0.000 |   2.801 |    2.640 | 
     | U246/Y           |   ^   | n197       | NOR2X1     | 0.980 |   3.781 |    3.620 | 
     | U231/A           |   ^   | n197       | INV1       | 0.000 |   3.781 |    3.620 | 
     | U231/Y           |   v   | n199       | INV1       | 0.646 |   4.428 |    4.266 | 
     | U244/B           |   v   | n199       | NOR2X1     | 0.000 |   4.428 |    4.266 | 
     | U244/Y           |   ^   | irwrite[0] | NOR2X1     | 0.484 |   4.911 |    4.750 | 
     | irwrite[0]       |   ^   | irwrite[0] | controller | 0.000 |   4.911 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   irwrite[2]      (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_2_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  4.600
= Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |    0.265 | 
     | clk__L1_I1/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |    0.265 | 
     | clk__L1_I1/Y     |   ^   | clk__L1_N1 | BUFX8      | 0.413 |   0.527 |    0.677 | 
     | state_reg_2_/CLK |   ^   | clk__L1_N1 | DFF2       | 0.000 |   0.527 |    0.677 | 
     | state_reg_2_/QB  |   v   | state[2]   | DFF2       | 0.947 |   1.474 |    1.624 | 
     | U191/A           |   v   | state[2]   | INV1       | 0.000 |   1.474 |    1.624 | 
     | U191/Y           |   ^   | n174       | INV1       | 0.637 |   2.111 |    2.261 | 
     | U190/B           |   ^   | n174       | NAND2X1    | 0.000 |   2.111 |    2.261 | 
     | U190/Y           |   v   | n189       | NAND2X1    | 0.690 |   2.801 |    2.951 | 
     | U246/B           |   v   | n189       | NOR2X1     | 0.000 |   2.801 |    2.951 | 
     | U246/Y           |   ^   | n197       | NOR2X1     | 0.980 |   3.781 |    3.931 | 
     | U189/A           |   ^   | n197       | NAND2X1    | 0.000 |   3.781 |    3.931 | 
     | U189/Y           |   v   | n182       | NAND2X1    | 0.435 |   4.216 |    4.366 | 
     | U188/A           |   v   | n182       | INV1       | 0.000 |   4.216 |    4.366 | 
     | U188/Y           |   ^   | irwrite[2] | INV1       | 0.384 |   4.600 |    4.750 | 
     | irwrite[2]       |   ^   | irwrite[2] | controller | 0.000 |   4.600 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   alusrcb[1]      (v) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  4.551
= Slack Time                    0.199
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |    0.314 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |    0.314 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8      | 0.410 |   0.525 |    0.724 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2       | 0.000 |   0.525 |    0.724 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2       | 1.171 |   1.696 |    1.895 | 
     | U211/A           |   v   | state[1]   | NAND2X1    | 0.001 |   1.697 |    1.896 | 
     | U211/Y           |   ^   | n184       | NAND2X1    | 0.866 |   2.563 |    2.762 | 
     | U225/A           |   ^   | n184       | INV1       | 0.000 |   2.563 |    2.762 | 
     | U225/Y           |   v   | n185       | INV1       | 0.658 |   3.221 |    3.420 | 
     | U209/B           |   v   | n185       | NAND2X1    | 0.000 |   3.221 |    3.420 | 
     | U209/Y           |   ^   | n207       | NAND2X1    | 0.850 |   4.071 |    4.270 | 
     | U132/B           |   ^   | n207       | NAND2X1    | 0.001 |   4.072 |    4.271 | 
     | U132/Y           |   v   | alusrcb[1] | NAND2X1    | 0.479 |   4.551 |    4.750 | 
     | alusrcb[1]       |   v   | alusrcb[1] | controller | 0.000 |   4.551 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   iord            (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  4.424
= Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |    0.441 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |    0.441 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8      | 0.410 |   0.525 |    0.851 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2       | 0.000 |   0.525 |    0.851 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2       | 1.171 |   1.696 |    2.023 | 
     | U201/A           |   v   | state[1]   | INV1       | 0.001 |   1.697 |    2.023 | 
     | U201/Y           |   ^   | n118       | INV1       | 0.772 |   2.469 |    2.796 | 
     | U141/B           |   ^   | n118       | NAND2X1    | 0.000 |   2.469 |    2.796 | 
     | U141/Y           |   v   | n187       | NAND2X1    | 0.620 |   3.090 |    3.416 | 
     | U251/B           |   v   | n187       | NOR2X1     | 0.000 |   3.090 |    3.416 | 
     | U251/Y           |   ^   | memwrite   | NOR2X1     | 0.594 |   3.684 |    4.010 | 
     | U125/A           |   ^   | memwrite   | INV1       | 0.000 |   3.684 |    4.010 | 
     | U125/Y           |   v   | n168       | INV1       | 0.459 |   4.143 |    4.469 | 
     | U124/B           |   v   | n168       | NAND2X1    | 0.000 |   4.143 |    4.469 | 
     | U124/Y           |   ^   | iord       | NAND2X1    | 0.281 |   4.424 |    4.750 | 
     | iord             |   ^   | iord       | controller | 0.000 |   4.424 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   regwrite        (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  4.402
= Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |    0.462 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |    0.462 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8      | 0.410 |   0.525 |    0.873 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2       | 0.000 |   0.525 |    0.873 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2       | 1.171 |   1.696 |    2.044 | 
     | U201/A           |   v   | state[1]   | INV1       | 0.001 |   1.697 |    2.045 | 
     | U201/Y           |   ^   | n118       | INV1       | 0.772 |   2.469 |    2.817 | 
     | U141/B           |   ^   | n118       | NAND2X1    | 0.000 |   2.469 |    2.817 | 
     | U141/Y           |   v   | n187       | NAND2X1    | 0.620 |   3.090 |    3.437 | 
     | U253/B           |   v   | n187       | NOR2X1     | 0.000 |   3.090 |    3.437 | 
     | U253/Y           |   ^   | memtoreg   | NOR2X1     | 0.590 |   3.680 |    4.028 | 
     | U127/A           |   ^   | memtoreg   | INV1       | 0.000 |   3.680 |    4.028 | 
     | U127/Y           |   v   | n159       | INV1       | 0.447 |   4.127 |    4.475 | 
     | U126/B           |   v   | n159       | NAND2X1    | 0.000 |   4.127 |    4.475 | 
     | U126/Y           |   ^   | regwrite   | NAND2X1    | 0.275 |   4.402 |    4.750 | 
     | regwrite         |   ^   | regwrite   | controller | 0.000 |   4.402 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   pcsource[0]     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  4.196
= Slack Time                    0.554
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |             |            |       |  Time   |   Time   | 
     |------------------+-------+-------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk         |            |       |   0.115 |    0.669 | 
     | clk__L1_I0/A     |   ^   | clk         | BUFX8      | 0.000 |   0.115 |    0.669 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0  | BUFX8      | 0.410 |   0.525 |    1.079 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0  | DFF2       | 0.000 |   0.525 |    1.079 | 
     | state_reg_1_/QB  |   v   | state[1]    | DFF2       | 1.171 |   1.696 |    2.250 | 
     | U201/A           |   v   | state[1]    | INV1       | 0.001 |   1.697 |    2.251 | 
     | U201/Y           |   ^   | n118        | INV1       | 0.772 |   2.469 |    3.023 | 
     | U141/B           |   ^   | n118        | NAND2X1    | 0.000 |   2.469 |    3.023 | 
     | U141/Y           |   v   | n187        | NAND2X1    | 0.620 |   3.090 |    3.644 | 
     | U248/B           |   v   | n187        | NOR2X1     | 0.000 |   3.090 |    3.644 | 
     | U248/Y           |   ^   | pcsource[0] | NOR2X1     | 1.106 |   4.196 |    4.750 | 
     | pcsource[0]      |   ^   | pcsource[0] | controller | 0.000 |   4.196 |    4.750 | 
     +----------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   aluop[1]        (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_2_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  3.753
= Slack Time                    0.997
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +-----------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                    |       |                  |            |       |  Time   |   Time   | 
     |--------------------+-------+------------------+------------+-------+---------+----------| 
     | clk                |   ^   | clk              |            |       |   0.115 |    1.112 | 
     | clk__L1_I1/A       |   ^   | clk              | BUFX8      | 0.000 |   0.115 |    1.112 | 
     | clk__L1_I1/Y       |   ^   | clk__L1_N1       | BUFX8      | 0.413 |   0.527 |    1.525 | 
     | state_reg_2_/CLK   |   ^   | clk__L1_N1       | DFF2       | 0.000 |   0.527 |    1.525 | 
     | state_reg_2_/QB    |   v   | state[2]         | DFF2       | 0.947 |   1.474 |    2.471 | 
     | U191/A             |   v   | state[2]         | INV1       | 0.000 |   1.474 |    2.471 | 
     | U191/Y             |   ^   | n174             | INV1       | 0.637 |   2.111 |    3.109 | 
     | U168/B             |   ^   | n174             | NAND2X1    | 0.000 |   2.111 |    3.109 | 
     | U168/Y             |   v   | n198             | NAND2X1    | 0.497 |   2.608 |    3.605 | 
     | U247/B             |   v   | n198             | NOR2X1     | 0.000 |   2.608 |    3.605 | 
     | U247/Y             |   ^   | FE_OFN0_aluop_1_ | NOR2X1     | 0.488 |   3.096 |    4.094 | 
     | FE_OFC0_aluop_1_/A |   ^   | FE_OFN0_aluop_1_ | BUFX4      | 0.000 |   3.096 |    4.094 | 
     | FE_OFC0_aluop_1_/Y |   ^   | aluop[1]         | BUFX4      | 0.656 |   3.752 |    4.749 | 
     | aluop[1]           |   ^   | aluop[1]         | controller | 0.001 |   3.753 |    4.750 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   pcsource[1]     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  3.748
= Slack Time                    1.002
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +----------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |             |            |       |  Time   |   Time   | 
     |------------------+-------+-------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk         |            |       |   0.115 |    1.117 | 
     | clk__L1_I0/A     |   ^   | clk         | BUFX8      | 0.000 |   0.115 |    1.117 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0  | BUFX8      | 0.410 |   0.525 |    1.527 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0  | DFF2       | 0.000 |   0.525 |    1.527 | 
     | state_reg_1_/QB  |   v   | state[1]    | DFF2       | 1.171 |   1.696 |    2.698 | 
     | U201/A           |   v   | state[1]    | INV1       | 0.001 |   1.697 |    2.699 | 
     | U201/Y           |   ^   | n118        | INV1       | 0.772 |   2.469 |    3.471 | 
     | U141/B           |   ^   | n118        | NAND2X1    | 0.000 |   2.469 |    3.471 | 
     | U141/Y           |   v   | n187        | NAND2X1    | 0.620 |   3.090 |    4.092 | 
     | U243/A           |   v   | n187        | NOR2X1     | 0.000 |   3.090 |    4.092 | 
     | U243/Y           |   ^   | pcsource[1] | NOR2X1     | 0.658 |   3.748 |    4.750 | 
     | pcsource[1]      |   ^   | pcsource[1] | controller | 0.000 |   3.748 |    4.750 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   memwrite        (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  3.684
= Slack Time                    1.066
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |    1.181 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |    1.181 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8      | 0.410 |   0.525 |    1.591 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2       | 0.000 |   0.525 |    1.591 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2       | 1.171 |   1.696 |    2.763 | 
     | U201/A           |   v   | state[1]   | INV1       | 0.001 |   1.697 |    2.764 | 
     | U201/Y           |   ^   | n118       | INV1       | 0.772 |   2.469 |    3.536 | 
     | U141/B           |   ^   | n118       | NAND2X1    | 0.000 |   2.469 |    3.536 | 
     | U141/Y           |   v   | n187       | NAND2X1    | 0.620 |   3.090 |    4.156 | 
     | U251/B           |   v   | n187       | NOR2X1     | 0.000 |   3.090 |    4.156 | 
     | U251/Y           |   ^   | memwrite   | NOR2X1     | 0.594 |   3.684 |    4.750 | 
     | memwrite         |   ^   | memwrite   | controller | 0.000 |   3.684 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   memtoreg        (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  3.680
= Slack Time                    1.070
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |    1.185 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |    1.185 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8      | 0.410 |   0.525 |    1.595 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2       | 0.000 |   0.525 |    1.595 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2       | 1.171 |   1.696 |    2.766 | 
     | U201/A           |   v   | state[1]   | INV1       | 0.001 |   1.697 |    2.767 | 
     | U201/Y           |   ^   | n118       | INV1       | 0.772 |   2.469 |    3.539 | 
     | U141/B           |   ^   | n118       | NAND2X1    | 0.000 |   2.469 |    3.539 | 
     | U141/Y           |   v   | n187       | NAND2X1    | 0.620 |   3.090 |    4.160 | 
     | U253/B           |   v   | n187       | NOR2X1     | 0.000 |   3.090 |    4.160 | 
     | U253/Y           |   ^   | memtoreg   | NOR2X1     | 0.590 |   3.680 |    4.750 | 
     | memtoreg         |   ^   | memtoreg   | controller | 0.000 |   3.680 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   irwrite[3]      (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  3.510
= Slack Time                    1.240
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |    1.355 | 
     | clk__L1_I0/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |    1.355 | 
     | clk__L1_I0/Y     |   ^   | clk__L1_N0 | BUFX8      | 0.410 |   0.525 |    1.765 | 
     | state_reg_1_/CLK |   ^   | clk__L1_N0 | DFF2       | 0.000 |   0.525 |    1.765 | 
     | state_reg_1_/QB  |   v   | state[1]   | DFF2       | 1.171 |   1.696 |    2.937 | 
     | U201/A           |   v   | state[1]   | INV1       | 0.001 |   1.697 |    2.937 | 
     | U201/Y           |   ^   | n118       | INV1       | 0.772 |   2.469 |    3.709 | 
     | U199/A           |   ^   | n118       | NAND2X1    | 0.000 |   2.469 |    3.709 | 
     | U199/Y           |   v   | n181       | NAND2X1    | 0.403 |   2.872 |    4.112 | 
     | U245/B           |   v   | n181       | NOR2X1     | 0.000 |   2.872 |    4.112 | 
     | U245/Y           |   ^   | irwrite[3] | NOR2X1     | 0.638 |   3.510 |    4.750 | 
     | irwrite[3]       |   ^   | irwrite[3] | controller | 0.000 |   3.510 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   irwrite[1]      (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_3_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  3.498
= Slack Time                    1.252
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |    1.367 | 
     | clk__L1_I1/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |    1.367 | 
     | clk__L1_I1/Y     |   ^   | clk__L1_N1 | BUFX8      | 0.413 |   0.527 |    1.779 | 
     | state_reg_3_/CLK |   ^   | clk__L1_N1 | DFF2       | 0.000 |   0.527 |    1.779 | 
     | state_reg_3_/QB  |   v   | state[3]   | DFF2       | 1.071 |   1.598 |    2.850 | 
     | U212/A           |   v   | state[3]   | INV1       | 0.001 |   1.599 |    2.851 | 
     | U212/Y           |   ^   | n170       | INV1       | 0.702 |   2.301 |    3.553 | 
     | U211/B           |   ^   | n170       | NAND2X1    | 0.000 |   2.301 |    3.553 | 
     | U211/Y           |   v   | n184       | NAND2X1    | 0.419 |   2.720 |    3.973 | 
     | U250/A           |   v   | n184       | NOR2X1     | 0.000 |   2.720 |    3.973 | 
     | U250/Y           |   ^   | irwrite[1] | NOR2X1     | 0.777 |   3.498 |    4.750 | 
     | irwrite[1]       |   ^   | irwrite[1] | controller | 0.000 |   3.498 |    4.750 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   regdst          (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_2_/QB (v) triggered by  leading edge of 'clk'
Path Groups: {reg2out}
Analysis View: typical_view
Other End Arrival Time          0.000
- External Delay                0.250
+ Phase Shift                   5.000
= Required Time                 4.750
- Arrival Time                  3.354
= Slack Time                    1.396
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.115
     = Beginpoint Arrival Time            0.115
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                  |       |            |            |       |  Time   |   Time   | 
     |------------------+-------+------------+------------+-------+---------+----------| 
     | clk              |   ^   | clk        |            |       |   0.115 |    1.511 | 
     | clk__L1_I1/A     |   ^   | clk        | BUFX8      | 0.000 |   0.115 |    1.511 | 
     | clk__L1_I1/Y     |   ^   | clk__L1_N1 | BUFX8      | 0.413 |   0.527 |    1.924 | 
     | state_reg_2_/CLK |   ^   | clk__L1_N1 | DFF2       | 0.000 |   0.527 |    1.924 | 
     | state_reg_2_/QB  |   v   | state[2]   | DFF2       | 0.947 |   1.474 |    2.870 | 
     | U191/A           |   v   | state[2]   | INV1       | 0.000 |   1.474 |    2.870 | 
     | U191/Y           |   ^   | n174       | INV1       | 0.637 |   2.111 |    3.507 | 
     | U190/B           |   ^   | n174       | NAND2X1    | 0.000 |   2.111 |    3.507 | 
     | U190/Y           |   v   | n189       | NAND2X1    | 0.690 |   2.801 |    4.197 | 
     | U254/B           |   v   | n189       | NOR2X1     | 0.000 |   2.801 |    4.198 | 
     | U254/Y           |   ^   | regdst     | NOR2X1     | 0.552 |   3.354 |    4.750 | 
     | regdst           |   ^   | regdst     | controller | 0.000 |   3.354 |    4.750 | 
     +---------------------------------------------------------------------------------+ 

