// Seed: 1025664089
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    input tri id_4,
    output wor id_5,
    input tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wor id_16,
    output wand id_17
);
  supply1 id_19 = 1'b0;
  assign id_12 = id_9;
  assign id_5  = id_7;
endmodule
module module_1 (
    output supply1 id_0
);
  supply0 id_2;
  if (1) begin
    wire id_3;
    wor  id_4 = id_2;
    id_5(
        .id_0()
    );
    assign id_0 = id_2;
    wire id_6;
    assign id_2 = 1;
  end else begin
    assign id_0 = 1;
  end
  supply0 id_7;
  wire id_8;
  module_0(
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0
  );
  wire id_9;
  assign id_2 = ~1 - id_7;
endmodule
