$date
        2018-Jun-04 10:39:51
$end
$version
        Vivado v2017.4 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 2 " design_1_i/system_ila_0/inst/net_slot_0_axi_ar_cnt [1:0] $end
$var reg 32 $ design_1_i/system_ila_0/inst/net_slot_0_axi_araddr [31:0] $end
$var reg 1 D design_1_i/system_ila_0/inst/net_slot_0_axi_arid $end
$var reg 4 E design_1_i/system_ila_0/inst/net_slot_0_axi_arlen [3:0] $end
$var reg 3 I design_1_i/system_ila_0/inst/net_slot_0_axi_arprot [2:0] $end
$var reg 3 L design_1_i/system_ila_0/inst/net_slot_0_axi_arsize [2:0] $end
$var reg 2 O design_1_i/system_ila_0/inst/net_slot_0_axi_aw_cnt [1:0] $end
$var reg 32 Q design_1_i/system_ila_0/inst/net_slot_0_axi_awaddr [31:0] $end
$var reg 1 q design_1_i/system_ila_0/inst/net_slot_0_axi_awid $end
$var reg 4 r design_1_i/system_ila_0/inst/net_slot_0_axi_awlen [3:0] $end
$var reg 3 v design_1_i/system_ila_0/inst/net_slot_0_axi_awprot [2:0] $end
$var reg 3 y design_1_i/system_ila_0/inst/net_slot_0_axi_awsize [2:0] $end
$var reg 2 | design_1_i/system_ila_0/inst/net_slot_0_axi_b_cnt [1:0] $end
$var reg 1 ~ design_1_i/system_ila_0/inst/net_slot_0_axi_bid $end
$var reg 2 !" design_1_i/system_ila_0/inst/net_slot_0_axi_bresp [1:0] $end
$var reg 2 #" design_1_i/system_ila_0/inst/net_slot_0_axi_r_cnt [1:0] $end
$var reg 64 %" design_1_i/system_ila_0/inst/net_slot_0_axi_rdata [63:0] $end
$var reg 1 e" design_1_i/system_ila_0/inst/net_slot_0_axi_rid $end
$var reg 2 f" design_1_i/system_ila_0/inst/net_slot_0_axi_rresp [1:0] $end
$var reg 64 h" design_1_i/system_ila_0/inst/net_slot_0_axi_wdata [63:0] $end
$var reg 1 J# design_1_i/system_ila_0/inst/net_slot_0_axi_wid $end
$var reg 8 K# design_1_i/system_ila_0/inst/net_slot_0_axi_wstrb [7:0] $end
$var reg 1 S# design_1_i/system_ila_0/inst/net_slot_0_axi_awvalid $end
$var reg 2 T# design_1_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl [1:0] $end
$var reg 1 V# design_1_i/system_ila_0/inst/net_slot_0_axi_awready $end
$var reg 1 W# design_1_i/system_ila_0/inst/net_slot_0_axi_wvalid $end
$var reg 3 X# design_1_i/system_ila_0/inst/net_slot_0_axi_w_ctrl [2:0] $end
$var reg 1 [# design_1_i/system_ila_0/inst/net_slot_0_axi_wready $end
$var reg 1 \# design_1_i/system_ila_0/inst/net_slot_0_axi_wlast $end
$var reg 1 ]# design_1_i/system_ila_0/inst/net_slot_0_axi_bvalid $end
$var reg 2 ^# design_1_i/system_ila_0/inst/net_slot_0_axi_b_ctrl [1:0] $end
$var reg 1 `# design_1_i/system_ila_0/inst/net_slot_0_axi_bready $end
$var reg 2 a# design_1_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl [1:0] $end
$var reg 1 c# design_1_i/system_ila_0/inst/net_slot_0_axi_arvalid $end
$var reg 1 d# design_1_i/system_ila_0/inst/net_slot_0_axi_arready $end
$var reg 3 e# design_1_i/system_ila_0/inst/net_slot_0_axi_r_ctrl [2:0] $end
$var reg 1 h# design_1_i/system_ila_0/inst/net_slot_0_axi_rvalid $end
$var reg 1 i# design_1_i/system_ila_0/inst/net_slot_0_axi_rready $end
$var reg 1 j# design_1_i/system_ila_0/inst/net_slot_0_axi_rlast $end
$var reg 2 k# design_1_i/system_ila_0/inst/net_slot_1_axi_ar_cnt [1:0] $end
$var reg 32 m# design_1_i/system_ila_0/inst/net_slot_1_axi_araddr [31:0] $end
$var reg 1 /$ design_1_i/system_ila_0/inst/net_slot_1_axi_arid $end
$var reg 4 0$ design_1_i/system_ila_0/inst/net_slot_1_axi_arlen [3:0] $end
$var reg 3 4$ design_1_i/system_ila_0/inst/net_slot_1_axi_arprot [2:0] $end
$var reg 3 7$ design_1_i/system_ila_0/inst/net_slot_1_axi_arsize [2:0] $end
$var reg 2 :$ design_1_i/system_ila_0/inst/net_slot_1_axi_aw_cnt [1:0] $end
$var reg 32 <$ design_1_i/system_ila_0/inst/net_slot_1_axi_awaddr [31:0] $end
$var reg 1 \$ design_1_i/system_ila_0/inst/net_slot_1_axi_awid $end
$var reg 4 ]$ design_1_i/system_ila_0/inst/net_slot_1_axi_awlen [3:0] $end
$var reg 3 a$ design_1_i/system_ila_0/inst/net_slot_1_axi_awprot [2:0] $end
$var reg 3 d$ design_1_i/system_ila_0/inst/net_slot_1_axi_awsize [2:0] $end
$var reg 2 g$ design_1_i/system_ila_0/inst/net_slot_1_axi_b_cnt [1:0] $end
$var reg 1 i$ design_1_i/system_ila_0/inst/net_slot_1_axi_bid $end
$var reg 2 j$ design_1_i/system_ila_0/inst/net_slot_1_axi_bresp [1:0] $end
$var reg 2 l$ design_1_i/system_ila_0/inst/net_slot_1_axi_r_cnt [1:0] $end
$var reg 64 n$ design_1_i/system_ila_0/inst/net_slot_1_axi_rdata [63:0] $end
$var reg 1 P% design_1_i/system_ila_0/inst/net_slot_1_axi_rid $end
$var reg 2 Q% design_1_i/system_ila_0/inst/net_slot_1_axi_rresp [1:0] $end
$var reg 64 S% design_1_i/system_ila_0/inst/net_slot_1_axi_wdata [63:0] $end
$var reg 1 5& design_1_i/system_ila_0/inst/net_slot_1_axi_wid $end
$var reg 8 6& design_1_i/system_ila_0/inst/net_slot_1_axi_wstrb [7:0] $end
$var reg 1 >& design_1_i/system_ila_0/inst/net_slot_1_axi_awvalid $end
$var reg 2 ?& design_1_i/system_ila_0/inst/net_slot_1_axi_aw_ctrl [1:0] $end
$var reg 1 A& design_1_i/system_ila_0/inst/net_slot_1_axi_awready $end
$var reg 1 B& design_1_i/system_ila_0/inst/net_slot_1_axi_wvalid $end
$var reg 3 C& design_1_i/system_ila_0/inst/net_slot_1_axi_w_ctrl [2:0] $end
$var reg 1 F& design_1_i/system_ila_0/inst/net_slot_1_axi_wready $end
$var reg 1 G& design_1_i/system_ila_0/inst/net_slot_1_axi_wlast $end
$var reg 2 H& design_1_i/system_ila_0/inst/net_slot_1_axi_b_ctrl [1:0] $end
$var reg 1 J& design_1_i/system_ila_0/inst/net_slot_1_axi_bvalid $end
$var reg 1 K& design_1_i/system_ila_0/inst/net_slot_1_axi_bready $end
$var reg 2 L& design_1_i/system_ila_0/inst/net_slot_1_axi_ar_ctrl [1:0] $end
$var reg 1 N& design_1_i/system_ila_0/inst/net_slot_1_axi_arvalid $end
$var reg 1 O& design_1_i/system_ila_0/inst/net_slot_1_axi_arready $end
$var reg 1 P& design_1_i/system_ila_0/inst/net_slot_1_axi_rvalid $end
$var reg 3 Q& design_1_i/system_ila_0/inst/net_slot_1_axi_r_ctrl [2:0] $end
$var reg 1 T& design_1_i/system_ila_0/inst/net_slot_1_axi_rready $end
$var reg 1 U& design_1_i/system_ila_0/inst/net_slot_1_axi_rlast $end
$var reg 2 V& design_1_i/system_ila_0/inst/net_slot_2_axi_ar_cnt [1:0] $end
$var reg 32 X& design_1_i/system_ila_0/inst/net_slot_2_axi_araddr [31:0] $end
$var reg 1 x& design_1_i/system_ila_0/inst/net_slot_2_axi_arid $end
$var reg 4 y& design_1_i/system_ila_0/inst/net_slot_2_axi_arlen [3:0] $end
$var reg 3 }& design_1_i/system_ila_0/inst/net_slot_2_axi_arprot [2:0] $end
$var reg 3 "' design_1_i/system_ila_0/inst/net_slot_2_axi_arsize [2:0] $end
$var reg 2 %' design_1_i/system_ila_0/inst/net_slot_2_axi_aw_cnt [1:0] $end
$var reg 32 '' design_1_i/system_ila_0/inst/net_slot_2_axi_awaddr [31:0] $end
$var reg 1 G' design_1_i/system_ila_0/inst/net_slot_2_axi_awid $end
$var reg 4 H' design_1_i/system_ila_0/inst/net_slot_2_axi_awlen [3:0] $end
$var reg 3 L' design_1_i/system_ila_0/inst/net_slot_2_axi_awprot [2:0] $end
$var reg 3 O' design_1_i/system_ila_0/inst/net_slot_2_axi_awsize [2:0] $end
$var reg 2 R' design_1_i/system_ila_0/inst/net_slot_2_axi_b_cnt [1:0] $end
$var reg 1 T' design_1_i/system_ila_0/inst/net_slot_2_axi_bid $end
$var reg 2 U' design_1_i/system_ila_0/inst/net_slot_2_axi_bresp [1:0] $end
$var reg 2 W' design_1_i/system_ila_0/inst/net_slot_2_axi_r_cnt [1:0] $end
$var reg 64 Y' design_1_i/system_ila_0/inst/net_slot_2_axi_rdata [63:0] $end
$var reg 1 ;( design_1_i/system_ila_0/inst/net_slot_2_axi_rid $end
$var reg 2 <( design_1_i/system_ila_0/inst/net_slot_2_axi_rresp [1:0] $end
$var reg 64 >( design_1_i/system_ila_0/inst/net_slot_2_axi_wdata [63:0] $end
$var reg 1 ~( design_1_i/system_ila_0/inst/net_slot_2_axi_wid $end
$var reg 8 !) design_1_i/system_ila_0/inst/net_slot_2_axi_wstrb [7:0] $end
$var reg 2 )) design_1_i/system_ila_0/inst/net_slot_2_axi_aw_ctrl [1:0] $end
$var reg 1 +) design_1_i/system_ila_0/inst/net_slot_2_axi_awvalid $end
$var reg 1 ,) design_1_i/system_ila_0/inst/net_slot_2_axi_awready $end
$var reg 3 -) design_1_i/system_ila_0/inst/net_slot_2_axi_w_ctrl [2:0] $end
$var reg 1 0) design_1_i/system_ila_0/inst/net_slot_2_axi_wvalid $end
$var reg 1 1) design_1_i/system_ila_0/inst/net_slot_2_axi_wready $end
$var reg 1 2) design_1_i/system_ila_0/inst/net_slot_2_axi_wlast $end
$var reg 1 3) design_1_i/system_ila_0/inst/net_slot_2_axi_bvalid $end
$var reg 2 4) design_1_i/system_ila_0/inst/net_slot_2_axi_b_ctrl [1:0] $end
$var reg 1 6) design_1_i/system_ila_0/inst/net_slot_2_axi_bready $end
$var reg 1 7) design_1_i/system_ila_0/inst/net_slot_2_axi_arvalid $end
$var reg 2 8) design_1_i/system_ila_0/inst/net_slot_2_axi_ar_ctrl [1:0] $end
$var reg 1 :) design_1_i/system_ila_0/inst/net_slot_2_axi_arready $end
$var reg 3 ;) design_1_i/system_ila_0/inst/net_slot_2_axi_r_ctrl [2:0] $end
$var reg 1 >) design_1_i/system_ila_0/inst/net_slot_2_axi_rvalid $end
$var reg 1 ?) design_1_i/system_ila_0/inst/net_slot_2_axi_rready $end
$var reg 1 @) design_1_i/system_ila_0/inst/net_slot_2_axi_rlast $end
$var reg 2 A) design_1_i/system_ila_0/inst/net_slot_3_axi_ar_cnt [1:0] $end
$var reg 32 C) design_1_i/system_ila_0/inst/net_slot_3_axi_araddr [31:0] $end
$var reg 1 c) design_1_i/system_ila_0/inst/net_slot_3_axi_arid $end
$var reg 4 d) design_1_i/system_ila_0/inst/net_slot_3_axi_arlen [3:0] $end
$var reg 3 h) design_1_i/system_ila_0/inst/net_slot_3_axi_arprot [2:0] $end
$var reg 3 k) design_1_i/system_ila_0/inst/net_slot_3_axi_arsize [2:0] $end
$var reg 2 n) design_1_i/system_ila_0/inst/net_slot_3_axi_aw_cnt [1:0] $end
$var reg 32 p) design_1_i/system_ila_0/inst/net_slot_3_axi_awaddr [31:0] $end
$var reg 1 2* design_1_i/system_ila_0/inst/net_slot_3_axi_awid $end
$var reg 4 3* design_1_i/system_ila_0/inst/net_slot_3_axi_awlen [3:0] $end
$var reg 3 7* design_1_i/system_ila_0/inst/net_slot_3_axi_awprot [2:0] $end
$var reg 3 :* design_1_i/system_ila_0/inst/net_slot_3_axi_awsize [2:0] $end
$var reg 2 =* design_1_i/system_ila_0/inst/net_slot_3_axi_b_cnt [1:0] $end
$var reg 1 ?* design_1_i/system_ila_0/inst/net_slot_3_axi_bid $end
$var reg 2 @* design_1_i/system_ila_0/inst/net_slot_3_axi_bresp [1:0] $end
$var reg 2 B* design_1_i/system_ila_0/inst/net_slot_3_axi_r_cnt [1:0] $end
$var reg 64 D* design_1_i/system_ila_0/inst/net_slot_3_axi_rdata [63:0] $end
$var reg 1 &+ design_1_i/system_ila_0/inst/net_slot_3_axi_rid $end
$var reg 2 '+ design_1_i/system_ila_0/inst/net_slot_3_axi_rresp [1:0] $end
$var reg 64 )+ design_1_i/system_ila_0/inst/net_slot_3_axi_wdata [63:0] $end
$var reg 1 i+ design_1_i/system_ila_0/inst/net_slot_3_axi_wid $end
$var reg 8 j+ design_1_i/system_ila_0/inst/net_slot_3_axi_wstrb [7:0] $end
$var reg 2 r+ design_1_i/system_ila_0/inst/net_slot_3_axi_aw_ctrl [1:0] $end
$var reg 1 t+ design_1_i/system_ila_0/inst/net_slot_3_axi_awvalid $end
$var reg 1 u+ design_1_i/system_ila_0/inst/net_slot_3_axi_awready $end
$var reg 3 v+ design_1_i/system_ila_0/inst/net_slot_3_axi_w_ctrl [2:0] $end
$var reg 1 y+ design_1_i/system_ila_0/inst/net_slot_3_axi_wvalid $end
$var reg 1 z+ design_1_i/system_ila_0/inst/net_slot_3_axi_wready $end
$var reg 1 {+ design_1_i/system_ila_0/inst/net_slot_3_axi_wlast $end
$var reg 1 |+ design_1_i/system_ila_0/inst/net_slot_3_axi_bvalid $end
$var reg 2 }+ design_1_i/system_ila_0/inst/net_slot_3_axi_b_ctrl [1:0] $end
$var reg 1 !, design_1_i/system_ila_0/inst/net_slot_3_axi_bready $end
$var reg 2 ", design_1_i/system_ila_0/inst/net_slot_3_axi_ar_ctrl [1:0] $end
$var reg 1 $, design_1_i/system_ila_0/inst/net_slot_3_axi_arvalid $end
$var reg 1 %, design_1_i/system_ila_0/inst/net_slot_3_axi_arready $end
$var reg 3 &, design_1_i/system_ila_0/inst/net_slot_3_axi_r_ctrl [2:0] $end
$var reg 1 ), design_1_i/system_ila_0/inst/net_slot_3_axi_rvalid $end
$var reg 1 *, design_1_i/system_ila_0/inst/net_slot_3_axi_rready $end
$var reg 1 +, design_1_i/system_ila_0/inst/net_slot_3_axi_rlast $end
$var reg 3 ,, AR_Channel__i1_s0___axi_interconnect_0_M00_AXI_ [2:0] $end
$var reg 3 /, AR_Channel__i1_s1___axi_interconnect_3_M00_AXI_ [2:0] $end
$var reg 3 2, AR_Channel__i1_s2___axi_interconnect_2_M00_AXI_ [2:0] $end
$var reg 3 5, AR_Channel__i1_s3___axi_interconnect_4_M00_AXI_ [2:0] $end
$var reg 3 8, AW_Channel__i1_s0___axi_interconnect_0_M00_AXI_ [2:0] $end
$var reg 3 ;, AW_Channel__i1_s1___axi_interconnect_3_M00_AXI_ [2:0] $end
$var reg 3 >, AW_Channel__i1_s2___axi_interconnect_2_M00_AXI_ [2:0] $end
$var reg 3 A, AW_Channel__i1_s3___axi_interconnect_4_M00_AXI_ [2:0] $end
$var reg 3 D, B_Channel__i1_s0___axi_interconnect_0_M00_AXI_ [2:0] $end
$var reg 3 G, B_Channel__i1_s1___axi_interconnect_3_M00_AXI_ [2:0] $end
$var reg 3 J, B_Channel__i1_s2___axi_interconnect_2_M00_AXI_ [2:0] $end
$var reg 3 M, B_Channel__i1_s3___axi_interconnect_4_M00_AXI_ [2:0] $end
$var reg 3 P, Interface__i1_s0___axi_interconnect_0_M00_AXI_ [2:0] $end
$var reg 3 S, Interface__i1_s1___axi_interconnect_3_M00_AXI_ [2:0] $end
$var reg 3 V, Interface__i1_s2___axi_interconnect_2_M00_AXI_ [2:0] $end
$var reg 3 Y, Interface__i1_s3___axi_interconnect_4_M00_AXI_ [2:0] $end
$var reg 3 \, R_Channel__i1_s0___axi_interconnect_0_M00_AXI_ [2:0] $end
$var reg 3 _, R_Channel__i1_s1___axi_interconnect_3_M00_AXI_ [2:0] $end
$var reg 3 b, R_Channel__i1_s2___axi_interconnect_2_M00_AXI_ [2:0] $end
$var reg 3 e, R_Channel__i1_s3___axi_interconnect_4_M00_AXI_ [2:0] $end
$var reg 3 h, W_Channel__i1_s0___axi_interconnect_0_M00_AXI_ [2:0] $end
$var reg 3 k, W_Channel__i1_s1___axi_interconnect_3_M00_AXI_ [2:0] $end
$var reg 3 n, W_Channel__i1_s2___axi_interconnect_2_M00_AXI_ [2:0] $end
$var reg 3 q, W_Channel__i1_s3___axi_interconnect_4_M00_AXI_ [2:0] $end
$var reg 1 t, _TRIGGER $end
$var reg 1 u, _WINDOW $end
$var reg 1 v, _GAP $end
$upscope $end
$enddefinitions $end
