#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun May  4 10:41:25 2025
# Process ID         : 14940
# Current directory  : D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent13568 D:\WorkStations\ASIC\Whac-A-Mole\sim\FINAL1\FINAL1.xpr
# Log file           : D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/vivado.log
# Journal file       : D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1\vivado.jou
# Running On         : cosmos
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16781 MB
# Swap memory        : 12348 MB
# Total Virtual      : 29130 MB
# Available Virtual  : 18020 MB
#-----------------------------------------------------------
start_gui
open_project D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Apps/Manual/Vivado/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1332.293 ; gain = 7.508
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210251A08870.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May  4 10:53:53 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Sun May  4 10:53:53 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1459.629 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May  4 12:18:59 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Sun May  4 12:18:59 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May  4 12:25:24 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Sun May  4 12:25:24 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May  4 12:27:41 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Sun May  4 12:27:41 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May  4 12:45:01 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Sun May  4 12:45:01 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\lcd\lcd_driver.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\lcd\lcd_rgb_char.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\lcd\lcd_rgb_char.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\lcd\lcd_rgb_char.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\lcd\lcd_driver.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\lcd\lcd_rgb_char.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\lcd\lcd_driver.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\WorkStations\ASIC\Whac-A-Mole\src\lcd\lcd_driver.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May  4 12:46:07 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Sun May  4 12:46:07 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May  4 21:02:06 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Sun May  4 21:02:06 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May  4 21:05:59 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Sun May  4 21:05:59 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May  4 21:39:30 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Sun May  4 21:39:30 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May  4 22:19:20 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Sun May  4 22:19:20 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sun May  4 22:53:35 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Sun May  4 22:53:35 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May  5 00:31:25 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Mon May  5 00:31:25 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May  5 00:36:27 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Mon May  5 00:36:27 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May  5 00:40:36 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May  5 00:41:38 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Mon May  5 00:41:39 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
export_ip_user_files -of_objects  [get_files D:/WorkStations/ASIC/Whac-A-Mole/src/includes/PARAM.vh] -no_script -reset -force -quiet
remove_files  D:/WorkStations/ASIC/Whac-A-Mole/src/includes/PARAM.vh
update_compile_order -fileset sources_1
add_files -norecurse D:/WorkStations/ASIC/Whac-A-Mole/src/includes/PARAM.vh
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.srcs/utils_1/imports/synth_1/TOP.dcp with file D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/TOP.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon May  5 00:47:38 2025] Launched synth_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/synth_1/runme.log
[Mon May  5 00:47:38 2025] Launched impl_1...
Run output will be captured here: D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 31 2024-02:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/WorkStations/ASIC/Whac-A-Mole/sim/FINAL1/FINAL1.runs/impl_1/TOP.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon May  5 00:55:24 2025...
