

================================================================
== Vitis HLS Report for 'overlay_fea'
================================================================
* Date:           Tue Mar 26 17:24:08 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        sqi_ap
* Solution:       solution_SQIs (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     2048|    22089|  20.480 us|  0.221 ms|  2049|  22090|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                           |                                |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_overlay_fea_Pipeline_1_fu_130          |overlay_fea_Pipeline_1          |     2003|     2003|  20.030 us|  20.030 us|   2003|   2003|       no|
        |grp_overlay_fea_Pipeline_Loop_mean_fu_138  |overlay_fea_Pipeline_Loop_mean  |    10004|    10004|   0.100 ms|   0.100 ms|  10004|  10004|       no|
        |grp_overlay_fea_Pipeline_Loop_kur_fu_145   |overlay_fea_Pipeline_Loop_kur   |    10017|    10017|   0.100 ms|   0.100 ms|  10017|  10017|       no|
        +-------------------------------------------+--------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    5|    1508|   2014|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    647|    -|
|Register         |        -|    -|     323|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    5|    1831|   2679|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    2|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                  Instance                 |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                            |control_s_axi                       |        0|   0|  107|  170|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U18     |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U16          |fdiv_32ns_32ns_32_16_no_dsp_1       |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15          |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |gmem_m_axi_U                               |gmem_m_axi                          |        4|   0|  512|  580|    0|
    |grp_overlay_fea_Pipeline_1_fu_130          |overlay_fea_Pipeline_1              |        0|   0|   71|   74|    0|
    |grp_overlay_fea_Pipeline_Loop_kur_fu_145   |overlay_fea_Pipeline_Loop_kur       |        0|   0|  334|  319|    0|
    |grp_overlay_fea_Pipeline_Loop_mean_fu_138  |overlay_fea_Pipeline_Loop_mean      |        0|   0|  136|  160|    0|
    |sitofp_32ns_32_6_no_dsp_1_U17              |sitofp_32ns_32_6_no_dsp_1           |        0|   0|    0|    0|    0|
    +-------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                      |                                    |        4|   5| 1508| 2014|    0|
    +-------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_U  |buff_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2000|   32|     1|        64000|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                    |        4|  0|   0|    0|  2000|   32|     1|        64000|
    +--------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |icmp_ln12_fu_195_p2  |      icmp|   0|  0|  18|          32|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  18|          32|           1|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  297|         67|    1|         67|
    |ap_phi_mux_m4_0_lcssa_i_phi_fu_110_p4  |    9|          2|   32|         64|
    |buff_address0                          |   20|          4|   11|         44|
    |buff_ce0                               |   20|          4|    1|          4|
    |buff_we0                               |    9|          2|    1|          2|
    |gmem_ARADDR                            |   14|          3|   64|        192|
    |gmem_ARBURST                           |    9|          2|    2|          4|
    |gmem_ARCACHE                           |    9|          2|    4|          8|
    |gmem_ARID                              |    9|          2|    1|          2|
    |gmem_ARLEN                             |   14|          3|   32|         96|
    |gmem_ARLOCK                            |    9|          2|    2|          4|
    |gmem_ARPROT                            |    9|          2|    3|          6|
    |gmem_ARQOS                             |    9|          2|    4|          8|
    |gmem_ARREGION                          |    9|          2|    4|          8|
    |gmem_ARSIZE                            |    9|          2|    3|          6|
    |gmem_ARUSER                            |    9|          2|    1|          2|
    |gmem_ARVALID                           |   14|          3|    1|          3|
    |gmem_RREADY                            |    9|          2|    1|          2|
    |gmem_blk_n_AR                          |    9|          2|    1|          2|
    |grp_fu_154_ce                          |    9|          2|    1|          2|
    |grp_fu_154_p0                          |   14|          3|   32|         96|
    |grp_fu_154_p1                          |   14|          3|   32|         96|
    |grp_fu_159_p0                          |   20|          4|   32|        128|
    |grp_fu_159_p1                          |   20|          4|   32|        128|
    |grp_fu_282_ce                          |   14|          3|    1|          3|
    |grp_fu_282_opcode                      |   14|          3|    2|          6|
    |grp_fu_282_p0                          |   14|          3|   32|         96|
    |grp_fu_282_p1                          |   14|          3|   32|         96|
    |m2_0_lcssa_i_reg_118                   |    9|          2|   32|         64|
    |m4_0_lcssa_i_reg_106                   |    9|          2|   32|         64|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  647|        142|  429|       1303|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                               |  66|   0|   66|          0|
    |conv_i_i_reg_259                                        |  32|   0|   32|          0|
    |grp_overlay_fea_Pipeline_1_fu_130_ap_start_reg          |   1|   0|    1|          0|
    |grp_overlay_fea_Pipeline_Loop_kur_fu_145_ap_start_reg   |   1|   0|    1|          0|
    |grp_overlay_fea_Pipeline_Loop_mean_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln12_reg_255                                       |   1|   0|    1|          0|
    |m2_0_lcssa_i_reg_118                                    |  32|   0|   32|          0|
    |m4_0_lcssa_i_reg_106                                    |  32|   0|   32|          0|
    |mul3_i_reg_277                                          |  32|   0|   32|          0|
    |reg_169                                                 |  32|   0|   32|          0|
    |trunc_ln12_reg_265                                      |  31|   0|   31|          0|
    |trunc_ln_reg_237                                        |  62|   0|   62|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 323|   0|  323|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|   overlay_fea|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   overlay_fea|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   overlay_fea|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   overlay_fea|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   overlay_fea|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   overlay_fea|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   overlay_fea|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|length_r               |   in|   32|     ap_none|      length_r|        scalar|
|kSQI                   |  out|   32|      ap_vld|          kSQI|       pointer|
|kSQI_ap_vld            |  out|    1|      ap_vld|          kSQI|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 66
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 31 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data"   --->   Operation 67 'read' 'data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%m2_loc = alloca i64 1"   --->   Operation 68 'alloca' 'm2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%m4_loc = alloca i64 1"   --->   Operation 69 'alloca' 'm4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 70 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (3.25ns)   --->   "%buff = alloca i64 1" [feature.c:42]   --->   Operation 71 'alloca' 'buff' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %data_read, i32 2, i32 63" [feature.c:43]   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i62 %trunc_ln" [feature.c:43]   --->   Operation 73 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln43" [feature.c:43]   --->   Operation 74 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2000" [feature.c:43]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 76 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2000" [feature.c:43]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 77 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2000" [feature.c:43]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%length_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %length_r"   --->   Operation 78 'read' 'length_r_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2000" [feature.c:43]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 80 [6/6] (6.41ns)   --->   "%conv_i_i = sitofp i32 %length_r_read" [feature.c:17]   --->   Operation 80 'sitofp' 'conv_i_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 81 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2000" [feature.c:43]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 82 [5/6] (6.41ns)   --->   "%conv_i_i = sitofp i32 %length_r_read" [feature.c:17]   --->   Operation 82 'sitofp' 'conv_i_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 83 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2000" [feature.c:43]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 84 [4/6] (6.41ns)   --->   "%conv_i_i = sitofp i32 %length_r_read" [feature.c:17]   --->   Operation 84 'sitofp' 'conv_i_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 85 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32 2000" [feature.c:43]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 86 [3/6] (6.41ns)   --->   "%conv_i_i = sitofp i32 %length_r_read" [feature.c:17]   --->   Operation 86 'sitofp' 'conv_i_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln43 = call void @overlay_fea_Pipeline_1, i32 %gmem, i62 %trunc_ln, i32 %buff" [feature.c:43]   --->   Operation 87 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 88 [2/6] (6.41ns)   --->   "%conv_i_i = sitofp i32 %length_r_read" [feature.c:17]   --->   Operation 88 'sitofp' 'conv_i_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 89 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 2000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %length_r"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kSQI"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kSQI, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln43 = call void @overlay_fea_Pipeline_1, i32 %gmem, i62 %trunc_ln, i32 %buff" [feature.c:43]   --->   Operation 98 'call' 'call_ln43' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 99 [1/1] (2.47ns)   --->   "%icmp_ln12 = icmp_sgt  i32 %length_r_read, i32 0" [feature.c:12]   --->   Operation 99 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/6] (6.41ns)   --->   "%conv_i_i = sitofp i32 %length_r_read" [feature.c:17]   --->   Operation 100 'sitofp' 'conv_i_i' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (1.58ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %ksqi_calc.exit, void %.lr.ph.i.i" [feature.c:12]   --->   Operation 101 'br' 'br_ln12' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %length_r_read" [feature.c:12]   --->   Operation 102 'trunc' 'trunc_ln12' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.05>
ST_11 : Operation 103 [2/2] (4.05ns)   --->   "%call_ln12 = call void @overlay_fea_Pipeline_Loop_mean, i31 %trunc_ln12, i32 %buff, i32 %sum_loc" [feature.c:12]   --->   Operation 103 'call' 'call_ln12' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln12 = call void @overlay_fea_Pipeline_Loop_mean, i31 %trunc_ln12, i32 %buff, i32 %sum_loc" [feature.c:12]   --->   Operation 104 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 105 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [16/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 106 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 107 [15/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 107 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 108 [14/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 108 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 109 [13/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 109 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 110 [12/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 110 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 111 [11/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 111 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 112 [10/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 112 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 113 [9/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 113 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 114 [8/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 114 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 115 [7/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 115 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 116 [6/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 116 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 117 [5/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 117 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 118 [4/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 118 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 119 [3/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 119 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 120 [2/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 120 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 121 [1/16] (6.07ns)   --->   "%div_i_i = fdiv i32 %sum_loc_load, i32 %conv_i_i" [feature.c:17]   --->   Operation 121 'fdiv' 'div_i_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.05>
ST_29 : Operation 122 [2/2] (4.05ns)   --->   "%call_ln12 = call void @overlay_fea_Pipeline_Loop_kur, i31 %trunc_ln12, i32 %buff, i32 %div_i_i, i32 %m4_loc, i32 %m2_loc" [feature.c:12]   --->   Operation 122 'call' 'call_ln12' <Predicate = true> <Delay = 4.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln12 = call void @overlay_fea_Pipeline_Loop_kur, i31 %trunc_ln12, i32 %buff, i32 %div_i_i, i32 %m4_loc, i32 %m2_loc" [feature.c:12]   --->   Operation 123 'call' 'call_ln12' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 124 [1/1] (0.00ns)   --->   "%m4_loc_load = load i32 %m4_loc"   --->   Operation 124 'load' 'm4_loc_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_31 : Operation 125 [1/1] (0.00ns)   --->   "%m2_loc_load = load i32 %m2_loc"   --->   Operation 125 'load' 'm2_loc_load' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_31 : Operation 126 [1/1] (1.58ns)   --->   "%br_ln0 = br void %ksqi_calc.exit"   --->   Operation 126 'br' 'br_ln0' <Predicate = (icmp_ln12)> <Delay = 1.58>
ST_31 : Operation 127 [1/1] (0.00ns)   --->   "%m4_0_lcssa_i = phi i32 %m4_loc_load, void %.lr.ph.i.i, i32 0, void %codeRepl"   --->   Operation 127 'phi' 'm4_0_lcssa_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 128 [4/4] (5.70ns)   --->   "%mul3_i = fmul i32 %conv_i_i, i32 %m4_0_lcssa_i" [feature.c:35]   --->   Operation 128 'fmul' 'mul3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.70>
ST_32 : Operation 129 [3/4] (5.70ns)   --->   "%mul3_i = fmul i32 %conv_i_i, i32 %m4_0_lcssa_i" [feature.c:35]   --->   Operation 129 'fmul' 'mul3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.70>
ST_33 : Operation 130 [2/4] (5.70ns)   --->   "%mul3_i = fmul i32 %conv_i_i, i32 %m4_0_lcssa_i" [feature.c:35]   --->   Operation 130 'fmul' 'mul3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.70>
ST_34 : Operation 131 [1/4] (5.70ns)   --->   "%mul3_i = fmul i32 %conv_i_i, i32 %m4_0_lcssa_i" [feature.c:35]   --->   Operation 131 'fmul' 'mul3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.07>
ST_35 : Operation 132 [1/1] (0.00ns)   --->   "%m2_0_lcssa_i = phi i32 %m2_loc_load, void %.lr.ph.i.i, i32 0, void %codeRepl"   --->   Operation 132 'phi' 'm2_0_lcssa_i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 133 [16/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 133 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.07>
ST_36 : Operation 134 [15/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 134 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.07>
ST_37 : Operation 135 [14/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 135 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.07>
ST_38 : Operation 136 [13/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 136 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.07>
ST_39 : Operation 137 [12/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 137 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.07>
ST_40 : Operation 138 [11/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 138 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.07>
ST_41 : Operation 139 [10/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 139 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.07>
ST_42 : Operation 140 [9/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 140 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.07>
ST_43 : Operation 141 [8/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 141 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.07>
ST_44 : Operation 142 [7/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 142 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.07>
ST_45 : Operation 143 [6/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 143 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.07>
ST_46 : Operation 144 [5/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 144 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.07>
ST_47 : Operation 145 [4/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 145 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.07>
ST_48 : Operation 146 [3/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 146 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.07>
ST_49 : Operation 147 [2/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 147 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.07>
ST_50 : Operation 148 [1/16] (6.07ns)   --->   "%div_i = fdiv i32 %mul3_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 148 'fdiv' 'div_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.07>
ST_51 : Operation 149 [16/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 149 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.07>
ST_52 : Operation 150 [15/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 150 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.07>
ST_53 : Operation 151 [14/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 151 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.07>
ST_54 : Operation 152 [13/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 152 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.07>
ST_55 : Operation 153 [12/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 153 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.07>
ST_56 : Operation 154 [11/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 154 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.07>
ST_57 : Operation 155 [10/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 155 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.07>
ST_58 : Operation 156 [9/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 156 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.07>
ST_59 : Operation 157 [8/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 157 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.07>
ST_60 : Operation 158 [7/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 158 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.07>
ST_61 : Operation 159 [6/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 159 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.07>
ST_62 : Operation 160 [5/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 160 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.07>
ST_63 : Operation 161 [4/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 161 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.07>
ST_64 : Operation 162 [3/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 162 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.07>
ST_65 : Operation 163 [2/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 163 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.07>
ST_66 : Operation 164 [1/16] (6.07ns)   --->   "%div4_i = fdiv i32 %div_i, i32 %m2_0_lcssa_i" [feature.c:35]   --->   Operation 164 'fdiv' 'div4_i' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %div4_i" [feature.c:45]   --->   Operation 165 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %kSQI, i32 %bitcast_ln45" [feature.c:45]   --->   Operation 166 'write' 'write_ln45' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [feature.c:46]   --->   Operation 167 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kSQI]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ap_local_deadlock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=1; type=6; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_read         (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
m2_loc            (alloca       ) [ 0011111111111111111111111111111100000000000000000000000000000000000]
m4_loc            (alloca       ) [ 0011111111111111111111111111111100000000000000000000000000000000000]
sum_loc           (alloca       ) [ 0011111111111100000000000000000000000000000000000000000000000000000]
buff              (alloca       ) [ 0011111111111111111111111111111000000000000000000000000000000000000]
trunc_ln          (partselect   ) [ 0011111111100000000000000000000000000000000000000000000000000000000]
sext_ln43         (sext         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr         (getelementptr) [ 0001111110000000000000000000000000000000000000000000000000000000000]
length_r_read     (read         ) [ 0000001111100000000000000000000000000000000000000000000000000000000]
empty             (readreq      ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000]
call_ln43         (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln12         (icmp         ) [ 0000000000111111111111111111111100000000000000000000000000000000000]
conv_i_i          (sitofp       ) [ 0000000000011111111111111111111111100000000000000000000000000000000]
br_ln12           (br           ) [ 0000000000111111111111111111111111110000000000000000000000000000000]
trunc_ln12        (trunc        ) [ 0000000000011111111111111111111000000000000000000000000000000000000]
call_ln12         (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
sum_loc_load      (load         ) [ 0000000000000011111111111111100000000000000000000000000000000000000]
div_i_i           (fdiv         ) [ 0000000000000000000000000000011000000000000000000000000000000000000]
call_ln12         (call         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
m4_loc_load       (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
m2_loc_load       (load         ) [ 0000000000100000000000000000000111110000000000000000000000000000000]
br_ln0            (br           ) [ 0000000000100000000000000000000111110000000000000000000000000000000]
m4_0_lcssa_i      (phi          ) [ 0000000000011111111111111111111111100000000000000000000000000000000]
mul3_i            (fmul         ) [ 0000000000000000000000000000000000011111111111111110000000000000000]
m2_0_lcssa_i      (phi          ) [ 0000000000000000000000000000000011111111111111111111111111111111111]
div_i             (fdiv         ) [ 0000000000000000000000000000000000000000000000000001111111111111111]
div4_i            (fdiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln45      (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
write_ln45        (write        ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
ret_ln46          (ret          ) [ 0000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="length_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kSQI">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kSQI"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="overlay_fea_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="overlay_fea_Pipeline_Loop_mean"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="overlay_fea_Pipeline_Loop_kur"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="21"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="m2_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m2_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="m4_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m4_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sum_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buff_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="data_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_readreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="length_r_read_read_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_r_read/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln45_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/66 "/>
</bind>
</comp>

<comp id="106" class="1005" name="m4_0_lcssa_i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="m4_0_lcssa_i (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="m4_0_lcssa_i_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="32" slack="21"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m4_0_lcssa_i/31 "/>
</bind>
</comp>

<comp id="118" class="1005" name="m2_0_lcssa_i_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="16"/>
</pin_list>
<bind>
<opset="m2_0_lcssa_i (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="m2_0_lcssa_i_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="32" slack="25"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m2_0_lcssa_i/35 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_overlay_fea_Pipeline_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="62" slack="8"/>
<pin id="134" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln43/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_overlay_fea_Pipeline_Loop_mean_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="31" slack="1"/>
<pin id="141" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="3" bw="32" slack="10"/>
<pin id="143" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/11 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_overlay_fea_Pipeline_Loop_kur_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="0" slack="0"/>
<pin id="147" dir="0" index="1" bw="31" slack="19"/>
<pin id="148" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="3" bw="32" slack="1"/>
<pin id="150" dir="0" index="4" bw="32" slack="28"/>
<pin id="151" dir="0" index="5" bw="32" slack="28"/>
<pin id="152" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln12/29 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="21"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul3_i/31 tmp2/8 mul1_i/12 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div_i_i/13 div_i/35 div4_i/51 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv_i_i/5 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div_i_i div_i "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="62" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="0"/>
<pin id="178" dir="0" index="2" bw="3" slack="0"/>
<pin id="179" dir="0" index="3" bw="7" slack="0"/>
<pin id="180" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln43_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="62" slack="1"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="gmem_addr_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln12_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="5"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="21"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln12_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="5"/>
<pin id="202" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/10 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sum_loc_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="12"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/13 "/>
</bind>
</comp>

<comp id="207" class="1004" name="m4_loc_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="30"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m4_loc_load/31 "/>
</bind>
</comp>

<comp id="211" class="1004" name="m2_loc_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="30"/>
<pin id="213" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_loc_load/31 "/>
</bind>
</comp>

<comp id="214" class="1004" name="bitcast_ln45_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln45/66 "/>
</bind>
</comp>

<comp id="219" class="1005" name="m2_loc_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="28"/>
<pin id="221" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="m2_loc "/>
</bind>
</comp>

<comp id="225" class="1005" name="m4_loc_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="28"/>
<pin id="227" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="m4_loc "/>
</bind>
</comp>

<comp id="231" class="1005" name="sum_loc_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="10"/>
<pin id="233" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="237" class="1005" name="trunc_ln_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="62" slack="1"/>
<pin id="239" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="243" class="1005" name="gmem_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="length_r_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_r_read "/>
</bind>
</comp>

<comp id="255" class="1005" name="icmp_ln12_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="21"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="259" class="1005" name="conv_i_i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="3"/>
<pin id="261" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_i_i "/>
</bind>
</comp>

<comp id="265" class="1005" name="trunc_ln12_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="1"/>
<pin id="267" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="277" class="1005" name="mul3_i_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sum_1/3 tmp/3 m2_1/12 m4_1/16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="62" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="60" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="121"><net_src comp="60" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="129"><net_src comp="122" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="158"><net_src comp="110" pin="4"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="122" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="164"><net_src comp="118" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="93" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="159" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="145" pin=3"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="80" pin="2"/><net_sink comp="175" pin=1"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="175" pin=3"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="194"><net_src comp="188" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="217"><net_src comp="159" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="222"><net_src comp="64" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="145" pin=5"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="228"><net_src comp="68" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="145" pin=4"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="234"><net_src comp="72" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="240"><net_src comp="175" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="246"><net_src comp="188" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="251"><net_src comp="93" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="258"><net_src comp="195" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="165" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="268"><net_src comp="200" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="280"><net_src comp="154" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="159" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kSQI | {66 }
 - Input state : 
	Port: overlay_fea : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: overlay_fea : data | {1 }
	Port: overlay_fea : length_r | {5 }
  - Chain level:
	State 1
	State 2
		gmem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		br_ln12 : 1
	State 11
	State 12
	State 13
		div_i_i : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		m4_0_lcssa_i : 1
		mul3_i : 2
	State 32
	State 33
	State 34
	State 35
		div_i : 1
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
		bitcast_ln45 : 1
		write_ln45 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|          |     grp_overlay_fea_Pipeline_1_fu_130     |    0    |    0    |   119   |    23   |
|   call   | grp_overlay_fea_Pipeline_Loop_mean_fu_138 |    2    |  3.176  |   376   |   463   |
|          |  grp_overlay_fea_Pipeline_Loop_kur_fu_145 |    5    |  8.4172 |   711   |   832   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fadd   |                 grp_fu_282                |    2    |    0    |   205   |   390   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fmul   |                 grp_fu_154                |    3    |    0    |   143   |   321   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   icmp   |              icmp_ln12_fu_195             |    0    |    0    |    0    |    18   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   read   |            data_read_read_fu_80           |    0    |    0    |    0    |    0    |
|          |          length_r_read_read_fu_93         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|  readreq |             grp_readreq_fu_86             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   write  |           write_ln45_write_fu_99          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                 grp_fu_159                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                 grp_fu_165                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|partselect|              trunc_ln_fu_175              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   sext   |              sext_ln43_fu_185             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   trunc  |             trunc_ln12_fu_200             |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    12   | 11.5932 |   1554  |   2047  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|buff|    4   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    4   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   conv_i_i_reg_259  |   32   |
|  gmem_addr_reg_243  |   32   |
|  icmp_ln12_reg_255  |    1   |
|length_r_read_reg_248|   32   |
| m2_0_lcssa_i_reg_118|   32   |
|    m2_loc_reg_219   |   32   |
| m4_0_lcssa_i_reg_106|   32   |
|    m4_loc_reg_225   |   32   |
|    mul3_i_reg_277   |   32   |
|       reg_169       |   32   |
|   sum_loc_reg_231   |   32   |
|  trunc_ln12_reg_265 |   31   |
|   trunc_ln_reg_237  |   62   |
+---------------------+--------+
|        Total        |   414  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_86  |  p1  |   2  |  32  |   64   ||    9    |
| m4_0_lcssa_i_reg_106 |  p0  |   2  |  32  |   64   ||    9    |
| m2_0_lcssa_i_reg_118 |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_159      |  p0  |   3  |  32  |   96   ||    14   |
|      grp_fu_159      |  p1  |   3  |  32  |   96   ||    14   |
|      grp_fu_165      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   448  ||  9.7666 ||    64   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |   11   |  1554  |  2047  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   64   |    -   |
|  Register |    -   |    -   |    -   |   414  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   21   |  1968  |  2111  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
