
*** Running vivado
    with args -log five_ring.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source five_ring.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source five_ring.tcl -notrace
Command: synth_design -top five_ring -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'five_ring' [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/sources_1/new/five_ring.v:27]
INFO: [Synth 8-6155] done synthesizing module 'five_ring' (1#1) [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/sources_1/new/five_ring.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc]
WARNING: [Vivado 12-180] No cells matched '<w1>'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:1]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w1>]'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w1_inferred_i_1>'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:2]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w1_inferred_i_1>]'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w2_inferred_i_1>'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:3]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w2_inferred_i_1>]'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w3_inferred_i_1>'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:4]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w3_inferred_i_1>]'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w4_inferred_i_1>'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:5]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w4_inferred_i_1>]'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w5_inferred_i_1>'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:6]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w5_inferred_i_1>]'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w6_inferred_i_1>'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:7]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w6_inferred_i_1>]'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w1'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w2'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w3'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w4'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w5'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w6'. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/constrs_1/new/five_ring.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/five_ring_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/five_ring_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |     1|
|3     |IBUF |     1|
|4     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1135.910 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1135.910 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1135.910 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1135.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1136.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f74efbd9
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 20 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1136.648 ; gain = 0.738
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.runs/synth_1/five_ring.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file five_ring_utilization_synth.rpt -pb five_ring_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 23 18:58:35 2021...
