(module "TLV76601QWDRBRQ1" (layer F.Cu) (tedit 620D1B40)
  (descr "TLV76601QWDRBRQ1, WSON-8 Pre-ordered Chips ROHS")
  (tags "WSON-8 Pre-ordered Chips ROHS, Interface ICs, Pre-ordered Chips")
  (fp_text reference REF** (at 0 -3.473203) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value TLV76601QWDRBRQ1 (at 0 3.473203) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_arc (start -1.897714 -1.398273) (end -1.998984 -1.399543) (angle -1.43699) (layer F.SilkS) (width 0.2))
  (fp_circle (center -1.500025 -1.5) (end -1.470028 -1.5) (layer F.SilkS) (width 0.059995))
  (fp_circle (center -1.778004 -1.143002) (end -1.651003 -1.143002) (layer F.Fab) (width 0.254001))
  (fp_line (start 1.648971 1.473203) (end -1.651003 1.473203) (layer F.SilkS) (width 0.254001))
  (fp_line (start -1.648971 -1.473203) (end 1.651003 -1.473203) (layer F.SilkS) (width 0.254001))
  (pad 9 smd rect (at 0 0 270) (size 2.4 1.650013) (layers F.Cu F.Mask F.Paste))
  (pad 8 smd rect (at 1.400051 -0.975362 90) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 7 smd rect (at 1.400051 -0.325121 90) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at 1.400051 0.325121 90) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 1.400051 0.975362 90) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at -1.400051 0.975362 270) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at -1.400051 0.325121 270) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at -1.400051 -0.325121 270) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (pad 1 smd rect (at -1.400051 -0.975362 270) (size 0.3 0.6) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 5.473203) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_interface_ics/packages3d/TLV76601QWDRBRQ1.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)