

================================================================
== Vitis HLS Report for 'load3'
================================================================
* Date:           Sun Oct 30 18:48:43 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HW7
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.869 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   129673|   129673|  0.865 ms|  0.865 ms|  129673|  129673|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_302_1  |   129601|   129601|         3|          1|          1|  129600|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     59|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    516|    -|
|Register         |        -|    -|    1173|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1173|    575|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln302_fu_177_p2                |         +|   0|  0|  24|          17|           1|
    |ap_block_state73_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state74_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op187_read_state73    |       and|   0|  0|   2|           1|           1|
    |icmp_ln174_fu_193_p2               |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln302_fu_183_p2               |      icmp|   0|  0|  13|          17|          12|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  59|          46|          21|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Input_r_blk_n                      |    9|          2|    1|          2|
    |Output_out_blk_n                   |    9|          2|    1|          2|
    |Output_r_blk_n                     |    9|          2|    1|          2|
    |Y_reg_125                          |    9|          2|   17|         34|
    |ap_NS_fsm                          |  389|         74|    1|         74|
    |ap_done                            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   14|          3|    1|          3|
    |ap_phi_mux_empty_36_phi_fu_151_p4  |   14|          3|  512|       1536|
    |input_stream_blk_n                 |    9|          2|    1|          2|
    |p0_blk_n_AR                        |    9|          2|    1|          2|
    |p0_blk_n_R                         |    9|          2|    1|          2|
    |real_start                         |    9|          2|    1|          2|
    |shiftreg_i_i_i_i_reg_136           |    9|          2|  504|       1008|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  516|        102| 1044|       2673|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |Y_reg_125                         |   17|   0|   17|          0|
    |ap_CS_fsm                         |   73|   0|   73|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |icmp_ln174_reg_239                |    1|   0|    1|          0|
    |icmp_ln174_reg_239_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln302_reg_235                |    1|   0|    1|          0|
    |icmp_ln302_reg_235_pp0_iter1_reg  |    1|   0|    1|          0|
    |p0_addr_read_reg_243              |  512|   0|  512|          0|
    |shiftreg_i_i_i_i_reg_136          |  504|   0|  504|          0|
    |start_once_reg                    |    1|   0|    1|          0|
    |trunc_ln_i_reg_219                |   58|   0|   58|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1173|   0| 1173|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         load3|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         load3|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         load3|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|         load3|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         load3|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         load3|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         load3|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         load3|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|         load3|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|         load3|  return value|
|m_axi_p0_AWVALID     |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_AWREADY     |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_AWADDR      |  out|   64|       m_axi|            p0|       pointer|
|m_axi_p0_AWID        |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_AWLEN       |  out|   32|       m_axi|            p0|       pointer|
|m_axi_p0_AWSIZE      |  out|    3|       m_axi|            p0|       pointer|
|m_axi_p0_AWBURST     |  out|    2|       m_axi|            p0|       pointer|
|m_axi_p0_AWLOCK      |  out|    2|       m_axi|            p0|       pointer|
|m_axi_p0_AWCACHE     |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_AWPROT      |  out|    3|       m_axi|            p0|       pointer|
|m_axi_p0_AWQOS       |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_AWREGION    |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_AWUSER      |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_WVALID      |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_WREADY      |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_WDATA       |  out|  512|       m_axi|            p0|       pointer|
|m_axi_p0_WSTRB       |  out|   64|       m_axi|            p0|       pointer|
|m_axi_p0_WLAST       |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_WID         |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_WUSER       |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_ARVALID     |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_ARREADY     |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_ARADDR      |  out|   64|       m_axi|            p0|       pointer|
|m_axi_p0_ARID        |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_ARLEN       |  out|   32|       m_axi|            p0|       pointer|
|m_axi_p0_ARSIZE      |  out|    3|       m_axi|            p0|       pointer|
|m_axi_p0_ARBURST     |  out|    2|       m_axi|            p0|       pointer|
|m_axi_p0_ARLOCK      |  out|    2|       m_axi|            p0|       pointer|
|m_axi_p0_ARCACHE     |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_ARPROT      |  out|    3|       m_axi|            p0|       pointer|
|m_axi_p0_ARQOS       |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_ARREGION    |  out|    4|       m_axi|            p0|       pointer|
|m_axi_p0_ARUSER      |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RVALID      |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RREADY      |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RDATA       |   in|  512|       m_axi|            p0|       pointer|
|m_axi_p0_RLAST       |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RID         |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RUSER       |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_RRESP       |   in|    2|       m_axi|            p0|       pointer|
|m_axi_p0_BVALID      |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_BREADY      |  out|    1|       m_axi|            p0|       pointer|
|m_axi_p0_BRESP       |   in|    2|       m_axi|            p0|       pointer|
|m_axi_p0_BID         |   in|    1|       m_axi|            p0|       pointer|
|m_axi_p0_BUSER       |   in|    1|       m_axi|            p0|       pointer|
|Input_r_dout         |   in|   64|     ap_fifo|       Input_r|       pointer|
|Input_r_empty_n      |   in|    1|     ap_fifo|       Input_r|       pointer|
|Input_r_read         |  out|    1|     ap_fifo|       Input_r|       pointer|
|Output_r_dout        |   in|   64|     ap_fifo|      Output_r|       pointer|
|Output_r_empty_n     |   in|    1|     ap_fifo|      Output_r|       pointer|
|Output_r_read        |  out|    1|     ap_fifo|      Output_r|       pointer|
|Output_out_din       |  out|   64|     ap_fifo|    Output_out|       pointer|
|Output_out_full_n    |   in|    1|     ap_fifo|    Output_out|       pointer|
|Output_out_write     |  out|    1|     ap_fifo|    Output_out|       pointer|
|input_stream_din     |  out|    8|     ap_fifo|  input_stream|       pointer|
|input_stream_full_n  |   in|    1|     ap_fifo|  input_stream|       pointer|
|input_stream_write   |  out|    1|     ap_fifo|  input_stream|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

