$date
	Thu Aug 21 19:06:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_32_Bit_Testbench $end
$var wire 32 ! result [31:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 4 $ op_select [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b11 #
b101 "
b1000 !
$end
#10
b10 !
b1 $
#20
b1 !
b10 $
b1 #
b1111111111111111 "
#30
b1111000011110000 !
b11 $
b0 #
b1111000011110000 "
#40
b11111111111111111111111100000000 !
b100 $
b11111111 #
b1111111111111111 "
#50
b101 $
b0 "
#60
b1111111111111111 !
b110 $
b101010101010101 #
b1010101010101010 "
#70
b11111111111111110000000000000000 !
b111 $
#80
