var searchData=
[
  ['oar1_0',['OAR1',['../struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f',1,'I2C_TypeDef']]],
  ['oar2_1',['OAR2',['../struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1',1,'I2C_TypeDef']]],
  ['ob_5fbase_2',['OB_BASE',['../group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926',1,'stm32f072xb.h']]],
  ['ob_5frdp_5fnrdp_3',['OB_RDP_nRDP',['../group___peripheral___registers___bits___definition.html#ga8f80cde3382946afe41036b8634da9cd',1,'stm32f072xb.h']]],
  ['ob_5frdp_5fnrdp_5fmsk_4',['OB_RDP_nRDP_Msk',['../group___peripheral___registers___bits___definition.html#gaaa6e45bfb74c1f8b1b23f94758627715',1,'stm32f072xb.h']]],
  ['ob_5frdp_5frdp_5',['OB_RDP_RDP',['../group___peripheral___registers___bits___definition.html#gadc9664a6f63a277c45008301ba1ab81c',1,'stm32f072xb.h']]],
  ['ob_5frdp_5frdp_5fmsk_6',['OB_RDP_RDP_Msk',['../group___peripheral___registers___bits___definition.html#ga27ff90da5193ad4dd17f695e0bf336bf',1,'stm32f072xb.h']]],
  ['ob_5ftypedef_7',['OB_TypeDef',['../struct_o_b___type_def.html',1,'']]],
  ['ob_5fuser_5fnuser_8',['OB_USER_nUSER',['../group___peripheral___registers___bits___definition.html#ga5c2ddbb380f89a494e0f5349a67ad70b',1,'stm32f072xb.h']]],
  ['ob_5fuser_5fnuser_5fmsk_9',['OB_USER_nUSER_Msk',['../group___peripheral___registers___bits___definition.html#ga451be2fda352b3fdbe36119542bafc85',1,'stm32f072xb.h']]],
  ['ob_5fuser_5fuser_10',['OB_USER_USER',['../group___peripheral___registers___bits___definition.html#ga6fe138dd9cd811a22c9365dfe84abf43',1,'stm32f072xb.h']]],
  ['ob_5fuser_5fuser_5fmsk_11',['OB_USER_USER_Msk',['../group___peripheral___registers___bits___definition.html#gaa79289b410d8af96bc7b3b16b8c7929e',1,'stm32f072xb.h']]],
  ['ob_5fwrp0_5fnwrp0_12',['OB_WRP0_nWRP0',['../group___peripheral___registers___bits___definition.html#ga9e1975d7a575c235f73529e1b4e094c1',1,'stm32f072xb.h']]],
  ['ob_5fwrp0_5fnwrp0_5fmsk_13',['OB_WRP0_nWRP0_Msk',['../group___peripheral___registers___bits___definition.html#ga1c015d05fd597059734a5b07fbe2cca2',1,'stm32f072xb.h']]],
  ['ob_5fwrp0_5fwrp0_14',['OB_WRP0_WRP0',['../group___peripheral___registers___bits___definition.html#ga7d25a495ebadbcf4f71978ccf0d0ca99',1,'stm32f072xb.h']]],
  ['ob_5fwrp0_5fwrp0_5fmsk_15',['OB_WRP0_WRP0_Msk',['../group___peripheral___registers___bits___definition.html#ga80d9c7e373386f65db32197e34d4f079',1,'stm32f072xb.h']]],
  ['ob_5fwrp1_5fnwrp1_16',['OB_WRP1_nWRP1',['../group___peripheral___registers___bits___definition.html#ga7cad52ab1b2e38172d6a638025351327',1,'stm32f072xb.h']]],
  ['ob_5fwrp1_5fnwrp1_5fmsk_17',['OB_WRP1_nWRP1_Msk',['../group___peripheral___registers___bits___definition.html#gab556a0b70ec2d3cd30d1bcddce992189',1,'stm32f072xb.h']]],
  ['ob_5fwrp1_5fwrp1_18',['OB_WRP1_WRP1',['../group___peripheral___registers___bits___definition.html#ga92019c6c65ee52c192c604c9d9a3046f',1,'stm32f072xb.h']]],
  ['ob_5fwrp1_5fwrp1_5fmsk_19',['OB_WRP1_WRP1_Msk',['../group___peripheral___registers___bits___definition.html#ga43958ddbc46783799357d7ec7823bd1a',1,'stm32f072xb.h']]],
  ['ob_5fwrp2_5fnwrp2_20',['OB_WRP2_nWRP2',['../group___peripheral___registers___bits___definition.html#ga06b15486051b692120323f22348a9f87',1,'stm32f072xb.h']]],
  ['ob_5fwrp2_5fnwrp2_5fmsk_21',['OB_WRP2_nWRP2_Msk',['../group___peripheral___registers___bits___definition.html#ga327f4ce4b76bd6febd04dfa11cd3072a',1,'stm32f072xb.h']]],
  ['ob_5fwrp2_5fwrp2_22',['OB_WRP2_WRP2',['../group___peripheral___registers___bits___definition.html#gae40a954baed88f695b84dc474807e4b8',1,'stm32f072xb.h']]],
  ['ob_5fwrp2_5fwrp2_5fmsk_23',['OB_WRP2_WRP2_Msk',['../group___peripheral___registers___bits___definition.html#gaafd5fe9e60269c487819fb86785a7b36',1,'stm32f072xb.h']]],
  ['ob_5fwrp3_5fnwrp3_24',['OB_WRP3_nWRP3',['../group___peripheral___registers___bits___definition.html#ga0044ce126eafc28666050726dbcd8f4c',1,'stm32f072xb.h']]],
  ['ob_5fwrp3_5fnwrp3_5fmsk_25',['OB_WRP3_nWRP3_Msk',['../group___peripheral___registers___bits___definition.html#ga61e5e0970892c8bdd9058a4d6a04a521',1,'stm32f072xb.h']]],
  ['ob_5fwrp3_5fwrp3_26',['OB_WRP3_WRP3',['../group___peripheral___registers___bits___definition.html#ga509ff5c1574a4e6c63591e9a992e2e19',1,'stm32f072xb.h']]],
  ['ob_5fwrp3_5fwrp3_5fmsk_27',['OB_WRP3_WRP3_Msk',['../group___peripheral___registers___bits___definition.html#ga561eca8d5e3e89c145f74fbe9873d730',1,'stm32f072xb.h']]],
  ['obr_28',['OBR',['../struct_f_l_a_s_h___type_def.html#a24dece1e3b3185456afe34c3dc6add2e',1,'FLASH_TypeDef']]],
  ['odr_29',['ODR',['../struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b',1,'GPIO_TypeDef']]],
  ['optkeyr_30',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#a793cd13a4636c9785fdb99316f7fd7ab',1,'FLASH_TypeDef']]],
  ['or_31',['OR',['../struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd',1,'TIM_TypeDef']]],
  ['ospeedr_32',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6',1,'GPIO_TypeDef']]],
  ['otyper_33',['OTYPER',['../struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f',1,'GPIO_TypeDef']]]
];
