// Seed: 1974124758
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri id_3;
  module_2 modCall_1 ();
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = -1;
endmodule
module module_1 (
    output tri   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output wire  id_3
);
  wire id_5;
  parameter id_6 = (1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_3 = 0;
  genvar id_7;
  wire id_8;
  parameter id_9 = 1;
  logic id_10 = id_6[-1];
  assign id_10 = id_9;
endmodule
module module_2;
  logic id_1;
endmodule
