// Seed: 3701492131
module module_0;
  always id_1 = 1'b0;
  uwire id_2;
  wire  id_3;
  assign id_2 = 1;
  id_4(
      id_3, id_5
  );
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  uwire id_3;
  timeprecision 1ps;
  assign {id_3 * id_3} = -1;
  wire id_4, id_5;
  id_6(
      id_3, 1, 1'b0 - id_1[""], 1, -1
  );
  module_0 modCall_1 ();
  wire id_7;
  xnor primCall (id_1, id_3, id_4, id_5, id_6);
endmodule
module module_2;
  wire id_2;
endmodule
