#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Oct 10 15:10:05 2025
# Process ID: 4184
# Current directory: C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10456 C:\Users\gc998856\OneDrive - Université Bourgogne Europe\Bureau\TP_Dubois\SRAM_Controller\SRAM_Controller.xpr
# Log file: C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/vivado.log
# Journal file: C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller'
INFO: [Project 1-313] Project file moved from 'C:/Users/gc998856/Desktop/TP_Dubois/SRAM_Controller' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 776.125 ; gain = 141.539
update_compile_order -fileset sources_1
file mkdir C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new
file mkdir C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new
file mkdir C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new
file mkdir C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new
file mkdir C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new
file mkdir {C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new}
close [ open {C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new/test_IO_buffer.vhd} w ]
add_files -fileset sim_1 {{C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new/test_IO_buffer.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sources_1/new/IO_buffer.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sources_1/new/IO_buffer.vhd}}
file delete -force {C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sources_1/new/IO_buffer.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new/test_IO_buffer.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new/test_IO_buffer.vhd}}
file delete -force {C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.srcs/sim_1/new/test_IO_buffer.vhd}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_test_io_vhd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_test_io_vhd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/iob.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'test_io'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_test_io_vhd'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xelab -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture arch_test_io of entity xil_defaultlib.test_io [test_io_default]
Compiling architecture behavior of entity xil_defaultlib.tb_test_io_vhd
Built simulation snapshot tb_test_io_vhd_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 810.148 ; gain = 0.852
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_test_io_vhd_behav -key {Behavioral:sim_1:Functional:tb_test_io_vhd} -tclbatch {tb_test_io_vhd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_test_io_vhd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_test_io_vhd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 871.000 ; gain = 61.973
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 871.000 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_test_io_vhd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_test_io_vhd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_test_io_vhd'
ERROR: [VRFC 10-2989] 'sclk' is not declared [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:108]
ERROR: [VRFC 10-2989] 'clock_period' is not declared [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:109]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:109]
ERROR: [VRFC 10-2989] 'sclk' is not declared [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:110]
ERROR: [VRFC 10-2989] 'clock_period' is not declared [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:111]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:111]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:37]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_test_io_vhd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_test_io_vhd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_test_io_vhd'
ERROR: [VRFC 10-2989] 'clock_period' is not declared [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:109]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:109]
ERROR: [VRFC 10-2989] 'clock_period' is not declared [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:111]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:111]
ERROR: [VRFC 10-3782] unit 'behavior' ignored due to previous errors [C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd:37]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_test_io_vhd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_test_io_vhd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_test_io_vhd'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xelab -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture arch_test_io of entity xil_defaultlib.test_io [test_io_default]
Compiling architecture behavior of entity xil_defaultlib.tb_test_io_vhd
Built simulation snapshot tb_test_io_vhd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_test_io_vhd_behav -key {Behavioral:sim_1:Functional:tb_test_io_vhd} -tclbatch {tb_test_io_vhd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_test_io_vhd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_test_io_vhd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 871.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_test_io_vhd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_test_io_vhd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_test_io_vhd'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xelab -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture arch_test_io of entity xil_defaultlib.test_io [test_io_default]
Compiling architecture behavior of entity xil_defaultlib.tb_test_io_vhd
Built simulation snapshot tb_test_io_vhd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_test_io_vhd_behav -key {Behavioral:sim_1:Functional:tb_test_io_vhd} -tclbatch {tb_test_io_vhd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_test_io_vhd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_test_io_vhd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 871.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_test_io_vhd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_test_io_vhd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_test_io_vhd'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xelab -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture arch_test_io of entity xil_defaultlib.test_io [test_io_default]
Compiling architecture behavior of entity xil_defaultlib.tb_test_io_vhd
Built simulation snapshot tb_test_io_vhd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_test_io_vhd_behav -key {Behavioral:sim_1:Functional:tb_test_io_vhd} -tclbatch {tb_test_io_vhd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_test_io_vhd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_test_io_vhd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 871.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_test_io_vhd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_test_io_vhd_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/CTRL_SRAM_4students/test_io/tb_test_io.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_test_io_vhd'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xelab -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture obuft_v of entity unisim.OBUFT [\OBUFT(drive=16,slew="FAST")(1,9...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture iobuf_f_16_v of entity unisim.IOBUF_F_16 [iobuf_f_16_default]
Compiling architecture arch_test_io of entity xil_defaultlib.test_io [test_io_default]
Compiling architecture behavior of entity xil_defaultlib.tb_test_io_vhd
Built simulation snapshot tb_test_io_vhd_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_test_io_vhd_behav -key {Behavioral:sim_1:Functional:tb_test_io_vhd} -tclbatch {tb_test_io_vhd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_test_io_vhd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_test_io_vhd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 871.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_test_io_vhd' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_test_io_vhd_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
"xelab -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 253184304f4a4bc180425b1e22bfaae9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_test_io_vhd_behav xil_defaultlib.tb_test_io_vhd -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/gc998856/OneDrive - Université Bourgogne Europe/Bureau/TP_Dubois/SRAM_Controller/SRAM_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_test_io_vhd_behav -key {Behavioral:sim_1:Functional:tb_test_io_vhd} -tclbatch {tb_test_io_vhd.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_test_io_vhd.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_test_io_vhd_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 871.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 10 17:31:22 2025...
