Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a93333b84b47451ba515d4addf916c9b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.ARM_Control
Compiling module xil_defaultlib.Control_Mux
Compiling module xil_defaultlib.ID_Mux
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.Shift_Left
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.Forward_ALU_Mux
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.Branch
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.WB_Mux
Compiling module xil_defaultlib.ARM_CPU
Compiling module xil_defaultlib.design_yodann_ARM_CPU_0_0
Compiling module xil_defaultlib.CONV
Compiling module xil_defaultlib.design_yodann_CONV_0_0
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.design_yodann_Data_Memory_0_0
Compiling module xil_defaultlib.IC
Compiling module xil_defaultlib.design_yodann_IC_0_0
Compiling module xil_defaultlib.SCM1
Compiling module xil_defaultlib.design_yodann_SCM1_0_0
Compiling module xil_defaultlib.design_yodann_SCM1_1_0
Compiling module xil_defaultlib.design_yodann_SCM1_2_0
Compiling module xil_defaultlib.design_yodann_SCM1_3_0
Compiling module xil_defaultlib.design_yodann_SCM1_4_0
Compiling module xil_defaultlib.design_yodann_SCM1_5_0
Compiling module xil_defaultlib.design_yodann_SCM1_6_0
Compiling module xil_defaultlib.design_yodann_SCM1_7_0
Compiling module xil_defaultlib.SCM2
Compiling module xil_defaultlib.design_yodann_SCM2_0_0
Compiling module xil_defaultlib.design_yodann_SCM2_1_0
Compiling module xil_defaultlib.design_yodann_SCM2_2_0
Compiling module xil_defaultlib.design_yodann_SCM2_3_0
Compiling module xil_defaultlib.design_yodann_SCM2_4_0
Compiling module xil_defaultlib.design_yodann_SCM2_5_0
Compiling module xil_defaultlib.design_yodann_SCM2_6_0
Compiling module xil_defaultlib.design_yodann_SCM2_7_0
Compiling module xil_defaultlib.SCM3
Compiling module xil_defaultlib.design_yodann_SCM3_0_0
Compiling module xil_defaultlib.design_yodann_SCM3_1_0
Compiling module xil_defaultlib.design_yodann_SCM3_2_0
Compiling module xil_defaultlib.design_yodann_SCM3_3_0
Compiling module xil_defaultlib.design_yodann_SCM3_4_0
Compiling module xil_defaultlib.design_yodann_SCM3_5_0
Compiling module xil_defaultlib.design_yodann_SCM3_6_0
Compiling module xil_defaultlib.design_yodann_SCM3_7_0
Compiling module xil_defaultlib.SCM4
Compiling module xil_defaultlib.design_yodann_SCM4_0_0
Compiling module xil_defaultlib.design_yodann_SCM4_1_0
Compiling module xil_defaultlib.design_yodann_SCM4_2_0
Compiling module xil_defaultlib.design_yodann_SCM4_3_0
Compiling module xil_defaultlib.design_yodann_SCM4_4_0
Compiling module xil_defaultlib.design_yodann_SCM4_5_0
Compiling module xil_defaultlib.design_yodann_SCM4_6_0
Compiling module xil_defaultlib.design_yodann_SCM4_7_0
Compiling module xil_defaultlib.SCM5
Compiling module xil_defaultlib.design_yodann_SCM5_0_0
Compiling module xil_defaultlib.design_yodann_SCM5_1_0
Compiling module xil_defaultlib.design_yodann_SCM5_2_0
Compiling module xil_defaultlib.design_yodann_SCM5_3_0
Compiling module xil_defaultlib.design_yodann_SCM5_4_0
Compiling module xil_defaultlib.design_yodann_SCM5_5_0
Compiling module xil_defaultlib.design_yodann_SCM5_6_0
Compiling module xil_defaultlib.design_yodann_SCM5_7_0
Compiling module xil_defaultlib.SCM6
Compiling module xil_defaultlib.design_yodann_SCM6_0_0
Compiling module xil_defaultlib.design_yodann_SCM6_1_0
Compiling module xil_defaultlib.design_yodann_SCM6_2_0
Compiling module xil_defaultlib.design_yodann_SCM6_3_0
Compiling module xil_defaultlib.design_yodann_SCM6_4_0
Compiling module xil_defaultlib.design_yodann_SCM6_5_0
Compiling module xil_defaultlib.design_yodann_SCM6_6_0
Compiling module xil_defaultlib.design_yodann_SCM6_7_0
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.design_yodann_adder_0_0
Compiling module xil_defaultlib.design_yodann_adder_1_0
Compiling module xil_defaultlib.design_yodann_adder_2_0
Compiling module xil_defaultlib.design_yodann_adder_3_0
Compiling module xil_defaultlib.design_yodann_adder_4_0
Compiling module xil_defaultlib.design_yodann_adder_5_0
Compiling module xil_defaultlib.address_splitter
Compiling module xil_defaultlib.design_yodann_address_splitter_0...
Compiling module xil_defaultlib.check
Compiling module xil_defaultlib.design_yodann_check_0_0
Compiling module xil_defaultlib.data_splitter
Compiling module xil_defaultlib.design_yodann_data_splitter_0_0
Compiling module xil_defaultlib.pixtodata
Compiling module xil_defaultlib.design_yodann_pixtodata_0_0
Compiling module xil_defaultlib.pre_decoder
Compiling module xil_defaultlib.design_yodann_pre_decoder_0_0
Compiling module xil_defaultlib.rmemsplitter
Compiling module xil_defaultlib.design_yodann_rmemsplitter_0_0
Compiling module xil_defaultlib.wmemsplitter
Compiling module xil_defaultlib.design_yodann_wmemsplitter_0_0
Compiling module xil_defaultlib.design_yodann
Compiling module xil_defaultlib.design_yodann_wrapper
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
