{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 13:55:01 2007 " "Info: Processing started: Wed May 02 13:55:01 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[0\] HEX1\[3\] 20.490 ns Longest " "Info: Longest tpd from source pin \"SW\[0\]\" to destination pin \"HEX1\[3\]\" is 20.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 13 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 13; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.437 ns) 3.939 ns part4:BCD_0\|fa:bit1\|co~6 2 COMB LCCOMB_X1_Y17_N10 2 " "Info: 2: + IC(2.503 ns) + CELL(0.437 ns) = 3.939 ns; Loc. = LCCOMB_X1_Y17_N10; Fanout = 2; COMB Node = 'part4:BCD_0\|fa:bit1\|co~6'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { SW[0] part4:BCD_0|fa:bit1|co~6 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 4.334 ns part4:BCD_0\|fa:bit2\|co~73 3 COMB LCCOMB_X1_Y17_N0 3 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 4.334 ns; Loc. = LCCOMB_X1_Y17_N0; Fanout = 3; COMB Node = 'part4:BCD_0\|fa:bit2\|co~73'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { part4:BCD_0|fa:bit1|co~6 part4:BCD_0|fa:bit2|co~73 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.275 ns) 6.545 ns part4:BCD_0\|fa:bit3\|s 4 COMB LCCOMB_X24_Y14_N20 5 " "Info: 4: + IC(1.936 ns) + CELL(0.275 ns) = 6.545 ns; Loc. = LCCOMB_X24_Y14_N20; Fanout = 5; COMB Node = 'part4:BCD_0\|fa:bit3\|s'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.211 ns" { part4:BCD_0|fa:bit2|co~73 part4:BCD_0|fa:bit3|s } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.438 ns) 7.276 ns part4:BCD_0\|bcd_decimal:BCD_S\|z~81 5 COMB LCCOMB_X24_Y14_N8 2 " "Info: 5: + IC(0.293 ns) + CELL(0.438 ns) = 7.276 ns; Loc. = LCCOMB_X24_Y14_N8; Fanout = 2; COMB Node = 'part4:BCD_0\|bcd_decimal:BCD_S\|z~81'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { part4:BCD_0|fa:bit3|s part4:BCD_0|bcd_decimal:BCD_S|z~81 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.089 ns) + CELL(0.150 ns) 9.515 ns part4:BCD_1\|fa:bit0\|co~6 6 COMB LCCOMB_X1_Y15_N16 2 " "Info: 6: + IC(2.089 ns) + CELL(0.150 ns) = 9.515 ns; Loc. = LCCOMB_X1_Y15_N16; Fanout = 2; COMB Node = 'part4:BCD_1\|fa:bit0\|co~6'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { part4:BCD_0|bcd_decimal:BCD_S|z~81 part4:BCD_1|fa:bit0|co~6 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 10.047 ns part4:BCD_1\|fa:bit1\|co~73 7 COMB LCCOMB_X1_Y15_N2 2 " "Info: 7: + IC(0.257 ns) + CELL(0.275 ns) = 10.047 ns; Loc. = LCCOMB_X1_Y15_N2; Fanout = 2; COMB Node = 'part4:BCD_1\|fa:bit1\|co~73'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { part4:BCD_1|fa:bit0|co~6 part4:BCD_1|fa:bit1|co~73 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 10.443 ns part4:BCD_1\|fa:bit2\|co~137 8 COMB LCCOMB_X1_Y15_N10 3 " "Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 10.443 ns; Loc. = LCCOMB_X1_Y15_N10; Fanout = 3; COMB Node = 'part4:BCD_1\|fa:bit2\|co~137'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { part4:BCD_1|fa:bit1|co~73 part4:BCD_1|fa:bit2|co~137 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.385 ns) + CELL(0.419 ns) 13.247 ns part4:BCD_1\|fa:bit3\|s 9 COMB LCCOMB_X29_Y11_N12 4 " "Info: 9: + IC(2.385 ns) + CELL(0.419 ns) = 13.247 ns; Loc. = LCCOMB_X29_Y11_N12; Fanout = 4; COMB Node = 'part4:BCD_1\|fa:bit3\|s'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.804 ns" { part4:BCD_1|fa:bit2|co~137 part4:BCD_1|fa:bit3|s } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.438 ns) 14.020 ns bcd7seg:digit1\|H~358 10 COMB LCCOMB_X29_Y11_N22 6 " "Info: 10: + IC(0.335 ns) + CELL(0.438 ns) = 14.020 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 6; COMB Node = 'bcd7seg:digit1\|H~358'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.773 ns" { part4:BCD_1|fa:bit3|s bcd7seg:digit1|H~358 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.393 ns) 14.698 ns bcd7seg:digit1\|H\[3\]~363 11 COMB LCCOMB_X29_Y11_N2 1 " "Info: 11: + IC(0.285 ns) + CELL(0.393 ns) = 14.698 ns; Loc. = LCCOMB_X29_Y11_N2; Fanout = 1; COMB Node = 'bcd7seg:digit1\|H\[3\]~363'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.678 ns" { bcd7seg:digit1|H~358 bcd7seg:digit1|H[3]~363 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.170 ns) + CELL(2.622 ns) 20.490 ns HEX1\[3\] 12 PIN PIN_Y22 0 " "Info: 12: + IC(3.170 ns) + CELL(2.622 ns) = 20.490 ns; Loc. = PIN_Y22; Fanout = 0; PIN Node = 'HEX1\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.792 ns" { bcd7seg:digit1|H[3]~363 HEX1[3] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise2/solutions/part5.VHDL/part5.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.746 ns ( 32.92 % ) " "Info: Total cell delay = 6.746 ns ( 32.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.744 ns ( 67.08 % ) " "Info: Total interconnect delay = 13.744 ns ( 67.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "20.490 ns" { SW[0] part4:BCD_0|fa:bit1|co~6 part4:BCD_0|fa:bit2|co~73 part4:BCD_0|fa:bit3|s part4:BCD_0|bcd_decimal:BCD_S|z~81 part4:BCD_1|fa:bit0|co~6 part4:BCD_1|fa:bit1|co~73 part4:BCD_1|fa:bit2|co~137 part4:BCD_1|fa:bit3|s bcd7seg:digit1|H~358 bcd7seg:digit1|H[3]~363 HEX1[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "20.490 ns" { SW[0] SW[0]~combout part4:BCD_0|fa:bit1|co~6 part4:BCD_0|fa:bit2|co~73 part4:BCD_0|fa:bit3|s part4:BCD_0|bcd_decimal:BCD_S|z~81 part4:BCD_1|fa:bit0|co~6 part4:BCD_1|fa:bit1|co~73 part4:BCD_1|fa:bit2|co~137 part4:BCD_1|fa:bit3|s bcd7seg:digit1|H~358 bcd7seg:digit1|H[3]~363 HEX1[3] } { 0.000ns 0.000ns 2.503ns 0.245ns 1.936ns 0.293ns 2.089ns 0.257ns 0.246ns 2.385ns 0.335ns 0.285ns 3.170ns } { 0.000ns 0.999ns 0.437ns 0.150ns 0.275ns 0.438ns 0.150ns 0.275ns 0.150ns 0.419ns 0.438ns 0.393ns 2.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 13:55:02 2007 " "Info: Processing ended: Wed May 02 13:55:02 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
